
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.50
 Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Tue May 31 17:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv usbdev_reg_pkg.sv usbuart_reg_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_prince.sv prim_pulse_sync.sv prim_subst_perm.sv prim_ram_1p.sv prim_ram_1p_adv.sv prim_ram_1p_scr.sv prim_ram_2p.sv prim_sync_reqack.sv rising_edge_detector.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_assert.sv tlul_assert_multiple.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_rsp_intg_chk.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv tlul_socket_m1.sv tlul_sram_byte.sv usb_consts_pkg.sv usb_fs_nb_in_pe.sv usb_fs_nb_out_pe.sv usb_fs_nb_pe.sv usb_fs_rx.sv usb_fs_tx.sv usb_fs_tx_mux.sv usb_serial_ctrl_ep.sv usb_serial_fifo_ep.sv usbdev_iomux.sv usbuart.sv usbuart_core.sv usbuart_reg_top.sv usbuart_usbif.sv wav_cgc_rl.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv usbdev_reg_pkg.sv usbuart_reg_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_prince.sv prim_pulse_sync.sv prim_subst_perm.sv prim_ram_1p.sv prim_ram_1p_adv.sv prim_ram_1p_scr.sv prim_ram_2p.sv prim_sync_reqack.sv rising_edge_detector.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_assert.sv tlul_assert_multiple.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_rsp_intg_chk.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv tlul_socket_m1.sv tlul_sram_byte.sv usb_consts_pkg.sv usb_fs_nb_in_pe.sv usb_fs_nb_out_pe.sv usb_fs_nb_pe.sv usb_fs_rx.sv usb_fs_tx.sv usb_fs_tx_mux.sv usb_serial_ctrl_ep.sv usb_serial_fifo_ep.sv usbdev_iomux.sv usbuart.sv usbuart_core.sv usbuart_reg_top.sv usbuart_usbif.sv wav_cgc_rl.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Tue May 31 17:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:17: parameter 'ESC_TX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:20: parameter 'ESC_RX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_2p_pkg.sv:20: parameter 'RAM_2P_CFG_DEFAULT' declared inside package 'prim_ram_2p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbdev_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:10: parameter 'NEndpoints' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:534: parameter 'USBDEV_INTR_STATE_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:535: parameter 'USBDEV_INTR_ENABLE_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:536: parameter 'USBDEV_INTR_TEST_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:537: parameter 'USBDEV_USBCTRL_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:538: parameter 'USBDEV_USBSTAT_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:539: parameter 'USBDEV_AVBUFFER_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:540: parameter 'USBDEV_RXFIFO_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:541: parameter 'USBDEV_RXENABLE_SETUP_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:542: parameter 'USBDEV_RXENABLE_OUT_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:543: parameter 'USBDEV_IN_SENT_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:544: parameter 'USBDEV_STALL_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:545: parameter 'USBDEV_CONFIGIN_0_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:546: parameter 'USBDEV_CONFIGIN_1_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:547: parameter 'USBDEV_CONFIGIN_2_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:548: parameter 'USBDEV_CONFIGIN_3_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:549: parameter 'USBDEV_CONFIGIN_4_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:550: parameter 'USBDEV_CONFIGIN_5_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:551: parameter 'USBDEV_CONFIGIN_6_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:552: parameter 'USBDEV_CONFIGIN_7_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:553: parameter 'USBDEV_CONFIGIN_8_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:554: parameter 'USBDEV_CONFIGIN_9_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:555: parameter 'USBDEV_CONFIGIN_10_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:556: parameter 'USBDEV_CONFIGIN_11_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:557: parameter 'USBDEV_ISO_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:558: parameter 'USBDEV_DATA_TOGGLE_CLEAR_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:559: parameter 'USBDEV_PHY_PINS_SENSE_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:560: parameter 'USBDEV_PHY_PINS_DRIVE_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:561: parameter 'USBDEV_PHY_CONFIG_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:564: parameter 'USBDEV_BUFFER_OFFSET' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:565: parameter 'USBDEV_BUFFER_SIZE' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbdev_reg_pkg.sv:600: parameter 'USBDEV_PERMIT' declared inside package 'usbdev_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbuart_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:333: parameter 'USBUART_INTR_STATE_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:334: parameter 'USBUART_INTR_ENABLE_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:335: parameter 'USBUART_INTR_TEST_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:336: parameter 'USBUART_ALERT_TEST_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:337: parameter 'USBUART_CTRL_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:338: parameter 'USBUART_STATUS_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:339: parameter 'USBUART_RDATA_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:340: parameter 'USBUART_WDATA_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:341: parameter 'USBUART_FIFO_CTRL_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:342: parameter 'USBUART_FIFO_STATUS_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:343: parameter 'USBUART_OVRD_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:344: parameter 'USBUART_VAL_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:345: parameter 'USBUART_TIMEOUT_CTRL_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:346: parameter 'USBUART_USBSTAT_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:347: parameter 'USBUART_USBPARAM_OFFSET' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:350: parameter 'USBUART_INTR_TEST_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:351: parameter 'USBUART_INTR_TEST_TX_WATERMARK_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:352: parameter 'USBUART_INTR_TEST_RX_WATERMARK_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:353: parameter 'USBUART_INTR_TEST_TX_OVERFLOW_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:354: parameter 'USBUART_INTR_TEST_RX_OVERFLOW_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:355: parameter 'USBUART_INTR_TEST_RX_FRAME_ERR_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:356: parameter 'USBUART_INTR_TEST_RX_BREAK_ERR_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:357: parameter 'USBUART_INTR_TEST_RX_TIMEOUT_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:358: parameter 'USBUART_INTR_TEST_RX_PARITY_ERR_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:359: parameter 'USBUART_ALERT_TEST_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:360: parameter 'USBUART_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:361: parameter 'USBUART_STATUS_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:362: parameter 'USBUART_RDATA_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:363: parameter 'USBUART_FIFO_STATUS_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:364: parameter 'USBUART_VAL_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:365: parameter 'USBUART_USBSTAT_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:366: parameter 'USBUART_USBPARAM_RESVAL' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] usbuart_reg_pkg.sv:388: parameter 'USBUART_PERMIT' declared inside package 'usbuart_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_fixed.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_ppc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_clock_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_clock_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_gating.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edn_req.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_receiver.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async_sram_adapter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_en.sv'
VERIFIC-WARNING [VERI-1199] prim_flop_en.sv:30: parameter 'Impl' becomes localparam in 'prim_flop_en' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_en.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_2p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_prince.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subst_perm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_scr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_2p.sv:41: parameter 'Impl' becomes localparam in 'prim_ram_2p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rising_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_async_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_slicer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sram_arbiter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_host.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_assert.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_assert_multiple.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_m1.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_sram_byte.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_consts_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_nb_in_pe.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_nb_out_pe.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_nb_pe.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_rx.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_tx.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_tx_mux.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_serial_ctrl_ep.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_serial_fifo_ep.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbdev_iomux.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbuart.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbuart_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbuart_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usbuart_usbif.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wav_cgc_rl.sv'

yosys> synth_rs -top usbuart -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.59

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top usbuart

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] usbuart_core.sv:485: port 'sys_hw2reg_sense_o' remains unconnected for this instance
VERIFIC-WARNING [VERI-2435] usbuart_core.sv:485: port 'sys_reg2hw_drive_i' is not connected on this instance
VERIFIC-WARNING [VERI-1927] usbuart_usbif.sv:241: port 'in_ep_xfr_end_o' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] usb_fs_nb_pe.sv:168: port 'in_ep_xact_end_o' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] usbuart.sv:8: compiling module 'usbuart'
VERIFIC-INFO [VERI-1018] usbuart_reg_top.sv:8: compiling module 'usbuart_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:10: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:10: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=6)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:49: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0110)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01011)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0111)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010)'
VERIFIC-INFO [VERI-1018] usbuart_core.sv:8: compiling module 'usbuart_core'
VERIFIC-WARNING [VERI-1209] usbuart_core.sv:96: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] usbuart_core.sv:101: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] prim_fifo_async.sv:8: compiling module 'prim_fifo_async(Width=32'b01000,Depth=32'b0100000)'
VERIFIC-INFO [VERI-2571] prim_fifo_async.sv:164: extracting RAM for identifier 'storage'
VERIFIC-WARNING [VERI-1209] prim_fifo_async.sv:187: expression size 7 truncated to fit in target size 6
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=6)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=6,ResetValue=6'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b0)'
VERIFIC-WARNING [VERI-1209] prim_fifo_async.sv:187: expression size 7 truncated to fit in target size 6
VERIFIC-INFO [VERI-1018] usbuart_usbif.sv:7: compiling module 'usbuart_usbif'
VERIFIC-INFO [VERI-1018] usb_serial_ctrl_ep.sv:10: compiling module 'usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000)'
VERIFIC-INFO [VERI-1018] rising_edge_detector.sv:5: compiling module 'rising_edge_detector'
VERIFIC-INFO [VERI-1018] usb_serial_fifo_ep.sv:6: compiling module 'usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000)'
VERIFIC-INFO [VERI-2571] usb_serial_fifo_ep.sv:66: extracting RAM for identifier 'out_pkt_buffer'
VERIFIC-INFO [VERI-2571] usb_serial_fifo_ep.sv:129: extracting RAM for identifier 'in_pkt_buffer'
VERIFIC-INFO [VERI-1018] usb_fs_nb_pe.sv:17: compiling module 'usb_fs_nb_pe(MaxPktSizeByte=32'b0100000)'
VERIFIC-INFO [VERI-1018] usb_fs_nb_in_pe.sv:14: compiling module 'usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000)'
VERIFIC-INFO [VERI-1018] usb_fs_nb_out_pe.sv:15: compiling module 'usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000)'
VERIFIC-WARNING [VERI-1209] usb_fs_nb_out_pe.sv:410: expression size 6 truncated to fit in target size 5
VERIFIC-INFO [VERI-1018] usb_fs_rx.sv:7: compiling module 'usb_fs_rx'
VERIFIC-WARNING [VERI-1209] usb_fs_rx.sv:228: expression size 3 truncated to fit in target size 2
VERIFIC-INFO [VERI-1018] usb_fs_tx_mux.sv:7: compiling module 'usb_fs_tx_mux'
VERIFIC-INFO [VERI-1018] usb_fs_tx.sv:7: compiling module 'usb_fs_tx'
VERIFIC-WARNING [VERI-1209] usb_fs_tx.sv:254: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] usbuart_usbif.sv:260: expression size 21 truncated to fit in target size 20
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
VERIFIC-INFO [VERI-1018] usbdev_iomux.sv:12: compiling module 'usbdev_iomux'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=10)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=10,ResetValue=10'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=10,ResetValue=10'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=4)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=4,ResetValue=4'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=4,ResetValue=4'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_clock_mux2.sv:6: compiling module 'prim_generic_clock_mux2(NoFpgaBufG=1'b1)'
VERIFIC-WARNING [VDB-1013] usbuart_core.sv:485: input port 'sys_reg2hw_drive_i[dp_o][q]' is not connected on this instance
VERIFIC-WARNING [VDB-1053] usbuart_core.sv:485: input port 'sys_reg2hw_drive_i[d_o][q]' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=0)'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
Importing module usbuart.
Importing module prim_alert_sender(IsFatal=0).
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module usbuart_core.
Importing module prim_fifo_async(Width=32'b01000,Depth=32'b0100000).
Importing module prim_flop_2sync(Width=6).
Importing module prim_generic_flop_2sync(Width=6,ResetValue=6'b0).
Importing module prim_generic_flop(Width=6,ResetValue=6'b0).
Importing module prim_intr_hw.
Importing module usbdev_iomux.
Importing module prim_flop_2sync(Width=10).
Importing module prim_flop_2sync(Width=4).
Importing module prim_generic_clock_mux2(NoFpgaBufG=1'b1).
Importing module prim_generic_flop_2sync(Width=10,ResetValue=10'b0).
Importing module prim_generic_flop(Width=10,ResetValue=10'b0).
Importing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0).
Importing module prim_generic_flop(Width=4,ResetValue=4'b0).
Importing module usbuart_reg_top.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Importing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Importing module prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b010).
Importing module prim_subreg_ext(DW=32'b01000).
Importing module prim_subreg_ext(DW=32'b010000).
Importing module prim_subreg_ext(DW=32'b01011).
Importing module prim_subreg_ext(DW=32'b0110).
Importing module prim_subreg_ext(DW=32'b0111).
Importing module tlul_adapter_reg(RegAw=6).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module usbuart_usbif.
Importing module usb_fs_nb_pe(MaxPktSizeByte=32'b0100000).
Importing module usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000).
Importing module usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000).
Importing module usb_fs_rx.
Importing module usb_fs_tx.
Importing module usb_fs_tx_mux.
Importing module usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000).
Importing module rising_edge_detector.
Importing module usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000).

3.3.1. Analyzing design hierarchy..
Top module:  \usbuart
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \usbuart_core
Used module:         \usbdev_iomux
Used module:             \prim_generic_clock_mux2(NoFpgaBufG=1'b1)
Used module:             \prim_flop_2sync(Width=4)
Used module:                 \prim_generic_flop_2sync(Width=4,ResetValue=4'b0)
Used module:                     \prim_generic_flop(Width=4,ResetValue=4'b0)
Used module:             \prim_flop_2sync(Width=10)
Used module:                 \prim_generic_flop_2sync(Width=10,ResetValue=10'b0)
Used module:                     \prim_generic_flop(Width=10,ResetValue=10'b0)
Used module:         \prim_intr_hw
Used module:         \usbuart_usbif
Used module:             \usb_fs_nb_pe(MaxPktSizeByte=32'b0100000)
Used module:                 \usb_fs_tx
Used module:                 \usb_fs_tx_mux
Used module:                 \usb_fs_rx
Used module:                 \usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000)
Used module:                 \usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000)
Used module:             \usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000)
Used module:                 \rising_edge_detector
Used module:             \usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000)
Used module:         \prim_fifo_async(Width=32'b01000,Depth=32'b0100000)
Used module:             \prim_flop_2sync(Width=6)
Used module:                 \prim_generic_flop_2sync(Width=6,ResetValue=6'b0)
Used module:                     \prim_generic_flop(Width=6,ResetValue=6'b0)
Used module:     \usbuart_reg_top
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b01011)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0)
Used module:         \prim_subreg_ext(DW=32'b0110)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.3.2. Analyzing design hierarchy..
Top module:  \usbuart
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \usbuart_core
Used module:         \usbdev_iomux
Used module:             \prim_generic_clock_mux2(NoFpgaBufG=1'b1)
Used module:             \prim_flop_2sync(Width=4)
Used module:                 \prim_generic_flop_2sync(Width=4,ResetValue=4'b0)
Used module:                     \prim_generic_flop(Width=4,ResetValue=4'b0)
Used module:             \prim_flop_2sync(Width=10)
Used module:                 \prim_generic_flop_2sync(Width=10,ResetValue=10'b0)
Used module:                     \prim_generic_flop(Width=10,ResetValue=10'b0)
Used module:         \prim_intr_hw
Used module:         \usbuart_usbif
Used module:             \usb_fs_nb_pe(MaxPktSizeByte=32'b0100000)
Used module:                 \usb_fs_tx
Used module:                 \usb_fs_tx_mux
Used module:                 \usb_fs_rx
Used module:                 \usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000)
Used module:                 \usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000)
Used module:             \usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000)
Used module:                 \rising_edge_detector
Used module:             \usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000)
Used module:         \prim_fifo_async(Width=32'b01000,Depth=32'b0100000)
Used module:             \prim_flop_2sync(Width=6)
Used module:                 \prim_generic_flop_2sync(Width=6,ResetValue=6'b0)
Used module:                     \prim_generic_flop(Width=6,ResetValue=6'b0)
Used module:     \usbuart_reg_top
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b01011)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0)
Used module:         \prim_subreg_ext(DW=32'b0110)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000).
<suppressed ~32 debug messages>
Optimizing module rising_edge_detector.
<suppressed ~1 debug messages>
Optimizing module usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000).
<suppressed ~18 debug messages>
Optimizing module usb_fs_tx_mux.
Optimizing module usb_fs_tx.
<suppressed ~27 debug messages>
Optimizing module usb_fs_rx.
<suppressed ~31 debug messages>
Optimizing module usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000).
<suppressed ~19 debug messages>
Optimizing module usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000).
<suppressed ~17 debug messages>
Optimizing module usb_fs_nb_pe(MaxPktSizeByte=32'b0100000).
Optimizing module usbuart_usbif.
<suppressed ~10 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=6).
<suppressed ~12 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0111).
Optimizing module prim_subreg_ext(DW=32'b0110).
Optimizing module prim_subreg_ext(DW=32'b01011).
Optimizing module prim_subreg_ext(DW=32'b010000).
Optimizing module prim_subreg_ext(DW=32'b01000).
Optimizing module prim_subreg_ext(DW=32'b010).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module usbuart_reg_top.
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(Width=4,ResetValue=4'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0).
Optimizing module prim_generic_flop(Width=10,ResetValue=10'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_2sync(Width=10,ResetValue=10'b0).
Optimizing module prim_generic_clock_mux2(NoFpgaBufG=1'b1).
Optimizing module prim_flop_2sync(Width=4).
Optimizing module prim_flop_2sync(Width=10).
Optimizing module usbdev_iomux.
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_2sync(Width=6,ResetValue=6'b0).
Optimizing module prim_flop_2sync(Width=6).
Optimizing module prim_fifo_async(Width=32'b01000,Depth=32'b0100000).
<suppressed ~8 debug messages>
Optimizing module usbuart_core.
<suppressed ~14 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender(IsFatal=0).
<suppressed ~7 debug messages>
Optimizing module usbuart.

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_alert_sender(IsFatal=0).
Deleting now unused module prim_buf.
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_fifo_async(Width=32'b01000,Depth=32'b0100000).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=10).
Deleting now unused module prim_flop_2sync(Width=4).
Deleting now unused module prim_flop_2sync(Width=6).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_clock_mux2(NoFpgaBufG=1'b1).
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop(Width=10,ResetValue=10'b0).
Deleting now unused module prim_generic_flop(Width=4,ResetValue=4'b0).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=10,ResetValue=10'b0).
Deleting now unused module prim_generic_flop_2sync(Width=4,ResetValue=4'b0).
Deleting now unused module prim_generic_flop_2sync(Width=6,ResetValue=6'b0).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Deleting now unused module prim_subreg(DW=24,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=24'b0).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b010).
Deleting now unused module prim_subreg_ext(DW=32'b01000).
Deleting now unused module prim_subreg_ext(DW=32'b010000).
Deleting now unused module prim_subreg_ext(DW=32'b01011).
Deleting now unused module prim_subreg_ext(DW=32'b0110).
Deleting now unused module prim_subreg_ext(DW=32'b0111).
Deleting now unused module rising_edge_detector.
Deleting now unused module tlul_adapter_reg(RegAw=6).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000).
Deleting now unused module usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000).
Deleting now unused module usb_fs_nb_pe(MaxPktSizeByte=32'b0100000).
Deleting now unused module usb_fs_rx.
Deleting now unused module usb_fs_tx.
Deleting now unused module usb_fs_tx_mux.
Deleting now unused module usb_serial_ctrl_ep(MaxPktSizeByte=32'b0100000).
Deleting now unused module usb_serial_fifo_ep(MaxPktSizeByte=32'b0100000).
Deleting now unused module usbdev_iomux.
Deleting now unused module usbuart_core.
Deleting now unused module usbuart_reg_top.
Deleting now unused module usbuart_usbif.
<suppressed ~126 debug messages>

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~189 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 301 unused cells and 5132 unused wires.
<suppressed ~1480 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module usbuart...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~58 debug messages>

yosys> opt_merge -nomux

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

yosys> opt_muxtree

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:60:execute$7747: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q -> 2'11
      Replacing known input bits on port A of cell $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$i17$prim_subreg.sv:72$3600: \u_reg.u_fifo_ctrl_rxrst.q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_reg.\u_fifo_ctrl_txrst.$verific$i17$prim_subreg.sv:72$3600: \u_reg.u_fifo_ctrl_txrst.q -> 1'0
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$auto$bmuxmap.cc:60:execute$7747: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port A of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$725: \gen_alert_tx[0].u_prim_alert_sender.state_q -> 3'000
      Replacing known input bits on port B of cell $flatten\usbuart_core.$verific$mux_25$usbuart_core.sv:97$1000: \usbuart_core.txres_cnt -> { 1'1 \usbuart_core.txres_cnt [1:0] }
      Replacing known input bits on port B of cell $flatten\usbuart_core.$verific$mux_30$usbuart_core.sv:102$1004: \usbuart_core.rxres_cnt -> { 1'1 \usbuart_core.rxres_cnt [1:0] }
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_rxfifo.$verific$mux_38$prim_fifo_async.sv:183$1487: $flatten\usbuart_core.\usbuart_rxfifo.$verific$n32$1400 -> { 1'0 $flatten\usbuart_core.\usbuart_rxfifo.$verific$n32$1400 [4:0] }
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_rxfifo.$verific$mux_97$prim_fifo_async.sv:183$1533: $flatten\usbuart_core.\usbuart_rxfifo.$verific$n279$1424 -> { 1'0 $flatten\usbuart_core.\usbuart_rxfifo.$verific$n279$1424 [4:0] }
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_txfifo.$verific$mux_38$prim_fifo_async.sv:183$1487: $flatten\usbuart_core.\usbuart_txfifo.$verific$n32$1400 -> { 1'0 $flatten\usbuart_core.\usbuart_txfifo.$verific$n32$1400 [4:0] }
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_txfifo.$verific$mux_97$prim_fifo_async.sv:183$1533: $flatten\usbuart_core.\usbuart_txfifo.$verific$n279$1424 -> { 1'0 $flatten\usbuart_core.\usbuart_txfifo.$verific$n279$1424 [4:0] }
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$mux_63$usb_fs_nb_in_pe.sv:222$5554: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_xact_state -> 3'011
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_226$usb_fs_tx.sv:360$6623: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.out_state_q -> 2'10
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_223$usb_fs_tx.sv:353$6620: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.out_state_q -> 2'01
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_222$usb_fs_tx.sv:347$6619: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.out_state_q -> 2'00
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_97$usb_fs_tx.sv:231$6533: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.state_q -> 3'110
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_54$usb_fs_tx.sv:155$6511: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.state_q -> 3'000
      Replacing known input bits on port A of cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$i152$usb_serial_ctrl_ep.sv:310$6959: \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.save_dev_addr -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_93$usb_fs_tx.sv:231$6529.
    dead port 1/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_94$usb_fs_tx.sv:231$6530.
    dead port 1/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_95$usb_fs_tx.sv:231$6531.
Removed 3 multiplexer ports.
<suppressed ~181 debug messages>

yosys> opt_reduce

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_315$usbuart_reg_top.sv:1700$3576: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1320$2009 $flatten\u_reg.$verific$n1329$2018 $flatten\u_reg.$verific$n1332$2021 $flatten\u_reg.$verific$n1335$2024 $flatten\u_reg.$verific$n1341$2030 $flatten\u_reg.$verific$n1344$2033 $flatten\u_reg.$verific$n1347$2036 $flatten\u_reg.$verific$n1353$2042 $flatten\u_reg.$verific$n1356$2045 $flatten\u_reg.$verific$n1359$2048 $flatten\u_reg.$verific$n1361$2050 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_116$usb_serial_ctrl_ep.sv:273$6936: $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n539$6709
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_117$usb_serial_ctrl_ep.sv:273$6937: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n538$6708 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n539$6709 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_135$usb_serial_ctrl_ep.sv:299$6947: $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n619$6713
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_136$usb_serial_ctrl_ep.sv:299$6948: $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n619$6713
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_138$usb_serial_ctrl_ep.sv:299$6950: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n620$6714 $auto$opt_reduce.cc:134:opt_pmux$7806 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_232$usb_serial_ctrl_ep.sv:382$7042: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n919$6726 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n927$6734 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n928$6735 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n929$6736 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n944$6751 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n945$6752 $auto$opt_reduce.cc:134:opt_pmux$7822 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n951$6758 $auto$opt_reduce.cc:134:opt_pmux$7820 $auto$opt_reduce.cc:134:opt_pmux$7818 $auto$opt_reduce.cc:134:opt_pmux$7816 $auto$opt_reduce.cc:134:opt_pmux$7814 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n964$6771 $auto$opt_reduce.cc:134:opt_pmux$7812 $auto$opt_reduce.cc:134:opt_pmux$7810 $auto$opt_reduce.cc:134:opt_pmux$7808 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$select_223$usb_serial_fifo_ep.sv:401$7376: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n852$7130 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n854$7132 $auto$opt_reduce.cc:134:opt_pmux$7824 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$select_224$usb_serial_fifo_ep.sv:401$7377: $auto$opt_reduce.cc:134:opt_pmux$7826
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$select_225$usb_serial_fifo_ep.sv:401$7378: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n853$7131 $auto$opt_reduce.cc:134:opt_pmux$7828 }
    New ctrl vector for $pmux cell $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$select_226$usb_serial_fifo_ep.sv:401$7379: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n855$7133 $auto$opt_reduce.cc:134:opt_pmux$7830 }
  Optimizing cells in module \usbuart.
Performed a total of 18 changes.

yosys> opt_merge

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

yosys> opt_dff -nodffe -nosdff

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.\detect_in_data_transfer_done.$verific$last_q_reg$rising_edge_detector.sv:19$7053 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$tx_read_reg$usb_serial_fifo_ep.sv:167$7279 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$send_length_reg$usb_serial_fifo_ep.sv:407$7395 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$rx_write_reg$usb_serial_fifo_ep.sv:113$7249 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$rx_fifo_wdata_reg$usb_serial_fifo_ep.sv:113$7250 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$return_data_reg$usb_serial_fifo_ep.sv:407$7396 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$pb_wptr_reg$usb_serial_fifo_ep.sv:180$7288 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$parity_o_reg$usb_serial_fifo_ep.sv:407$7393 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_unload_reg$usb_serial_fifo_ep.sv:95$7236 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_rptr_reg$usb_serial_fifo_ep.sv:113$7248 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_max_used_reg$usb_serial_fifo_ep.sv:84$7225 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$880 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$880 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$897 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ctrl_xfr_state_reg$usb_serial_fifo_ep.sv:333$7341 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$bytes_sent_reg$usb_serial_fifo_ep.sv:407$7394 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$baud_o_reg$usb_serial_fifo_ep.sv:407$7392 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$897 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.\detect_in_data_transfer_done.$verific$last_q_reg$rising_edge_detector.sv:19$7053 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$save_dev_addr_reg$usb_serial_ctrl_ep.sv:312$6979 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$rom_length_reg$usb_serial_ctrl_ep.sv:312$6985 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$rom_addr_reg$usb_serial_ctrl_ep.sv:312$6983 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$new_dev_addr_reg$usb_serial_ctrl_ep.sv:312$6987 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$in_ep_stall_o_reg$usb_serial_ctrl_ep.sv:312$6980 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$762 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$852 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$dev_addr_int_reg$usb_serial_ctrl_ep.sv:312$6978 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$ctrl_xfr_state_reg$usb_serial_ctrl_ep.sv:211$6899 ($aldff) from module usbuart.
Removing never-active async load on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$bytes_sent_reg$usb_serial_ctrl_ep.sv:312$6981 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$usb_se0_q_reg$usb_fs_tx.sv:430$6664 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$usb_d_q_reg$usb_fs_tx.sv:430$6663 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$tx_data_get_q_reg$usb_fs_tx.sv:331$6612 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$state_q_reg$usb_fs_tx.sv:331$6607 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$se0_shift_reg_q_reg$usb_fs_tx.sv:331$6611 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$pid_q_reg$usb_fs_tx.sv:93$6477 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$out_state_q_reg$usb_fs_tx.sv:430$6665 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$oe_shift_reg_q_reg$usb_fs_tx.sv:331$6610 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$oe_q_reg$usb_fs_tx.sv:430$6662 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$dp_eop_q_reg$usb_fs_tx.sv:430$6661 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$data_shift_reg_q_reg$usb_fs_tx.sv:331$6609 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$data_payload_q_reg$usb_fs_tx.sv:331$6608 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$crc16_q_reg$usb_fs_tx.sv:331$6616 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$byte_strobe_q_reg$usb_fs_tx.sv:331$6613 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bitstuff_q_reg$usb_fs_tx.sv:126$6495 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bitstuff_q4_reg$usb_fs_tx.sv:126$6498 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bitstuff_q3_reg$usb_fs_tx.sv:126$6497 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bitstuff_q2_reg$usb_fs_tx.sv:126$6496 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bit_history_q_reg$usb_fs_tx.sv:331$6614 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bit_count_q_reg$usb_fs_tx.sv:331$6615 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$token_payload_q_reg$usb_fs_rx.sv:583$6287 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$rx_data_buffer_q_reg$usb_fs_rx.sv:583$6291 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$packet_valid_q_reg$usb_fs_rx.sv:299$6141 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$line_state_qq_reg$usb_fs_rx.sv:128$6079 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$line_state_q_reg$usb_fs_rx.sv:128$6078 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$line_history_q_reg$usb_fs_rx.sv:299$6142 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$full_pid_q_reg$usb_fs_rx.sv:583$6284 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$frame_num_q_reg$usb_fs_rx.sv:583$6290 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$853 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$endp_q_reg$usb_fs_rx.sv:583$6289 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$diff_state_q_reg$usb_fs_rx.sv:128$6080 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$crc5_q_reg$usb_fs_rx.sv:583$6286 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$crc16_q_reg$usb_fs_rx.sv:583$6285 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$bitstuff_history_q_reg$usb_fs_rx.sv:362$6164 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$bitstuff_error_q_reg$usb_fs_rx.sv:389$6176 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$bit_phase_q_reg$usb_fs_rx.sv:239$6113 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$addr_q_reg$usb_fs_rx.sv:583$6288 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_out_pe.sv:322$5832 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_xact_state_reg$usb_fs_nb_out_pe.sv:330$5836 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_setup_o_reg$usb_fs_nb_out_pe.sv:184$5787 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_put_addr_o_reg$usb_fs_nb_out_pe.sv:412$5883 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_data_put_o_reg$usb_fs_nb_out_pe.sv:377$5861 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_data_o_reg$usb_fs_nb_out_pe.sv:194$5791 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_current_o_reg$usb_fs_nb_out_pe.sv:368$5856 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$nak_out_transaction_reg$usb_fs_nb_out_pe.sv:393$5869 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$763 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$761 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$data_toggle_q_reg$usb_fs_nb_out_pe.sv:352$5848 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$current_xact_setup_q_reg$usb_fs_nb_out_pe.sv:368$5857 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$tx_data_o_reg$usb_fs_nb_in_pe.sv:274$5577 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_in_pe.sv:266$5574 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_xact_state_reg$usb_fs_nb_in_pe.sv:288$5584 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_ep_get_addr_o_reg$usb_fs_nb_in_pe.sv:300$5593 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_ep_data_get_o_reg$usb_fs_nb_in_pe.sv:348$5618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_ep_current_o_reg$usb_fs_nb_in_pe.sv:314$5600 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$data_toggle_q_reg$usb_fs_nb_in_pe.sv:336$5615 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.$verific$status_host_timeout_o_reg$usbuart_usbif.sv:262$5141 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.$verific$status_frame_o_reg$usbuart_usbif.sv:262$5142 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.$verific$ns_cnt_reg$usbuart_usbif.sv:54$4878 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_usbif.$verific$host_presence_timer_reg$usbuart_usbif.sv:262$5140 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$1480 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$1494 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$1527 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$1539 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$1480 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$1494 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$1527 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$1539 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_tx_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_tx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_timeout.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_parity_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_frame_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\intr_hw_rx_break_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_usb.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1879 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_usb.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1879 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.$verific$txres_cnt_reg$usbuart_core.sv:103$1006 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.$verific$rxres_cnt_reg$usbuart_core.sv:103$1007 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.$verific$rx_fifo_depth_prev_reg$usbuart_core.sv:319$1234 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\usbuart_core.$verific$nco_sum_reg$usbuart_core.sv:156$1040 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdata.$verific$qe_reg$prim_subreg.sv:67$3709 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$850 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$851 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$852 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:86$3829 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:86$3828 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:86$3827 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:96$3838 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:73$3817 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:96$3839 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_txval.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$760 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_txen.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$764 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_timeout.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_parity_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_frame_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_break_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_timeout.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_parity_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_frame_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_break_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_txilvl.$verific$q_reg$prim_subreg.sv:72$3656 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$qe_reg$prim_subreg.sv:67$3598 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$3694 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_tx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_slpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_rxblvl.$verific$q_reg$prim_subreg.sv:72$3656 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_rx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_parity_odd.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_parity_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_nf.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$usbuart_reg_top.sv:61$2187 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$880 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$880 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$897 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$897 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$850 ($aldff) from module usbuart.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$851 ($aldff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_usb.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1879 ($adff) from module usbuart.

yosys> opt_clean

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 30 unused cells and 109 unused wires.
<suppressed ~33 debug messages>

yosys> opt_expr

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~180 debug messages>

yosys> opt_reduce

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_txval.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_txen.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_timeout.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_parity_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_frame_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_break_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_txilvl.$verific$q_reg$prim_subreg.sv:72$3656 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$3694 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_tx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_slpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_rxblvl.$verific$q_reg$prim_subreg.sv:72$3656 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_rx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_parity_odd.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_parity_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_nf.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($adff) from module usbuart (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_ctrl_nco.$verific$q_reg$prim_subreg.sv:72$3637 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_nf.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_parity_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_parity_odd.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_rx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_rxblvl.$verific$q_reg$prim_subreg.sv:72$3656 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_ctrl_rxblvl.$verific$q_reg$prim_subreg.sv:72$3656 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_slpbk.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_tx.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$3694 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$3694 ($dlatch) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$3694 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_txilvl.$verific$q_reg$prim_subreg.sv:72$3656 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_txilvl.$verific$q_reg$prim_subreg.sv:72$3656 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_rxrst.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_break_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_frame_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_parity_err.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_timeout.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_txen.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_txval.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$3601 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$3675 ($dlatch) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wdata.$verific$q_reg$prim_subreg.sv:72$3713 ($dlatch) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_sys.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1850 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\i_usbdev_iomux.\cdc_io_to_usb.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1879 ($adff) from module usbuart.

yosys> opt_clean

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 2 unused cells and 0 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~41 debug messages>

3.15.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\usbuart_core.$verific$mux_131$usbuart_core.sv:308$1220.
    dead port 2/2 on $mux $flatten\usbuart_core.$verific$mux_131$usbuart_core.sv:308$1220.
    dead port 1/2 on $mux $flatten\usbuart_core.$verific$mux_132$usbuart_core.sv:308$1221.
    dead port 2/2 on $mux $flatten\usbuart_core.$verific$mux_132$usbuart_core.sv:308$1221.
    dead port 1/2 on $mux $flatten\usbuart_core.$verific$mux_133$usbuart_core.sv:308$1222.
    dead port 2/2 on $mux $flatten\usbuart_core.$verific$mux_133$usbuart_core.sv:308$1222.
    dead port 1/2 on $mux $flatten\usbuart_core.$verific$mux_134$usbuart_core.sv:308$1223.
    dead port 2/2 on $mux $flatten\usbuart_core.$verific$mux_134$usbuart_core.sv:308$1223.
Removed 8 multiplexer ports.
<suppressed ~172 debug messages>

yosys> opt_reduce

3.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_315$usbuart_reg_top.sv:1700$3576: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1332$2021 $flatten\u_reg.$verific$n1335$2024 $flatten\u_reg.$verific$n1344$2033 $flatten\u_reg.$verific$n1356$2045 $flatten\u_reg.$verific$n1359$2048 $flatten\u_reg.$verific$n1361$2050 }
  Optimizing cells in module \usbuart.
Performed a total of 1 changes.

yosys> opt_merge

3.15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_dff -nodffe -nosdff

3.15.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\usbuart_core.$verific$lb_data_move_reg$usbuart_core.sv:221$1113 ($dff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 6 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 8 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 9 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 10 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 11 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 12 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 13 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 14 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 15 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 16 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 17 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 18 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 19 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 20 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 21 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 22 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 23 on $flatten\usbuart_core.$verific$rx_timeout_count_reg$usbuart_core.sv:319$1233 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\intr_hw_rx_break_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$1671 ($adff) from module usbuart.

yosys> opt_clean

3.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 47 unused cells and 80 unused wires.
<suppressed ~62 debug messages>

yosys> opt_expr

3.15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

3.15.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~169 debug messages>

yosys> opt_reduce

3.15.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.15.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.15.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

3.15.30. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.16. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register usbuart.usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_q.
Not marking usbuart.usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.diff_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking usbuart.usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking usbuart.usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.out_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking usbuart.usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_length as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.send_length as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_q' from module `\usbuart'.
  found $adff cell for state register: $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_out_pe.sv:322$5832
  root of input selection tree: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_d
  found reset state: 7'1000100 (from async reset)
  found ctrl input: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [2]
  found ctrl input: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1]
  found ctrl input: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [0]
  found state code: 7'1000011
  found ctrl output: $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$n138$5655
  ctrl inputs: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state
  ctrl outputs: { $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$n138$5655 \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_d }
  transition:  7'1000100 3'000 ->  7'1000100 8'01000100
  transition:  7'1000100 3'001 ->  7'1000011 8'01000011
  transition:  7'1000100 3'01- ->  7'1000100 8'01000100
  transition:  7'1000100 3'1-- ->  7'1000100 8'01000100
  transition:  7'1000011 3'000 ->  7'1000100 8'01000100
  transition:  7'1000011 3'001 ->  7'1000011 8'01000011
  transition:  7'1000011 3'01- ->  7'1000100 8'01000100
  transition:  7'1000011 3'1-- ->  7'1000100 8'01000100

yosys> fsm_opt

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_q$7835' from module `\usbuart'.

yosys> opt_clean

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

yosys> fsm_opt

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_q$7835' from module `\usbuart'.
  Removing unused output signal \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_d [0].
  Removing unused output signal \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_d [1].
  Removing unused output signal \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_d [2].
  Removing unused output signal \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_d [3].
  Removing unused output signal \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_d [4].
  Removing unused output signal \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_d [5].
  Removing unused output signal \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_d [6].

yosys> fsm_recode -encoding binary

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_q$7835' from module `\usbuart' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  1000100 -> 0
  1000011 -> 1

yosys> fsm_info

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_q$7835' from module `usbuart':
-------------------------------------

  Information on FSM $fsm$\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_q$7835 (\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_q):

  Number of input signals:    3
  Number of output signals:   1
  Number of state bits:       1

  Input signals:
    0: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [0]
    1: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [1]
    2: \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_state [2]

  Output signals:
    0: $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$n138$5655

  State encoding:
    0:        1'0  <RESET STATE>
    1:        1'1

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'000   ->     0 1'0
      1:     0 3'01-   ->     0 1'0
      2:     0 3'1--   ->     0 1'0
      3:     0 3'001   ->     1 1'0
      4:     1 3'000   ->     0 1'0
      5:     1 3'01-   ->     0 1'0
      6:     1 3'1--   ->     0 1'0
      7:     1 3'001   ->     1 1'0

-------------------------------------

yosys> fsm_map

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_q$7835' from module `\usbuart'.

yosys> opt -sat -nosdff

3.17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~4 debug messages>

yosys> opt_merge -nomux

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~169 debug messages>

yosys> opt_reduce

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
    New ctrl vector for $pmux cell $auto$fsm_map.cc:288:map_fsm$7852: $auto$fsm_map.cc:74:implement_pattern_cache$7850
  Optimizing cells in module \usbuart.
Performed a total of 1 changes.

yosys> opt_merge

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$send_length_reg$usb_serial_fifo_ep.sv:407$7395 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n874$7192, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.send_length).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$rx_fifo_wdata_reg$usb_serial_fifo_ep.sv:113$7250 ($dff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n105$7143, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.rx_fifo_wdata).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$return_data_reg$usb_serial_fifo_ep.sv:407$7396 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n857$7191, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.return_data).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[0]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[1]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[2]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[3]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[4]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[5]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[6]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$raw_setup_data_reg$usb_serial_fifo_ep.sv:353$7362 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.raw_setup_data[7]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$pb_wptr_reg$usb_serial_fifo_ep.sv:180$7288 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n273$7155, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.pb_wptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$parity_o_reg$usb_serial_fifo_ep.sv:407$7393 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n877$7193, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.parity_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_unload_reg$usb_serial_fifo_ep.sv:95$7236 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n74$7077, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.ob_unload).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_rptr_reg$usb_serial_fifo_ep.sv:113$7248 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n144$7148, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.ob_rptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$ob_max_used_reg$usb_serial_fifo_ep.sv:84$7225 ($dff) from module usbuart (D = { $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n38$7069 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n27$7137 $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n25$7066 }, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.ob_max_used).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$bytes_sent_reg$usb_serial_fifo_ep.sv:407$7394 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n916$7199, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.bytes_sent).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$baud_o_reg$usb_serial_fifo_ep.sv:407$7392 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n880$7194, Q = \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.baud_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$save_dev_addr_reg$usb_serial_ctrl_ep.sv:312$6979 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n826$6725, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.save_dev_addr).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$rom_length_reg$usb_serial_ctrl_ep.sv:312$6985 ($dff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n818$6833, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_length).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$rom_addr_reg$usb_serial_ctrl_ep.sv:312$6983 ($dff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n810$6832, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.rom_addr).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[0]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[1]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[2]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[3]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[4]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[5]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[6]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$raw_setup_data_reg$usb_serial_ctrl_ep.sv:232$6922 ($dff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.raw_setup_data[7]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$new_dev_addr_reg$usb_serial_ctrl_ep.sv:312$6987 ($dff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n642$6816, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.new_dev_addr).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$in_ep_stall_o_reg$usb_serial_ctrl_ep.sv:312$6980 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n624$6717, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.in_ep_stall_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$dev_addr_int_reg$usb_serial_ctrl_ep.sv:312$6978 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.new_dev_addr, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.dev_addr_int).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$bytes_sent_reg$usb_serial_ctrl_ep.sv:312$6981 ($dff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n800$6831, Q = \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.bytes_sent).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$tx_data_get_q_reg$usb_fs_tx.sv:331$6612 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$n261$6311, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.tx_data_get_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$state_q_reg$usb_fs_tx.sv:331$6607 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.state_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.state_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$pid_q_reg$usb_fs_tx.sv:93$6477 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pid_i, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pid_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$oe_q_reg$usb_fs_tx.sv:430$6662 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.oe_shift_reg_q [0], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.oe_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$data_payload_q_reg$usb_fs_tx.sv:331$6608 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.tx_data_avail_i, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.data_payload_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$crc16_q_reg$usb_fs_tx.sv:331$6616 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.crc16_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.crc16_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bit_history_q_reg$usb_fs_tx.sv:331$6614 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.bit_history_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.bit_history_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$bit_count_q_reg$usb_fs_tx.sv:331$6615 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.bit_count_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.bit_count_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$token_payload_q_reg$usb_fs_rx.sv:583$6287 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.token_payload_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.token_payload_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$rx_data_buffer_q_reg$usb_fs_rx.sv:583$6291 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$line_state_q_reg$usb_fs_rx.sv:128$6078 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_state_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_state_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$line_history_q_reg$usb_fs_rx.sv:299$6142 ($adff) from module usbuart (D = { \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_history_q [9:0] \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_state_rx [1:0] }, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.line_history_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$full_pid_q_reg$usb_fs_rx.sv:583$6284 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.full_pid_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.full_pid_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$frame_num_q_reg$usb_fs_rx.sv:583$6290 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.token_payload_q [11:1], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.frame_num_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$endp_q_reg$usb_fs_rx.sv:583$6289 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.token_payload_q [11:8], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.endp_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$diff_state_q_reg$usb_fs_rx.sv:128$6080 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.diff_state_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.diff_state_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$crc5_q_reg$usb_fs_rx.sv:583$6286 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.crc5_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.crc5_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$crc16_q_reg$usb_fs_rx.sv:583$6285 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.crc16_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.crc16_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$bitstuff_history_q_reg$usb_fs_rx.sv:362$6164 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.bitstuff_history_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.bitstuff_history_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$bitstuff_error_q_reg$usb_fs_rx.sv:389$6176 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.bitstuff_error_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.bitstuff_error_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$addr_q_reg$usb_fs_rx.sv:583$6288 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.token_payload_q [7:1], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.addr_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_setup_o_reg$usb_fs_nb_out_pe.sv:184$5787 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$n84$5697 [1], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_setup_o [1]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_setup_o_reg$usb_fs_nb_out_pe.sv:184$5787 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$n84$5697 [0], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_setup_o [0]).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_put_addr_o_reg$usb_fs_nb_out_pe.sv:412$5883 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$n420$5731, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_put_addr_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_data_o_reg$usb_fs_nb_out_pe.sv:194$5791 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q [8:1], Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_data_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_ep_current_o_reg$usb_fs_nb_out_pe.sv:368$5856 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_ep_current_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_ep_current_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$nak_out_transaction_reg$usb_fs_nb_out_pe.sv:393$5869 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$n376$5689, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.nak_out_transaction).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$current_xact_setup_q_reg$usb_fs_nb_out_pe.sv:368$5857 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.setup_token_received, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.current_xact_setup_q).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_ep_get_addr_o_reg$usb_fs_nb_in_pe.sv:300$5593 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$n297$5483, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_ep_get_addr_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$in_ep_current_o_reg$usb_fs_nb_in_pe.sv:314$5600 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_ep_current_d, Q = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_ep_current_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.$verific$status_host_timeout_o_reg$usbuart_usbif.sv:262$5141 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.$verific$n404$4854, Q = \usbuart_core.usbuart_usbif.status_host_timeout_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.$verific$status_frame_o_reg$usbuart_usbif.sv:262$5142 ($adff) from module usbuart (D = \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.frame_num_q, Q = \usbuart_core.usbuart_usbif.status_frame_o).
Adding EN signal on $flatten\usbuart_core.\usbuart_usbif.$verific$host_presence_timer_reg$usbuart_usbif.sv:262$5140 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_usbif.$verific$n383$4868, Q = \usbuart_core.usbuart_usbif.host_presence_timer).
Adding EN signal on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$1480 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_txfifo.$verific$n46$1402, Q = \usbuart_core.usbuart_txfifo.fifo_wptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$1494 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_txfifo.$verific$n178$1417, Q = \usbuart_core.usbuart_txfifo.fifo_wptr_gray).
Adding EN signal on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$1527 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_txfifo.$verific$n293$1426, Q = \usbuart_core.usbuart_txfifo.fifo_rptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$1539 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_txfifo.$verific$n425$1441, Q = \usbuart_core.usbuart_txfifo.fifo_rptr_gray).
Adding EN signal on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$1480 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_rxfifo.$verific$n46$1402, Q = \usbuart_core.usbuart_rxfifo.fifo_wptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$1494 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_rxfifo.$verific$n178$1417, Q = \usbuart_core.usbuart_rxfifo.fifo_wptr_gray).
Adding EN signal on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$1527 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_rxfifo.$verific$n293$1426, Q = \usbuart_core.usbuart_rxfifo.fifo_rptr).
Adding EN signal on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$1539 ($adff) from module usbuart (D = $flatten\usbuart_core.\usbuart_rxfifo.$verific$n425$1441, Q = \usbuart_core.usbuart_rxfifo.fifo_rptr_gray).
Adding EN signal on $flatten\usbuart_core.$verific$txres_cnt_reg$usbuart_core.sv:103$1006 ($adff) from module usbuart (D = $flatten\usbuart_core.$verific$n38$955 [1:0], Q = \usbuart_core.txres_cnt [1:0]).
Adding EN signal on $flatten\usbuart_core.$verific$rxres_cnt_reg$usbuart_core.sv:103$1007 ($adff) from module usbuart (D = $flatten\usbuart_core.$verific$n59$959 [1:0], Q = \usbuart_core.rxres_cnt [1:0]).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:86$3829 ($adff) from module usbuart (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:86$3828 ($adff) from module usbuart (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:86$3827 ($adff) from module usbuart (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:96$3838 ($adff) from module usbuart (D = $flatten\u_reg.\u_reg_if.$verific$n183$3787, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:73$3817 ($adff) from module usbuart (D = $flatten\u_reg.\u_reg_if.$verific$n74$3759, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:96$3839 ($adff) from module usbuart (D = $flatten\u_reg.\u_reg_if.$verific$n181$3761, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.tx_watermark.d, Q = \u_reg.u_intr_state_tx_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.tx_overflow.d, Q = \u_reg.u_intr_state_tx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_watermark.d, Q = \u_reg.u_intr_state_rx_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_timeout.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_timeout.d, Q = \u_reg.u_intr_state_rx_timeout.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_parity_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_parity_err.d, Q = \u_reg.u_intr_state_rx_parity_err.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_overflow.d, Q = \u_reg.u_intr_state_rx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_frame_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_frame_err.d, Q = \u_reg.u_intr_state_rx_frame_err.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_break_err.$verific$q_reg[0]$prim_subreg.sv:72$3618 ($adff) from module usbuart (D = \u_reg.hw2reg.intr_state.rx_break_err.d, Q = \u_reg.u_intr_state_rx_break_err.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$usbuart_reg_top.sv:61$2187 ($adff) from module usbuart (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$850 ($adff) from module usbuart (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$850 ($adff) from module usbuart (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$760 ($adff) from module usbuart (D = \gen_alert_tx[0].u_prim_alert_sender.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.state_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$8099 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$8099 ($adffe) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$8094 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$8094 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$8094 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$8094 ($adffe) from module usbuart.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$8094 ($adffe) from module usbuart.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$8094 ($adffe) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$8092 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$8092 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$8092 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$8092 ($adffe) from module usbuart.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$8092 ($adffe) from module usbuart.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$8092 ($adffe) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$8090 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$8090 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$8090 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$8090 ($adffe) from module usbuart.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$8090 ($adffe) from module usbuart.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$8090 ($adffe) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$8088 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$8088 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$8088 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$8088 ($adffe) from module usbuart.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$8088 ($adffe) from module usbuart.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$8088 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$8075 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$8075 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$8075 ($adffe) from module usbuart.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$8067 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$8067 ($adffe) from module usbuart.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$8067 ($adffe) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$out_xact_state_reg$usb_fs_nb_out_pe.sv:330$5836 ($adff) from module usbuart.
Setting constant 0-bit at position 7 on $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$se0_shift_reg_q_reg$usb_fs_tx.sv:331$6611 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7853 ($adffe) from module usbuart.

yosys> opt_clean

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 115 unused cells and 139 unused wires.
<suppressed ~134 debug messages>

yosys> opt_expr

3.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~39 debug messages>

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:60:execute$7603.
    dead port 2/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:60:execute$7603.
    dead port 1/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:60:execute$7607.
    dead port 2/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:60:execute$7607.
    dead port 1/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:60:execute$7623.
    dead port 2/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:60:execute$7623.
    dead port 1/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:60:execute$7627.
    dead port 2/2 on $mux $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:60:execute$7627.
Removed 8 multiplexer ports.
<suppressed ~128 debug messages>

yosys> opt_reduce

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

yosys> opt_dff -sat -nosdff

3.17.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$8141 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.

yosys> opt_clean

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

3.17.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~129 debug messages>

yosys> opt_reduce

3.17.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.17.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$8143 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_rxfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_txfifo.\sync_rptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_txfifo.\sync_wptr.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$1651 ($adff) from module usbuart.

yosys> opt_clean

3.17.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.17.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~33 debug messages>

3.17.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

yosys> opt_reduce

3.17.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.17.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$8144 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_rxfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 0 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 1 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 2 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 3 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 4 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.
Setting constant 0-bit at position 5 on $flatten\usbuart_core.\usbuart_txfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$1565 ($adff) from module usbuart.

yosys> opt_clean

3.17.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 32 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.17.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~5 debug messages>

3.17.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

yosys> opt_reduce

3.17.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.17.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$8145 ($adff) from module usbuart.

yosys> opt_clean

3.17.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.17.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

3.17.37. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

yosys> opt_reduce

3.17.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.17.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.41. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.17.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

3.17.44. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.18. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell usbuart.$auto$opt_dff.cc:195:make_patterns_logic$7915 ($ne).
Removed top 1 bits (of 8) from FF cell usbuart.$auto$ff.cc:262:slice$7936 ($dffe).
Removed top 1 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_161$prim_fifo_async.sv:158$1590 ($sub).
Removed top 5 bits (of 6) from port A of cell usbuart.$flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_160$prim_fifo_async.sv:157$1589 ($sub).
Removed top 1 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_160$prim_fifo_async.sv:157$1589 ($sub).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_rxfifo.$verific$add_77$prim_fifo_async.sv:97$1523 ($add).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_rxfifo.$verific$add_18$prim_fifo_async.sv:62$1476 ($add).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_txfifo.$verific$add_77$prim_fifo_async.sv:97$1523 ($add).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_txfifo.$verific$add_18$prim_fifo_async.sv:62$1476 ($add).
Removed top 1 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_txfifo.$verific$add_148$prim_fifo_async.sv:144$1578 ($add).
Removed top 19 bits (of 20) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.$verific$add_67$usbuart_usbif.sv:260$5132 ($add).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.$verific$add_10$usbuart_usbif.sv:53$4876 ($add).
Removed top 5 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_107$usb_serial_fifo_ep.sv:176$7283 ($add).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_230$usb_serial_fifo_ep.sv:403$7382 ($add).
Removed top 4 bits (of 5) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_53$usb_serial_fifo_ep.sv:109$7240 ($add).
Removed top 1 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_143$usb_serial_fifo_ep.sv:242$7320 ($eq).
Removed top 7 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_219$usb_serial_fifo_ep.sv:381$7370 ($eq).
Removed top 6 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_220$usb_serial_fifo_ep.sv:387$7371 ($eq).
Removed top 6 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_221$usb_serial_fifo_ep.sv:393$7372 ($eq).
Removed top 1 bits (of 6) from port A of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_34$usb_serial_fifo_ep.sv:92$7231 ($eq).
Removed top 1 bits (of 6) from port A of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$equal_75$usb_serial_fifo_ep.sv:137$7259 ($eq).
Removed top 4 bits (of 6) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$sub_33$usb_serial_fifo_ep.sv:92$7230 ($sub).
Removed top 7 bits (of 8) from port A of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$Decoder_80$usb_serial_ctrl_ep.sv:230$6912 ($shl).
Removed top 1 bits (of 8) from port A of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_22$usb_serial_ctrl_ep.sv:104$6862 ($le).
Removed top 6 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_142$usb_serial_ctrl_ep.sv:301$6953 ($add).
Removed top 7 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_144$usb_serial_ctrl_ep.sv:302$6955 ($add).
Removed top 7 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_111$usb_serial_ctrl_ep.sv:250$6929 ($eq).
Removed top 6 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_112$usb_serial_ctrl_ep.sv:256$6930 ($eq).
Removed top 5 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_113$usb_serial_ctrl_ep.sv:262$6931 ($eq).
Removed top 5 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_129$usb_serial_ctrl_ep.sv:248$6940 ($eq).
Removed top 5 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_130$usb_serial_ctrl_ep.sv:276$6941 ($eq).
Removed top 4 bits (of 8) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_131$usb_serial_ctrl_ep.sv:288$6942 ($eq).
Removed top 6 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_182$usb_serial_ctrl_ep.sv:319$6990 ($eq).
Removed top 5 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_184$usb_serial_ctrl_ep.sv:321$6992 ($eq).
Removed top 4 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_188$usb_serial_ctrl_ep.sv:325$6996 ($eq).
Removed top 3 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_189$usb_serial_ctrl_ep.sv:327$6997 ($eq).
Removed top 3 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_190$usb_serial_ctrl_ep.sv:328$6998 ($eq).
Removed top 3 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_191$usb_serial_ctrl_ep.sv:329$6999 ($eq).
Removed top 3 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_192$usb_serial_ctrl_ep.sv:330$7000 ($eq).
Removed top 3 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_194$usb_serial_ctrl_ep.sv:333$7002 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_198$usb_serial_ctrl_ep.sv:337$7006 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_199$usb_serial_ctrl_ep.sv:340$7007 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_200$usb_serial_ctrl_ep.sv:341$7008 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_201$usb_serial_ctrl_ep.sv:342$7009 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_203$usb_serial_ctrl_ep.sv:344$7011 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_204$usb_serial_ctrl_ep.sv:345$7012 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_206$usb_serial_ctrl_ep.sv:347$7014 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_207$usb_serial_ctrl_ep.sv:348$7015 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_208$usb_serial_ctrl_ep.sv:351$7016 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_209$usb_serial_ctrl_ep.sv:352$7017 ($eq).
Removed top 2 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_212$usb_serial_ctrl_ep.sv:355$7020 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_213$usb_serial_ctrl_ep.sv:356$7021 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_214$usb_serial_ctrl_ep.sv:357$7022 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_215$usb_serial_ctrl_ep.sv:358$7023 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_217$usb_serial_ctrl_ep.sv:362$7025 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_218$usb_serial_ctrl_ep.sv:363$7026 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_219$usb_serial_ctrl_ep.sv:364$7027 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_220$usb_serial_ctrl_ep.sv:365$7028 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_221$usb_serial_ctrl_ep.sv:366$7029 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_224$usb_serial_ctrl_ep.sv:371$7032 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_225$usb_serial_ctrl_ep.sv:372$7033 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_226$usb_serial_ctrl_ep.sv:373$7034 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_227$usb_serial_ctrl_ep.sv:374$7035 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_228$usb_serial_ctrl_ep.sv:375$7036 ($eq).
Removed top 1 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_230$usb_serial_ctrl_ep.sv:377$7038 ($eq).
Removed top 1 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$equal_31$usb_serial_ctrl_ep.sv:117$6875 ($eq).
Removed top 1 bits (of 3) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$mux_48$usb_serial_ctrl_ep.sv:169$6890 ($mux).
Removed top 2 bits (of 7) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_116$usb_serial_ctrl_ep.sv:273$6936 ($mux).
Removed top 1 bits (of 7) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_117$usb_serial_ctrl_ep.sv:273$6937 ($pmux).
Removed top 2 bits (of 7) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_135$usb_serial_ctrl_ep.sv:299$6947 ($mux).
Removed top 1 bits (of 7) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$select_136$usb_serial_ctrl_ep.sv:299$6948 ($mux).
Removed top 6 bits (of 7) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$5555 ($sub).
Removed top 3 bits (of 4) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$mux_24$usb_fs_nb_in_pe.sv:137$5519 ($mux).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$equal_7$usb_fs_nb_in_pe.sv:119$5503 ($eq).
Removed top 1 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$equal_36$usb_fs_nb_in_pe.sv:153$5531 ($eq).
Removed top 2 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$equal_19$usb_fs_nb_in_pe.sv:133$5514 ($eq).
Removed top 4 bits (of 5) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$5589 ($add).
Removed top 2 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$LessThan_22$usb_fs_nb_in_pe.sv:136$5517 ($lt).
Removed top 1 bits (of 3) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:60:execute$7691 ($mux).
Removed top 2 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$equal_22$usb_fs_nb_out_pe.sv:147$5753 ($eq).
Removed top 3 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$equal_12$usb_fs_nb_out_pe.sv:134$5744 ($eq).
Removed top 4 bits (of 5) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$5879 ($add).
Removed top 1 bits (of 3) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:60:execute$7636 ($mux).
Removed top 1 bits (of 3) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:60:execute$7632 ($mux).
Removed top 1 bits (of 3) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:60:execute$7631 ($mux).
Removed top 2 bits (of 5) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$xor_167$usb_fs_rx.sv:433$6196 ($xor).
Removed top 1 bits (of 2) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$mux_6$usb_fs_rx.sv:110$6068 ($mux).
Removed top 1 bits (of 3) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$mux_55$usb_fs_rx.sv:228$6107 ($mux).
Removed top 1 bits (of 12) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$equal_78$usb_fs_rx.sv:267$6126 ($eq).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$equal_49$usb_fs_rx.sv:224$6101 ($eq).
Removed top 1 bits (of 5) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$equal_160$usb_fs_rx.sv:422$6189 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$equal_114$usb_fs_rx.sv:329$6152 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$equal_105$usb_fs_rx.sv:319$6147 ($eq).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:228$6106 ($add).
Removed top 1 bits (of 3) from port Y of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:228$6106 ($add).
Removed top 2 bits (of 3) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_54$usb_fs_tx.sv:155$6511 ($mux).
Removed top 5 bits (of 40) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_299$usb_fs_tx.sv:219$6591 ($mux).
Removed top 1 bits (of 2) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_222$usb_fs_tx.sv:347$6619 ($mux).
Removed top 5 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_146$usb_fs_tx.sv:262$6563 ($mux).
Removed top 5 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_141$usb_fs_tx.sv:262$6558 ($mux).
Removed top 5 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$mux_136$usb_fs_tx.sv:261$6553 ($mux).
Removed top 2 bits (of 4) from port B of cell usbuart.$auto$opt_dff.cc:195:make_patterns_logic$7987 ($ne).
Removed top 1 bits (of 4) from port B of cell usbuart.$auto$opt_dff.cc:195:make_patterns_logic$7985 ($ne).
Removed top 3 bits (of 4) from port B of cell usbuart.$auto$opt_dff.cc:195:make_patterns_logic$7983 ($ne).
Removed top 2 bits (of 4) from port B of cell usbuart.$auto$opt_dff.cc:195:make_patterns_logic$7981 ($ne).
Removed top 1 bits (of 4) from port B of cell usbuart.$auto$opt_dff.cc:195:make_patterns_logic$7979 ($ne).
Removed top 1 bits (of 2) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$equal_42$usb_fs_tx.sv:129$6499 ($eq).
Removed top 2 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$6543 ($add).
Removed top 5 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$auto$bmuxmap.cc:60:execute$7529 ($mux).
Removed top 5 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$auto$bmuxmap.cc:60:execute$7527 ($mux).
Removed top 5 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$auto$bmuxmap.cc:60:execute$7526 ($mux).
Removed top 5 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$auto$bmuxmap.cc:60:execute$7523 ($mux).
Removed top 5 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$auto$bmuxmap.cc:60:execute$7522 ($mux).
Removed top 5 bits (of 8) from mux cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$auto$bmuxmap.cc:60:execute$7521 ($mux).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.$verific$equal_4$usb_fs_nb_pe.sv:124$5152 ($eq).
Removed top 5 bits (of 6) from port A of cell usbuart.$flatten\usbuart_core.$verific$LessThan_103$usbuart_core.sv:270$1193 ($le).
Removed top 5 bits (of 6) from port A of cell usbuart.$flatten\usbuart_core.$verific$LessThan_112$usbuart_core.sv:279$1202 ($le).
Removed top 2 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.$verific$add_23$usbuart_core.sv:96$998 ($add).
Removed top 2 bits (of 3) from port B of cell usbuart.$flatten\usbuart_core.$verific$add_28$usbuart_core.sv:101$1002 ($add).
Removed top 1 bits (of 2) from port B of cell usbuart.$auto$fsm_map.cc:77:implement_pattern_cache$7851 ($eq).
Removed top 1 bits (of 5) from port B of cell usbuart.$auto$opt_dff.cc:195:make_patterns_logic$8134 ($ne).
Removed top 2 bits (of 5) from port B of cell usbuart.$auto$opt_dff.cc:195:make_patterns_logic$8132 ($ne).
Removed top 2 bits (of 3) from port B of cell usbuart.$auto$opt_dff.cc:195:make_patterns_logic$8127 ($ne).
Removed top 1 bits (of 3) from port B of cell usbuart.$auto$opt_dff.cc:195:make_patterns_logic$8120 ($ne).
Removed top 2 bits (of 3) from port B of cell usbuart.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:56$3797 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\u_reg.\u_reg_if.$verific$equal_76$prim_mubi_pkg.sv:27$3850 ($eq).
Removed top 3 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_21$usbuart_reg_top.sv:1450$3385 ($eq).
Removed top 2 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_23$usbuart_reg_top.sv:1451$3386 ($eq).
Removed top 2 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_25$usbuart_reg_top.sv:1452$3387 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_27$usbuart_reg_top.sv:1453$3388 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_29$usbuart_reg_top.sv:1454$3389 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_31$usbuart_reg_top.sv:1455$3390 ($eq).
Removed top 1 bits (of 4) from port B of cell usbuart.$flatten\u_reg.$verific$equal_33$usbuart_reg_top.sv:1456$3391 ($eq).
Removed top 31 bits (of 32) from port A of cell usbuart.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_23$tlul_err.sv:49$4465 ($shl).
Removed top 28 bits (of 32) from port Y of cell usbuart.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_23$tlul_err.sv:49$4465 ($shl).
Removed top 1 bits (of 3) from mux cell usbuart.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$725 ($mux).
Removed top 2 bits (of 4) from wire usbuart.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$7755.
Removed top 1 bits (of 2) from wire usbuart.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$7760.
Removed top 1 bits (of 4) from wire usbuart.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$7775.
Removed top 1 bits (of 4) from wire usbuart.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$7785.
Removed top 1 bits (of 3) from wire usbuart.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$n38$689.
Removed top 1 bits (of 2) from wire usbuart.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$7730.
Removed top 1 bits (of 2) from wire usbuart.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$7735.
Removed top 3 bits (of 4) from wire usbuart.$flatten\u_reg.$verific$n872$2054.
Removed top 1 bits (of 4) from wire usbuart.$flatten\u_reg.$verific$n929$2056.
Removed top 2 bits (of 4) from wire usbuart.$flatten\u_reg.$verific$n944$2057.
Removed top 12 bits (of 16) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:58:execute$7640.
Removed top 5 bits (of 8) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:58:execute$7645.
Removed top 1 bits (of 2) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:58:execute$7655.
Removed top 7 bits (of 28) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:58:execute$7660.
Removed top 1 bits (of 14) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:58:execute$7665.
Removed top 4 bits (of 12) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:58:execute$7690.
Removed top 3 bits (of 6) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:58:execute$7695.
Removed top 1 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$n103$5462.
Removed top 1 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$n108$5463.
Removed top 2 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$n139$5468.
Removed top 2 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$n94$5460.
Removed top 3 bits (of 4) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:58:execute$7560.
Removed top 8 bits (of 16) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:58:execute$7580.
Removed top 2 bits (of 4) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:58:execute$7620.
Removed top 7 bits (of 12) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:58:execute$7630.
Removed top 5 bits (of 32) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$auto$bmuxmap.cc:58:execute$7520.
Removed top 13 bits (of 16) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$auto$bmuxmap.cc:58:execute$7525.
Removed top 5 bits (of 8) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$auto$bmuxmap.cc:58:execute$7528.
Removed top 1 bits (of 2) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$n1019$6454.
Removed top 2 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$n124$6369.
Removed top 5 bits (of 8) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$n351$6399.
Removed top 1 bits (of 8) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$n389$6403.
Removed top 5 bits (of 8) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$n524$6418.
Removed top 5 bits (of 8) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$n561$6423.
Removed top 3 bits (of 4) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$auto$bmuxmap.cc:58:execute$7440.
Removed top 1 bits (of 2) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$auto$bmuxmap.cc:58:execute$7445.
Removed top 1 bits (of 4) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$auto$bmuxmap.cc:58:execute$7450.
Removed top 2 bits (of 4) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$auto$bmuxmap.cc:58:execute$7460.
Removed top 3 bits (of 12) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$auto$bmuxmap.cc:58:execute$7470.
Removed top 2 bits (of 7) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n543$6808.
Removed top 1 bits (of 7) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n551$6809.
Removed top 2 bits (of 7) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n625$6814.
Removed top 1 bits (of 7) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n633$6815.
Removed top 1 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n77$6782.
Removed top 2 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$n82$6783.
Removed top 3 bits (of 4) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$auto$bmuxmap.cc:58:execute$7400.
Removed top 1 bits (of 2) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$auto$bmuxmap.cc:58:execute$7405.
Removed top 1 bits (of 4) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$auto$bmuxmap.cc:58:execute$7410.
Removed top 1 bits (of 3) from wire usbuart.$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n374$7163.

yosys> peepopt

3.19. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 52 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.21. Executing BMUXMAP pass.

yosys> demuxmap

3.22. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module usbuart:
  creating $macc model for $flatten\usbuart_core.$verific$add_23$usbuart_core.sv:96$998 ($add).
  creating $macc model for $flatten\usbuart_core.$verific$add_28$usbuart_core.sv:101$1002 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_18$prim_fifo_async.sv:62$1476 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_77$prim_fifo_async.sv:97$1523 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_160$prim_fifo_async.sv:157$1589 ($sub).
  creating $macc model for $flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_161$prim_fifo_async.sv:158$1590 ($sub).
  creating $macc model for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_148$prim_fifo_async.sv:144$1578 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_18$prim_fifo_async.sv:62$1476 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_77$prim_fifo_async.sv:97$1523 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.$verific$add_10$usbuart_usbif.sv:53$4876 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.$verific$add_67$usbuart_usbif.sv:260$5132 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$5589 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$5555 ($sub).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$5879 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:228$6106 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$6543 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_142$usb_serial_ctrl_ep.sv:301$6953 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_144$usb_serial_ctrl_ep.sv:302$6955 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_107$usb_serial_fifo_ep.sv:176$7283 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_230$usb_serial_fifo_ep.sv:403$7382 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_53$usb_serial_fifo_ep.sv:109$7240 ($add).
  creating $macc model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$sub_33$usb_serial_fifo_ep.sv:92$7230 ($sub).
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$sub_33$usb_serial_fifo_ep.sv:92$7230.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_53$usb_serial_fifo_ep.sv:109$7240.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_230$usb_serial_fifo_ep.sv:403$7382.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_107$usb_serial_fifo_ep.sv:176$7283.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_144$usb_serial_ctrl_ep.sv:302$6955.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_142$usb_serial_ctrl_ep.sv:301$6953.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$6543.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:228$6106.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$5879.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$5555.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$5589.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.$verific$add_67$usbuart_usbif.sv:260$5132.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_usbif.$verific$add_10$usbuart_usbif.sv:53$4876.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_txfifo.$verific$add_77$prim_fifo_async.sv:97$1523.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_txfifo.$verific$add_18$prim_fifo_async.sv:62$1476.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_txfifo.$verific$add_148$prim_fifo_async.sv:144$1578.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_161$prim_fifo_async.sv:158$1590.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_160$prim_fifo_async.sv:157$1589.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_77$prim_fifo_async.sv:97$1523.
  creating $alu model for $macc $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_18$prim_fifo_async.sv:62$1476.
  creating $alu model for $macc $flatten\usbuart_core.$verific$add_28$usbuart_core.sv:101$1002.
  creating $alu model for $macc $flatten\usbuart_core.$verific$add_23$usbuart_core.sv:96$998.
  creating $alu model for $flatten\usbuart_core.$verific$LessThan_103$usbuart_core.sv:270$1193 ($le): new $alu
  creating $alu model for $flatten\usbuart_core.$verific$LessThan_112$usbuart_core.sv:279$1202 ($le): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.$verific$LessThan_65$usbuart_usbif.sv:257$5130 ($lt): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$LessThan_22$usb_fs_nb_in_pe.sv:136$5517 ($lt): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_22$usb_serial_ctrl_ep.sv:104$6862 ($le): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_24$usb_serial_ctrl_ep.sv:105$6864 ($le): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$LessThan_134$usb_serial_fifo_ep.sv:230$7307 ($le): new $alu
  creating $alu model for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$LessThan_136$usb_serial_fifo_ep.sv:231$7309 ($le): new $alu
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$LessThan_136$usb_serial_fifo_ep.sv:231$7309: $auto$alumacc.cc:485:replace_alu$8204
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$LessThan_134$usb_serial_fifo_ep.sv:230$7307: $auto$alumacc.cc:485:replace_alu$8217
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_24$usb_serial_ctrl_ep.sv:105$6864: $auto$alumacc.cc:485:replace_alu$8230
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$LessThan_22$usb_serial_ctrl_ep.sv:104$6862: $auto$alumacc.cc:485:replace_alu$8243
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$LessThan_22$usb_fs_nb_in_pe.sv:136$5517: $auto$alumacc.cc:485:replace_alu$8252
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.$verific$LessThan_65$usbuart_usbif.sv:257$5130: $auto$alumacc.cc:485:replace_alu$8263
  creating $alu cell for $flatten\usbuart_core.$verific$LessThan_112$usbuart_core.sv:279$1202: $auto$alumacc.cc:485:replace_alu$8274
  creating $alu cell for $flatten\usbuart_core.$verific$LessThan_103$usbuart_core.sv:270$1193: $auto$alumacc.cc:485:replace_alu$8283
  creating $alu cell for $flatten\usbuart_core.$verific$add_23$usbuart_core.sv:96$998: $auto$alumacc.cc:485:replace_alu$8292
  creating $alu cell for $flatten\usbuart_core.$verific$add_28$usbuart_core.sv:101$1002: $auto$alumacc.cc:485:replace_alu$8295
  creating $alu cell for $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_18$prim_fifo_async.sv:62$1476: $auto$alumacc.cc:485:replace_alu$8298
  creating $alu cell for $flatten\usbuart_core.\usbuart_rxfifo.$verific$add_77$prim_fifo_async.sv:97$1523: $auto$alumacc.cc:485:replace_alu$8301
  creating $alu cell for $flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_160$prim_fifo_async.sv:157$1589: $auto$alumacc.cc:485:replace_alu$8304
  creating $alu cell for $flatten\usbuart_core.\usbuart_rxfifo.$verific$sub_161$prim_fifo_async.sv:158$1590: $auto$alumacc.cc:485:replace_alu$8307
  creating $alu cell for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_148$prim_fifo_async.sv:144$1578: $auto$alumacc.cc:485:replace_alu$8310
  creating $alu cell for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_18$prim_fifo_async.sv:62$1476: $auto$alumacc.cc:485:replace_alu$8313
  creating $alu cell for $flatten\usbuart_core.\usbuart_txfifo.$verific$add_77$prim_fifo_async.sv:97$1523: $auto$alumacc.cc:485:replace_alu$8316
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.$verific$add_10$usbuart_usbif.sv:53$4876: $auto$alumacc.cc:485:replace_alu$8319
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.$verific$add_67$usbuart_usbif.sv:260$5132: $auto$alumacc.cc:485:replace_alu$8322
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$5589: $auto$alumacc.cc:485:replace_alu$8325
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$5555: $auto$alumacc.cc:485:replace_alu$8328
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$5879: $auto$alumacc.cc:485:replace_alu$8331
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:228$6106: $auto$alumacc.cc:485:replace_alu$8334
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$6543: $auto$alumacc.cc:485:replace_alu$8337
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_142$usb_serial_ctrl_ep.sv:301$6953: $auto$alumacc.cc:485:replace_alu$8340
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_ctrl_ep.$verific$add_144$usb_serial_ctrl_ep.sv:302$6955: $auto$alumacc.cc:485:replace_alu$8343
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_107$usb_serial_fifo_ep.sv:176$7283: $auto$alumacc.cc:485:replace_alu$8346
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_230$usb_serial_fifo_ep.sv:403$7382: $auto$alumacc.cc:485:replace_alu$8349
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$add_53$usb_serial_fifo_ep.sv:109$7240: $auto$alumacc.cc:485:replace_alu$8352
  creating $alu cell for $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$sub_33$usb_serial_fifo_ep.sv:92$7230: $auto$alumacc.cc:485:replace_alu$8355
  created 30 $alu and 0 $macc cells.

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~3 debug messages>

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\usbuart_core.\usbuart_rxfifo.$verific$mux_163$prim_fifo_async.sv:158$1592 in front of them:
        $auto$alumacc.cc:485:replace_alu$8307
        $auto$alumacc.cc:485:replace_alu$8304


yosys> opt_dff -nodffe -nosdff

3.30. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~1 debug messages>

yosys> opt_muxtree

3.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~127 debug messages>

yosys> opt_reduce

3.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.36. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.37. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 2

yosys> stat

3.40. Printing statistics.

=== usbuart ===

   Number of wires:               2961
   Number of wire bits:           8863
   Number of public wires:        2148
   Number of public wire bits:    6502
   Number of memories:               4
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:               1180
     $adff                          47
     $adffe                         68
     $alu                           29
     $and                          154
     $dffe                          18
     $eq                           105
     $logic_not                     19
     $memrd_v2                       4
     $memwr_v2                       4
     $mux                          342
     $ne                            23
     $not                          119
     $or                            90
     $pmux                           7
     $reduce_and                    46
     $reduce_bool                   25
     $reduce_or                     37
     $reduce_xor                    28
     $shl                            2
     $xor                           13


yosys> memory -nomap

3.41. Executing MEMORY pass.

yosys> opt_mem

3.41.1. Executing OPT_MEM pass (optimize memories).
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 0
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 1
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 2
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 3
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 4
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 5
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 6
usbuart.usbuart_core.usbuart_txfifo.storage: removing const-0 lane 7
Performed a total of 1 transformations.

yosys> opt_mem_priority

3.41.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.41.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing usbuart.usbuart_core.usbuart_rxfifo.storage write port 0.
  Analyzing usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.in_pkt_buffer write port 0.
  Analyzing usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.out_pkt_buffer write port 0.

yosys> memory_bmux2rom

3.41.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.41.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\usbuart_core.usbuart_rxfifo.storage'[0] in module `\usbuart': no output FF found.
Checking read port `\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.in_pkt_buffer'[0] in module `\usbuart': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.out_pkt_buffer'[0] in module `\usbuart': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port address `\usbuart_core.usbuart_rxfifo.storage'[0] in module `\usbuart': address FF has async set and/or reset, not supported.
Checking read port address `\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.in_pkt_buffer'[0] in module `\usbuart': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.41.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 1 unused cells and 9 unused wires.
<suppressed ~2 debug messages>

yosys> memory_share

3.41.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.41.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.41.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> memory_collect

3.41.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.42. Printing statistics.

=== usbuart ===

   Number of wires:               2960
   Number of wire bits:           8855
   Number of public wires:        2148
   Number of public wire bits:    6502
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1174
     $adff                          47
     $adffe                         68
     $alu                           29
     $and                          154
     $dffe                          17
     $eq                           105
     $logic_not                     19
     $mem_v2                         3
     $mux                          342
     $ne                            23
     $not                          119
     $or                            90
     $pmux                           7
     $reduce_and                    46
     $reduce_bool                   25
     $reduce_or                     37
     $reduce_xor                    28
     $shl                            2
     $xor                           13


yosys> muxpack

3.43. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~305 debug messages>

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> pmuxtree

3.45. Executing PMUXTREE pass.

yosys> muxpack

3.46. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting usbuart.$auto$pmuxtree.cc:65:recursive_mux_generator$8450 ... usbuart.$auto$pmuxtree.cc:65:recursive_mux_generator$8452 to a pmux with 2 cases.
Converting usbuart.$auto$pmuxtree.cc:65:recursive_mux_generator$8404 ... usbuart.$auto$pmuxtree.cc:65:recursive_mux_generator$8406 to a pmux with 2 cases.
Converted 4 (p)mux cells into 2 pmux cells.
<suppressed ~336 debug messages>

yosys> memory_map

3.47. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \usbuart_core.usbuart_rxfifo.storage in module \usbuart:
  created 32 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 32 write mux blocks.
Mapping memory \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.in_pkt_buffer in module \usbuart:
  created 32 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 32 write mux blocks.
Mapping memory \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.out_pkt_buffer in module \usbuart:
  created 32 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of usbuart.usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.out_pkt_buffer: $\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.out_pkt_buffer$rdreg[0]
  read interface: 1 $dff and 31 $mux cells.
  write interface: 32 write mux blocks.

yosys> stat

3.48. Printing statistics.

=== usbuart ===

   Number of wires:               3767
   Number of wire bits:          13422
   Number of public wires:        2244
   Number of public wire bits:    7270
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1780
     $adff                          47
     $adffe                         68
     $alu                           29
     $and                          395
     $dff                           96
     $dffe                          18
     $eq                           136
     $logic_not                     19
     $mux                          562
     $ne                            23
     $not                          126
     $or                            97
     $pmux                           2
     $reduce_and                    46
     $reduce_bool                   25
     $reduce_or                     48
     $reduce_xor                    28
     $shl                            2
     $xor                           13


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.49. Executing TECHMAP pass (map to technology primitives).

3.49.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.49.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.49.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $and.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$e04283ca12514baf3d204c6994bec8f178dd89f8\_90_alu for cells of type $alu.
Using template $paramod$a40b3a69ab2154dca9743e30e1e84efb03b892b4\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$ce0ec84be7047712840b0952f343ee9e63ef75d1\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$75108d6e8d490ab2eec24aee458e87cb2a6c124c\_90_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_90_alu for cells of type $alu.
Using template $paramod$6fc37af1c109ae54e8aed83fcd995c12d378ce93\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~5327 debug messages>

yosys> stat

3.50. Printing statistics.

=== usbuart ===

   Number of wires:               5927
   Number of wire bits:          55417
   Number of public wires:        2244
   Number of public wire bits:    7270
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9096
     $_AND_                       1042
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                  324
     $_DFFE_PN1P_                    8
     $_DFFE_PP_                    138
     $_DFF_PN0_                     85
     $_DFF_PN1_                      9
     $_DFF_P_                      768
     $_MUX_                       3385
     $_NOT_                        496
     $_OR_                        1159
     $_XOR_                       1678


yosys> opt_expr

3.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~2427 debug messages>

yosys> opt_merge -nomux

3.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~2685 debug messages>
Removed a total of 895 cells.

yosys> opt_muxtree

3.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.56. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.57. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 196 unused cells and 2253 unused wires.
<suppressed ~198 debug messages>

yosys> opt_expr

3.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~23 debug messages>

yosys> opt_muxtree

3.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.63. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.64. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 2

yosys> opt -nodffe -fast -full -nosdff

3.67. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.67.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~454 debug messages>

yosys> opt_merge

3.67.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_dff -nodffe -nosdff

3.67.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13235 ($_DFFE_PP_) from module usbuart.

yosys> opt_clean

3.67.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 11 unused cells and 54 unused wires.
<suppressed ~12 debug messages>

3.67.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.67.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~65 debug messages>

yosys> opt_merge

3.67.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -nodffe -nosdff

3.67.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.67.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

3.67.10. Finished fast OPT passes.

yosys> techmap -map +/techmap.v

3.68. Executing TECHMAP pass (map to technology primitives).

3.68.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.68.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -nodffe -sat -nosdff

3.69. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.69.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_merge -nomux

3.69.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.69.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.69.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.69.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -sat -nosdff

3.69.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.69.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.69.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

3.69.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.70. Executing ABC pass (technology mapping using ABC).

3.70.1. Summary of detected clock domains:
  20 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8128, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8135, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8121, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7949, arst={ }, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7952, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=\u_reg.u_intr_state_tx_watermark.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8104, arst=!\rst_ni, srst={ }
  378 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  61 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\u_reg.u_intr_state_tx_overflow.wr_en, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_watermark.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_timeout.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_parity_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_overflow.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_frame_err.wr_en, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.u_intr_state_rx_break_err.wr_en, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  282 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7857, arst={ }, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7868, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=!\usbuart_core.rxres_cnt [2], arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8015, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8012, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8005, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  54 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8002, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7999, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7994, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  105 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7988, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8052, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8042, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  29 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8039, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  65 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8033, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8030, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  46 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8025, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=!$auto$simplemap.cc:257:simplemap_eqne$14140, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8021, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8018, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  163 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8073, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8069, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_rx.rx_data_buffer_q [0], arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  54 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8064, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  31 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8077, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7923, arst={ }, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7931, arst={ }, srst={ }
  29 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7957, arst={ }, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  33 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7965, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  127 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7928, arst={ }, srst={ }
  3 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7975, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  50 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7862, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7865, arst={ }, srst={ }
  36 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.tx_read, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7892, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7895, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  137 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7898, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst={ }
  26 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7902, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  65 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7907, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7916, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  43 cells in clk=\clk_i, en=\usbuart_core.usbuart_txfifo.fifo_incr_wptr, arst=!\usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  127 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8085, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  64 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.sof_valid, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  45 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_rxfifo.fifo_incr_wptr, arst=!\usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  35 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_txfifo.fifo_incr_rptr, arst=!\usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  38 cells in clk=\clk_usb_48mhz_i, en=\usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  825 cells in clk=\clk_usb_48mhz_i, en={ }, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!\usbuart_core.txres_cnt [2], arst=!\rst_ni, srst={ }
  230 cells in clk=\clk_i, en=\usbuart_core.usbuart_rxfifo.fifo_incr_rptr, arst=!\usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8061, arst=!\usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7937, arst={ }, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7886, arst={ }, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7883, arst={ }, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7874, arst={ }, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7871, arst={ }, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7940, arst={ }, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7934, arst={ }, srst={ }
  1783 cells in clk=\clk_usb_48mhz_i, en={ }, arst={ }, srst={ }

3.70.2. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8128, asynchronously reset by !\rst_ni
Extracted 20 gates and 26 wires to a netlist network with 5 inputs and 3 outputs.

3.70.2.1. Executing ABC.

3.70.3. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8135, asynchronously reset by !\rst_ni
Extracted 62 gates and 70 wires to a netlist network with 6 inputs and 6 outputs.

3.70.3.1. Executing ABC.

3.70.4. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8121, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 4 outputs.

3.70.4.1. Executing ABC.

3.70.5. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7949
Extracted 21 gates and 32 wires to a netlist network with 11 inputs and 13 outputs.

3.70.5.1. Executing ABC.

3.70.6. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7952
Extracted 20 gates and 31 wires to a netlist network with 11 inputs and 7 outputs.

3.70.6.1. Executing ABC.

3.70.7. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_tx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 19 gates and 29 wires to a netlist network with 9 inputs and 2 outputs.

3.70.7.1. Executing ABC.

3.70.8. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8104, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.70.8.1. Executing ABC.

3.70.9. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 378 gates and 484 wires to a netlist network with 104 inputs and 54 outputs.

3.70.9.1. Executing ABC.

3.70.10. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 61 gates and 86 wires to a netlist network with 24 inputs and 30 outputs.

3.70.10.1. Executing ABC.

3.70.11. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_tx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.70.11.1. Executing ABC.

3.70.12. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 19 gates and 29 wires to a netlist network with 9 inputs and 2 outputs.

3.70.12.1. Executing ABC.

3.70.13. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_timeout.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.70.13.1. Executing ABC.

3.70.14. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_parity_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.70.14.1. Executing ABC.

3.70.15. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.70.15.1. Executing ABC.

3.70.16. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_frame_err.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 4 outputs.

3.70.16.1. Executing ABC.

3.70.17. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_intr_state_rx_break_err.wr_en, asynchronously reset by !\rst_ni
Extracted 11 gates and 22 wires to a netlist network with 10 inputs and 6 outputs.

3.70.17.1. Executing ABC.

3.70.18. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.70.18.1. Executing ABC.

3.70.19. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7857
Extracted 282 gates and 523 wires to a netlist network with 241 inputs and 220 outputs.

3.70.19.1. Executing ABC.

3.70.20. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7868
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 9 outputs.

3.70.20.1. Executing ABC.

3.70.21. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$22140$lo00, asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.70.21.1. Executing ABC.

3.70.22. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8015, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 35 wires to a netlist network with 4 inputs and 14 outputs.

3.70.22.1. Executing ABC.

3.70.23. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8012, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 19 wires to a netlist network with 4 inputs and 2 outputs.

3.70.23.1. Executing ABC.

3.70.24. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8005, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 20 wires to a netlist network with 3 inputs and 6 outputs.

3.70.24.1. Executing ABC.

3.70.25. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8002, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 54 gates and 60 wires to a netlist network with 5 inputs and 17 outputs.

3.70.25.1. Executing ABC.

3.70.26. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7999, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs.

3.70.26.1. Executing ABC.

3.70.27. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7994, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 6 outputs.

3.70.27.1. Executing ABC.

3.70.28. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 5 outputs.

3.70.28.1. Executing ABC.

3.70.29. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 20 wires to a netlist network with 6 inputs and 9 outputs.

3.70.29.1. Executing ABC.

3.70.30. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7988, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 105 gates and 184 wires to a netlist network with 77 inputs and 25 outputs.

3.70.30.1. Executing ABC.

3.70.31. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8052, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 7 outputs.

3.70.31.1. Executing ABC.

3.70.32. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8042, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 20 wires to a netlist network with 7 inputs and 4 outputs.

3.70.32.1. Executing ABC.

3.70.33. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8039, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 29 gates and 37 wires to a netlist network with 7 inputs and 9 outputs.

3.70.33.1. Executing ABC.

3.70.34. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8033, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 65 gates and 69 wires to a netlist network with 3 inputs and 11 outputs.

3.70.34.1. Executing ABC.

3.70.35. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8030, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 18 gates and 28 wires to a netlist network with 9 inputs and 6 outputs.

3.70.35.1. Executing ABC.

3.70.36. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22794$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 49 wires to a netlist network with 18 inputs and 20 outputs.

3.70.36.1. Executing ABC.

3.70.37. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8025, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 46 gates and 57 wires to a netlist network with 10 inputs and 18 outputs.

3.70.37.1. Executing ABC.

3.70.38. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by !$auto$simplemap.cc:257:simplemap_eqne$14140, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 32 wires to a netlist network with 2 inputs and 9 outputs.

3.70.38.1. Executing ABC.

3.70.39. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8021, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 15 wires to a netlist network with 1 inputs and 6 outputs.

3.70.39.1. Executing ABC.

3.70.40. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8018, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 30 gates and 40 wires to a netlist network with 9 inputs and 16 outputs.

3.70.40.1. Executing ABC.

3.70.41. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8073, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 163 gates and 314 wires to a netlist network with 151 inputs and 16 outputs.

3.70.41.1. Executing ABC.

3.70.42. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8069, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 5 outputs.

3.70.42.1. Executing ABC.

3.70.43. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23347$lo0, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.70.43.1. Executing ABC.

3.70.44. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8064, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 54 gates and 60 wires to a netlist network with 5 inputs and 30 outputs.

3.70.44.1. Executing ABC.

3.70.45. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8077, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 31 gates and 53 wires to a netlist network with 22 inputs and 4 outputs.

3.70.45.1. Executing ABC.

3.70.46. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 13 gates and 27 wires to a netlist network with 12 inputs and 9 outputs.

3.70.46.1. Executing ABC.

3.70.47. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7923
Extracted 20 gates and 33 wires to a netlist network with 12 inputs and 7 outputs.

3.70.47.1. Executing ABC.

3.70.48. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7931
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 4 outputs.

3.70.48.1. Executing ABC.

3.70.49. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7957
Extracted 29 gates and 46 wires to a netlist network with 16 inputs and 10 outputs.

3.70.49.1. Executing ABC.

3.70.50. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 12 gates and 24 wires to a netlist network with 11 inputs and 6 outputs.

3.70.50.1. Executing ABC.

3.70.51. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7965, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 33 gates and 53 wires to a netlist network with 19 inputs and 22 outputs.

3.70.51.1. Executing ABC.

3.70.52. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7928
Extracted 127 gates and 146 wires to a netlist network with 18 inputs and 42 outputs.

3.70.52.1. Executing ABC.

3.70.53. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7975, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 3 outputs.

3.70.53.1. Executing ABC.

3.70.54. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7862, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 50 gates and 74 wires to a netlist network with 24 inputs and 12 outputs.

3.70.54.1. Executing ABC.

3.70.55. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7865
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 4 outputs.

3.70.55.1. Executing ABC.

3.70.56. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.tx_read, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 36 gates and 37 wires to a netlist network with 1 inputs and 24 outputs.

3.70.56.1. Executing ABC.

3.70.57. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7892, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 17 gates and 31 wires to a netlist network with 12 inputs and 8 outputs.

3.70.57.1. Executing ABC.

3.70.58. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7895, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 20 gates and 36 wires to a netlist network with 16 inputs and 11 outputs.

3.70.58.1. Executing ABC.

3.70.59. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7898, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 137 gates and 282 wires to a netlist network with 145 inputs and 31 outputs.

3.70.59.1. Executing ABC.

3.70.60. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062
Extracted 28 gates and 37 wires to a netlist network with 9 inputs and 13 outputs.

3.70.60.1. Executing ABC.

3.70.61. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7902, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 26 gates and 41 wires to a netlist network with 14 inputs and 10 outputs.

3.70.61.1. Executing ABC.

3.70.62. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7907, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 65 gates and 98 wires to a netlist network with 31 inputs and 43 outputs.

3.70.62.1. Executing ABC.

3.70.63. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7916, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.70.63.1. Executing ABC.

3.70.64. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22140$usbuart_core.usbuart_txfifo.fifo_incr_wptr, asynchronously reset by !$abc$22140$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 43 gates and 44 wires to a netlist network with 0 inputs and 7 outputs.

3.70.64.1. Executing ABC.

3.70.65. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8085, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 127 gates and 132 wires to a netlist network with 4 inputs and 25 outputs.

3.70.65.1. Executing ABC.

3.70.66. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.sof_valid, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 64 gates and 112 wires to a netlist network with 48 inputs and 23 outputs.

3.70.66.1. Executing ABC.

3.70.67. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_rxfifo.fifo_incr_wptr, asynchronously reset by !$abc$22140$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 45 gates and 45 wires to a netlist network with 0 inputs and 17 outputs.

3.70.67.1. Executing ABC.

3.70.68. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_txfifo.fifo_incr_rptr, asynchronously reset by !$abc$22140$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 35 gates and 35 wires to a netlist network with 0 inputs and 3 outputs.

3.70.68.1. Executing ABC.

3.70.69. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by \usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 38 gates and 68 wires to a netlist network with 30 inputs and 10 outputs.

3.70.69.1. Executing ABC.

3.70.70. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, asynchronously reset by !\usbuart_core.usbuart_usbif.rst_ni
Extracted 825 gates and 1011 wires to a netlist network with 184 inputs and 135 outputs.

3.70.70.1. Executing ABC.

3.70.71. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$22140$lo01, asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.70.71.1. Executing ABC.

3.70.72. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \usbuart_core.usbuart_rxfifo.fifo_incr_rptr, asynchronously reset by !$abc$22140$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 230 gates and 427 wires to a netlist network with 197 inputs and 21 outputs.

3.70.72.1. Executing ABC.

3.70.73. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8061, asynchronously reset by !$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 12 gates and 18 wires to a netlist network with 6 inputs and 5 outputs.

3.70.73.1. Executing ABC.

3.70.74. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7937
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.70.74.1. Executing ABC.

3.70.75. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7886
Extracted 18 gates and 29 wires to a netlist network with 11 inputs and 9 outputs.

3.70.75.1. Executing ABC.

3.70.76. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7883
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 10 outputs.

3.70.76.1. Executing ABC.

3.70.77. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7874
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.70.77.1. Executing ABC.

3.70.78. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7871
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 11 outputs.

3.70.78.1. Executing ABC.

3.70.79. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7940
Extracted 18 gates and 28 wires to a netlist network with 10 inputs and 7 outputs.

3.70.79.1. Executing ABC.

3.70.80. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7934
Extracted 20 gates and 31 wires to a netlist network with 11 inputs and 8 outputs.

3.70.80.1. Executing ABC.

3.70.81. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i
Extracted 1783 gates and 2050 wires to a netlist network with 266 inputs and 544 outputs.

3.70.81.1. Executing ABC.

yosys> abc -dff

3.71. Executing ABC pass (technology mapping using ABC).

3.71.1. Summary of detected clock domains:
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$23097$auto$opt_dff.cc:194:make_patterns_logic$8042, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  32 cells in clk=\clk_usb_48mhz_i, en=$abc$24385$auto$opt_dff.cc:194:make_patterns_logic$7902, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$23840$auto$opt_dff.cc:219:make_patterns_logic$7931, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=!$abc$22140$lo01, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$abc$23689$auto$opt_dff.cc:194:make_patterns_logic$8069, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$23778$auto$opt_dff.cc:194:make_patterns_logic$8077, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$24117$auto$opt_dff.cc:219:make_patterns_logic$7865, arst={ }, srst={ }
  46 cells in clk=\clk_usb_48mhz_i, en=$abc$23898$auto$opt_dff.cc:219:make_patterns_logic$7965, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$23886$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!$abc$22140$lo00, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$22252$u_reg.u_intr_state_rx_frame_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$22242$u_reg.u_intr_state_rx_parity_err.wr_en, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$22272$u_reg.intg_err, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$abc$25921$auto$opt_dff.cc:219:make_patterns_logic$8061, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$22260$u_reg.u_intr_state_rx_break_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$22247$u_reg.u_intr_state_rx_overflow.wr_en, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$22237$u_reg.u_intr_state_rx_timeout.wr_en, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$22226$u_reg.u_intr_state_rx_watermark.wr_en, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$22220$u_reg.u_intr_state_tx_overflow.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$21782$auto$opt_dff.cc:194:make_patterns_logic$8104, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$21771$u_reg.u_intr_state_tx_watermark.wr_en, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_usb_48mhz_i, en=$abc$21720$auto$opt_dff.cc:219:make_patterns_logic$7949, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$21697$auto$opt_dff.cc:219:make_patterns_logic$8121, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$21640$auto$opt_dff.cc:219:make_patterns_logic$8128, arst=!\rst_ni, srst={ }
  475 cells in clk=\clk_i, en=$abc$21789$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  315 cells in clk=\clk_usb_48mhz_i, en=$abc$23347$lo0, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  29 cells in clk=\clk_usb_48mhz_i, en=$abc$23107$auto$opt_dff.cc:194:make_patterns_logic$8039, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$22794$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  27 cells in clk=\clk_usb_48mhz_i, en=$abc$23347$auto$opt_dff.cc:194:make_patterns_logic$8018, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$23333$auto$opt_dff.cc:194:make_patterns_logic$8021, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$abc$22768$auto$opt_dff.cc:219:make_patterns_logic$7868, arst={ }, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$abc$22949$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_usb_48mhz_i, en=$abc$22940$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  113 cells in clk=\clk_usb_48mhz_i, en=$abc$22967$auto$opt_dff.cc:219:make_patterns_logic$7988, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  2 cells in clk=\clk_usb_48mhz_i, en=$abc$22930$auto$opt_dff.cc:219:make_patterns_logic$7994, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$22922$auto$opt_dff.cc:219:make_patterns_logic$7999, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$23853$auto$opt_dff.cc:219:make_patterns_logic$7957, arst={ }, srst={ }
  30 cells in clk=\clk_usb_48mhz_i, en=$abc$24354$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$22850$auto$opt_dff.cc:194:make_patterns_logic$8005, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$22835$auto$opt_dff.cc:219:make_patterns_logic$8012, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$25954$auto$opt_dff.cc:219:make_patterns_logic$7886, arst={ }, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$25931$auto$opt_dff.cc:219:make_patterns_logic$7937, arst={ }, srst={ }
  21 cells in clk=\clk_usb_48mhz_i, en=$abc$26031$auto$opt_dff.cc:219:make_patterns_logic$7871, arst={ }, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$26005$auto$opt_dff.cc:219:make_patterns_logic$7874, arst={ }, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$25978$auto$opt_dff.cc:219:make_patterns_logic$7883, arst={ }, srst={ }
  41 cells in clk=\clk_usb_48mhz_i, en=$abc$23727$auto$opt_dff.cc:194:make_patterns_logic$8064, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$21750$auto$opt_dff.cc:219:make_patterns_logic$7952, arst={ }, srst={ }
  319 cells in clk=\clk_usb_48mhz_i, en=$abc$22499$auto$opt_dff.cc:219:make_patterns_logic$7857, arst={ }, srst={ }
  33 cells in clk=\clk_usb_48mhz_i, en=$abc$24822$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, arst=!$abc$22140$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  62 cells in clk=\clk_usb_48mhz_i, en=$abc$24779$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  60 cells in clk=\clk_usb_48mhz_i, en=$abc$23135$auto$opt_dff.cc:194:make_patterns_logic$8033, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  54 cells in clk=\clk_usb_48mhz_i, en=$abc$22867$auto$opt_dff.cc:194:make_patterns_logic$8002, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  27 cells in clk=\clk_usb_48mhz_i, en=$abc$22794$auto$opt_dff.cc:194:make_patterns_logic$8015, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  24 cells in clk=\clk_usb_48mhz_i, en=!$abc$24822$auto$simplemap.cc:257:simplemap_eqne$14140, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  242 cells in clk=\clk_usb_48mhz_i, en=$abc$23386$auto$opt_dff.cc:194:make_patterns_logic$8073, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  41 cells in clk=\clk_usb_48mhz_i, en=$abc$23259$auto$opt_dff.cc:194:make_patterns_logic$8025, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$23197$auto$opt_dff.cc:194:make_patterns_logic$8030, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  10 cells in clk=\clk_usb_48mhz_i, en=$abc$23084$auto$opt_dff.cc:219:make_patterns_logic$8052, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  673 cells in clk=\clk_usb_48mhz_i, en={ }, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  263 cells in clk=\clk_usb_48mhz_i, en=$abc$24210$auto$opt_dff.cc:194:make_patterns_logic$7898, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=$abc$24494$auto$opt_dff.cc:219:make_patterns_logic$7916, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  59 cells in clk=\clk_usb_48mhz_i, en=$abc$24411$auto$opt_dff.cc:219:make_patterns_logic$7907, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  77 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$24189$auto$opt_dff.cc:194:make_patterns_logic$7895, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$abc$23824$auto$opt_dff.cc:219:make_patterns_logic$7923, arst={ }, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$23808$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$24171$auto$opt_dff.cc:219:make_patterns_logic$7892, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  108 cells in clk=\clk_usb_48mhz_i, en=$abc$23949$auto$opt_dff.cc:219:make_patterns_logic$7928, arst={ }, srst={ }
  38 cells in clk=\clk_usb_48mhz_i, en=$abc$24822$lo14, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  35 cells in clk=\clk_usb_48mhz_i, en=$abc$24067$auto$opt_dff.cc:219:make_patterns_logic$7862, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  4 cells in clk=\clk_usb_48mhz_i, en=$abc$24061$auto$opt_dff.cc:219:make_patterns_logic$7975, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  53 cells in clk=\clk_usb_48mhz_i, en=$abc$24658$usbuart_core.usbuart_usbif.sof_valid, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  127 cells in clk=\clk_usb_48mhz_i, en=$abc$24531$auto$opt_dff.cc:219:make_patterns_logic$8085, arst=!$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$abc$24822$usbuart_core.usbuart_txfifo.fifo_incr_rptr, arst=!$abc$22140$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$22140$usbuart_core.usbuart_txfifo.fifo_incr_wptr, arst=!$abc$22140$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  198 cells in clk=\clk_i, en=$abc$25494$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, arst=!$abc$22140$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  37 cells in clk=\clk_i, en=$abc$21655$auto$opt_dff.cc:219:make_patterns_logic$8135, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$26059$auto$opt_dff.cc:219:make_patterns_logic$7940, arst={ }, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$26079$auto$opt_dff.cc:219:make_patterns_logic$7934, arst={ }, srst={ }
  640 cells in clk=\clk_usb_48mhz_i, en={ }, arst={ }, srst={ }

3.71.2. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23097$auto$opt_dff.cc:194:make_patterns_logic$8042, asynchronously reset by !$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 4 outputs.

3.71.2.1. Executing ABC.

3.71.3. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24385$auto$opt_dff.cc:194:make_patterns_logic$7902, asynchronously reset by !$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 32 gates and 59 wires to a netlist network with 26 inputs and 16 outputs.

3.71.3.1. Executing ABC.

3.71.4. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23840$auto$opt_dff.cc:219:make_patterns_logic$7931
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.71.4.1. Executing ABC.

3.71.5. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$22140$lo01, asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.71.5.1. Executing ABC.

3.71.6. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23689$auto$opt_dff.cc:194:make_patterns_logic$8069, asynchronously reset by !$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.71.6.1. Executing ABC.

3.71.7. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23778$auto$opt_dff.cc:194:make_patterns_logic$8077, asynchronously reset by !$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 3 outputs.

3.71.7.1. Executing ABC.

3.71.8. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24117$auto$opt_dff.cc:219:make_patterns_logic$7865
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 5 outputs.

3.71.8.1. Executing ABC.

3.71.9. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23898$auto$opt_dff.cc:219:make_patterns_logic$7965, asynchronously reset by !$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 46 gates and 77 wires to a netlist network with 31 inputs and 24 outputs.

3.71.9.1. Executing ABC.

3.71.10. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23886$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.71.10.1. Executing ABC.

3.71.11. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$22140$lo00, asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.71.11.1. Executing ABC.

3.71.12. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22252$u_reg.u_intr_state_rx_frame_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.71.12.1. Executing ABC.

3.71.13. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22242$u_reg.u_intr_state_rx_parity_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.71.13.1. Executing ABC.

3.71.14. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22272$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.71.14.1. Executing ABC.

3.71.15. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25921$auto$opt_dff.cc:219:make_patterns_logic$8061, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.71.15.1. Executing ABC.

3.71.16. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22260$u_reg.u_intr_state_rx_break_err.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.71.16.1. Executing ABC.

3.71.17. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22247$u_reg.u_intr_state_rx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.71.17.1. Executing ABC.

3.71.18. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22237$u_reg.u_intr_state_rx_timeout.wr_en, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.71.18.1. Executing ABC.

3.71.19. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22226$u_reg.u_intr_state_rx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 2 outputs.

3.71.19.1. Executing ABC.

3.71.20. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22220$u_reg.u_intr_state_tx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.71.20.1. Executing ABC.

3.71.21. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21782$auto$opt_dff.cc:194:make_patterns_logic$8104, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.71.21.1. Executing ABC.

3.71.22. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21771$u_reg.u_intr_state_tx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.71.22.1. Executing ABC.

3.71.23. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$21720$auto$opt_dff.cc:219:make_patterns_logic$7949
Extracted 22 gates and 33 wires to a netlist network with 11 inputs and 14 outputs.

3.71.23.1. Executing ABC.

3.71.24. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21697$auto$opt_dff.cc:219:make_patterns_logic$8121, asynchronously reset by !\rst_ni
Extracted 16 gates and 20 wires to a netlist network with 4 inputs and 7 outputs.

3.71.24.1. Executing ABC.

3.71.25. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21640$auto$opt_dff.cc:219:make_patterns_logic$8128, asynchronously reset by !\rst_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

3.71.25.1. Executing ABC.

3.71.26. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21789$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 475 gates and 715 wires to a netlist network with 240 inputs and 54 outputs.

3.71.26.1. Executing ABC.

3.71.27. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23347$lo0, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 315 gates and 595 wires to a netlist network with 280 inputs and 273 outputs.

3.71.27.1. Executing ABC.

3.71.28. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23107$auto$opt_dff.cc:194:make_patterns_logic$8039, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 29 gates and 36 wires to a netlist network with 7 inputs and 11 outputs.

3.71.28.1. Executing ABC.

3.71.29. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22794$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 14 outputs.

3.71.29.1. Executing ABC.

3.71.30. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23347$auto$opt_dff.cc:194:make_patterns_logic$8018, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 27 gates and 36 wires to a netlist network with 9 inputs and 15 outputs.

3.71.30.1. Executing ABC.

3.71.31. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23333$auto$opt_dff.cc:194:make_patterns_logic$8021, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 11 gates and 13 wires to a netlist network with 2 inputs and 7 outputs.

3.71.31.1. Executing ABC.

3.71.32. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22768$auto$opt_dff.cc:219:make_patterns_logic$7868
Extracted 17 gates and 25 wires to a netlist network with 8 inputs and 8 outputs.

3.71.32.1. Executing ABC.

3.71.33. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22949$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 20 gates and 30 wires to a netlist network with 10 inputs and 9 outputs.

3.71.33.1. Executing ABC.

3.71.34. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22940$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

3.71.34.1. Executing ABC.

3.71.35. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22967$auto$opt_dff.cc:219:make_patterns_logic$7988, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 113 gates and 194 wires to a netlist network with 81 inputs and 33 outputs.

3.71.35.1. Executing ABC.

3.71.36. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22930$auto$opt_dff.cc:219:make_patterns_logic$7994, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs.

3.71.36.1. Executing ABC.

3.71.37. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22922$auto$opt_dff.cc:219:make_patterns_logic$7999, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 3 outputs.

3.71.37.1. Executing ABC.

3.71.38. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23853$auto$opt_dff.cc:219:make_patterns_logic$7957
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 8 outputs.

3.71.38.1. Executing ABC.

3.71.39. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24354$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062
Extracted 30 gates and 39 wires to a netlist network with 9 inputs and 12 outputs.

3.71.39.1. Executing ABC.

3.71.40. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22850$auto$opt_dff.cc:194:make_patterns_logic$8005, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 19 wires to a netlist network with 3 inputs and 7 outputs.

3.71.40.1. Executing ABC.

3.71.41. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22835$auto$opt_dff.cc:219:make_patterns_logic$8012, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 2 outputs.

3.71.41.1. Executing ABC.

3.71.42. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25954$auto$opt_dff.cc:219:make_patterns_logic$7886
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 8 outputs.

3.71.42.1. Executing ABC.

3.71.43. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25931$auto$opt_dff.cc:219:make_patterns_logic$7937
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 9 outputs.

3.71.43.1. Executing ABC.

3.71.44. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26031$auto$opt_dff.cc:219:make_patterns_logic$7871
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 14 outputs.

3.71.44.1. Executing ABC.

3.71.45. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26005$auto$opt_dff.cc:219:make_patterns_logic$7874
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 12 outputs.

3.71.45.1. Executing ABC.

3.71.46. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$25978$auto$opt_dff.cc:219:make_patterns_logic$7883
Extracted 18 gates and 29 wires to a netlist network with 11 inputs and 10 outputs.

3.71.46.1. Executing ABC.

3.71.47. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23727$auto$opt_dff.cc:194:make_patterns_logic$8064, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 41 gates and 45 wires to a netlist network with 4 inputs and 25 outputs.

3.71.47.1. Executing ABC.

3.71.48. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$21750$auto$opt_dff.cc:219:make_patterns_logic$7952
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 5 outputs.

3.71.48.1. Executing ABC.

3.71.49. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22499$auto$opt_dff.cc:219:make_patterns_logic$7857
Extracted 319 gates and 611 wires to a netlist network with 292 inputs and 258 outputs.

3.71.49.1. Executing ABC.

3.71.50. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24822$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, asynchronously reset by !$abc$22140$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 33 gates and 33 wires to a netlist network with 0 inputs and 17 outputs.

3.71.50.1. Executing ABC.

3.71.51. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24779$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 62 gates and 105 wires to a netlist network with 42 inputs and 19 outputs.

3.71.51.1. Executing ABC.

3.71.52. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23135$auto$opt_dff.cc:194:make_patterns_logic$8033, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 12 outputs.

3.71.52.1. Executing ABC.

3.71.53. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22867$auto$opt_dff.cc:194:make_patterns_logic$8002, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 54 gates and 59 wires to a netlist network with 5 inputs and 17 outputs.

3.71.53.1. Executing ABC.

3.71.54. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$22794$auto$opt_dff.cc:194:make_patterns_logic$8015, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 27 gates and 31 wires to a netlist network with 4 inputs and 13 outputs.

3.71.54.1. Executing ABC.

3.71.55. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by !$abc$24822$auto$simplemap.cc:257:simplemap_eqne$14140, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 24 gates and 29 wires to a netlist network with 5 inputs and 11 outputs.

3.71.55.1. Executing ABC.

3.71.56. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23386$auto$opt_dff.cc:194:make_patterns_logic$8073, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 242 gates and 247 wires to a netlist network with 4 inputs and 41 outputs.

3.71.56.1. Executing ABC.

3.71.57. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23259$auto$opt_dff.cc:194:make_patterns_logic$8025, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 41 gates and 51 wires to a netlist network with 10 inputs and 18 outputs.

3.71.57.1. Executing ABC.

3.71.58. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23197$auto$opt_dff.cc:194:make_patterns_logic$8030, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 21 wires to a netlist network with 6 inputs and 5 outputs.

3.71.58.1. Executing ABC.

3.71.59. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23084$auto$opt_dff.cc:219:make_patterns_logic$8052, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 4 outputs.

3.71.59.1. Executing ABC.

3.71.60. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 673 gates and 883 wires to a netlist network with 209 inputs and 131 outputs.

3.71.60.1. Executing ABC.

3.71.61. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24210$auto$opt_dff.cc:194:make_patterns_logic$7898, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 263 gates and 526 wires to a netlist network with 263 inputs and 23 outputs.

3.71.61.1. Executing ABC.

3.71.62. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24494$auto$opt_dff.cc:219:make_patterns_logic$7916, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

3.71.62.1. Executing ABC.

3.71.63. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24411$auto$opt_dff.cc:219:make_patterns_logic$7907, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 59 gates and 89 wires to a netlist network with 30 inputs and 40 outputs.

3.71.63.1. Executing ABC.

3.71.64. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 77 gates and 108 wires to a netlist network with 31 inputs and 22 outputs.

3.71.64.1. Executing ABC.

3.71.65. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24189$auto$opt_dff.cc:194:make_patterns_logic$7895, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 30 wires to a netlist network with 14 inputs and 6 outputs.

3.71.65.1. Executing ABC.

3.71.66. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23824$auto$opt_dff.cc:219:make_patterns_logic$7923
Extracted 17 gates and 29 wires to a netlist network with 12 inputs and 8 outputs.

3.71.66.1. Executing ABC.

3.71.67. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30465$abc$23808$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 11 outputs.

3.71.67.1. Executing ABC.

3.71.68. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24171$auto$opt_dff.cc:219:make_patterns_logic$7892, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 8 outputs.

3.71.68.1. Executing ABC.

3.71.69. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$23949$auto$opt_dff.cc:219:make_patterns_logic$7928
Extracted 108 gates and 123 wires to a netlist network with 15 inputs and 40 outputs.

3.71.69.1. Executing ABC.

3.71.70. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30465$lo57, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 38 gates and 41 wires to a netlist network with 3 inputs and 9 outputs.

3.71.70.1. Executing ABC.

3.71.71. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24067$auto$opt_dff.cc:219:make_patterns_logic$7862, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 35 gates and 59 wires to a netlist network with 24 inputs and 17 outputs.

3.71.71.1. Executing ABC.

3.71.72. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24061$auto$opt_dff.cc:219:make_patterns_logic$7975, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 4 outputs.

3.71.72.1. Executing ABC.

3.71.73. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24658$usbuart_core.usbuart_usbif.sof_valid, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 53 gates and 99 wires to a netlist network with 46 inputs and 22 outputs.

3.71.73.1. Executing ABC.

3.71.74. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24531$auto$opt_dff.cc:219:make_patterns_logic$8085, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 127 gates and 130 wires to a netlist network with 3 inputs and 25 outputs.

3.71.74.1. Executing ABC.

3.71.75. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$24822$usbuart_core.usbuart_txfifo.fifo_incr_rptr, asynchronously reset by !$abc$22140$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 20 gates and 22 wires to a netlist network with 2 inputs and 4 outputs.

3.71.75.1. Executing ABC.

3.71.76. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22140$usbuart_core.usbuart_txfifo.fifo_incr_wptr, asynchronously reset by !$abc$22140$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 27 gates and 35 wires to a netlist network with 8 inputs and 14 outputs.

3.71.76.1. Executing ABC.

3.71.77. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25494$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, asynchronously reset by !$abc$22140$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 198 gates and 379 wires to a netlist network with 181 inputs and 75 outputs.

3.71.77.1. Executing ABC.

3.71.78. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21655$auto$opt_dff.cc:219:make_patterns_logic$8135, asynchronously reset by !\rst_ni
Extracted 37 gates and 45 wires to a netlist network with 7 inputs and 9 outputs.

3.71.78.1. Executing ABC.

3.71.79. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26059$auto$opt_dff.cc:219:make_patterns_logic$7940
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 6 outputs.

3.71.79.1. Executing ABC.

3.71.80. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$26079$auto$opt_dff.cc:219:make_patterns_logic$7934
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 7 outputs.

3.71.80.1. Executing ABC.

3.71.81. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i
Extracted 640 gates and 1156 wires to a netlist network with 516 inputs and 640 outputs.

3.71.81.1. Executing ABC.

yosys> abc -dff

3.72. Executing ABC pass (technology mapping using ABC).

3.72.1. Summary of detected clock domains:
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$27720$abc$23097$auto$opt_dff.cc:194:make_patterns_logic$8042, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$27761$abc$23840$auto$opt_dff.cc:219:make_patterns_logic$7931, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=!$abc$31754$lo14, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$abc$27778$abc$23689$auto$opt_dff.cc:194:make_patterns_logic$8069, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$27785$abc$23778$auto$opt_dff.cc:194:make_patterns_logic$8077, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$27814$abc$24117$auto$opt_dff.cc:219:make_patterns_logic$7865, arst={ }, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$abc$27879$abc$23886$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$27896$abc$22252$u_reg.u_intr_state_rx_frame_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$27901$abc$22242$u_reg.u_intr_state_rx_parity_err.wr_en, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$27906$abc$22272$u_reg.intg_err, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$28132$abc$25921$auto$opt_dff.cc:219:make_patterns_logic$8061, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$28141$abc$22260$u_reg.u_intr_state_rx_break_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$28150$abc$22247$u_reg.u_intr_state_rx_overflow.wr_en, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$28155$abc$22237$u_reg.u_intr_state_rx_timeout.wr_en, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$28163$abc$22226$u_reg.u_intr_state_rx_watermark.wr_en, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$28173$abc$22220$u_reg.u_intr_state_tx_overflow.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$28179$abc$21782$auto$opt_dff.cc:194:make_patterns_logic$8104, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$28186$abc$21771$u_reg.u_intr_state_tx_watermark.wr_en, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_usb_48mhz_i, en=$abc$28197$abc$21720$auto$opt_dff.cc:219:make_patterns_logic$7949, arst={ }, srst={ }
  14 cells in clk=\clk_i, en=$abc$28228$abc$21697$auto$opt_dff.cc:219:make_patterns_logic$8121, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$28246$abc$21640$auto$opt_dff.cc:219:make_patterns_logic$8128, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$32715$abc$26079$auto$opt_dff.cc:219:make_patterns_logic$7934, arst={ }, srst={ }
  318 cells in clk=\clk_usb_48mhz_i, en=$abc$29200$lo1, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  31 cells in clk=\clk_usb_48mhz_i, en=$abc$29132$abc$23107$auto$opt_dff.cc:194:make_patterns_logic$8039, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$abc$29162$abc$22794$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$29200$abc$23347$auto$opt_dff.cc:194:make_patterns_logic$8018, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$29237$abc$23333$auto$opt_dff.cc:194:make_patterns_logic$8021, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$29252$abc$22768$auto$opt_dff.cc:219:make_patterns_logic$7868, arst={ }, srst={ }
  5 cells in clk=\clk_usb_48mhz_i, en=$abc$30465$abc$22940$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  103 cells in clk=\clk_usb_48mhz_i, en=$abc$29298$abc$22967$auto$opt_dff.cc:219:make_patterns_logic$7988, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  2 cells in clk=\clk_usb_48mhz_i, en=$abc$30465$abc$22930$auto$opt_dff.cc:219:make_patterns_logic$7994, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  10 cells in clk=\clk_usb_48mhz_i, en=$abc$29450$abc$22922$auto$opt_dff.cc:219:make_patterns_logic$7999, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  23 cells in clk=\clk_usb_48mhz_i, en=$abc$29460$abc$23853$auto$opt_dff.cc:219:make_patterns_logic$7957, arst={ }, srst={ }
  27 cells in clk=\clk_usb_48mhz_i, en=$abc$29488$abc$24354$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$29518$abc$22850$auto$opt_dff.cc:194:make_patterns_logic$8005, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  27 cells in clk=\clk_usb_48mhz_i, en=$abc$29270$abc$22949$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$29536$abc$22835$auto$opt_dff.cc:219:make_patterns_logic$8012, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$29551$abc$25954$auto$opt_dff.cc:219:make_patterns_logic$7886, arst={ }, srst={ }
  8 cells in clk=\clk_usb_48mhz_i, en=$abc$29572$abc$25931$auto$opt_dff.cc:219:make_patterns_logic$7937, arst={ }, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$29597$abc$26031$auto$opt_dff.cc:219:make_patterns_logic$7871, arst={ }, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$29629$abc$26005$auto$opt_dff.cc:219:make_patterns_logic$7874, arst={ }, srst={ }
  41 cells in clk=\clk_usb_48mhz_i, en=$abc$27827$abc$23898$auto$opt_dff.cc:219:make_patterns_logic$7965, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$29658$abc$25978$auto$opt_dff.cc:219:make_patterns_logic$7883, arst={ }, srst={ }
  40 cells in clk=\clk_usb_48mhz_i, en=$abc$29685$abc$23727$auto$opt_dff.cc:194:make_patterns_logic$8064, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  10 cells in clk=\clk_usb_48mhz_i, en=$abc$29730$abc$21750$auto$opt_dff.cc:219:make_patterns_logic$7952, arst={ }, srst={ }
  314 cells in clk=\clk_usb_48mhz_i, en=$abc$29742$abc$22499$auto$opt_dff.cc:219:make_patterns_logic$7857, arst={ }, srst={ }
  35 cells in clk=\clk_usb_48mhz_i, en=$abc$30465$abc$24822$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, arst=!$abc$32358$abc$22140$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  67 cells in clk=\clk_usb_48mhz_i, en=$abc$30093$abc$24779$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  60 cells in clk=\clk_usb_48mhz_i, en=$abc$30147$abc$23135$auto$opt_dff.cc:194:make_patterns_logic$8033, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!$abc$31754$lo02, arst=!\rst_ni, srst={ }
  54 cells in clk=\clk_usb_48mhz_i, en=$abc$30208$abc$22867$auto$opt_dff.cc:194:make_patterns_logic$8002, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$30263$abc$22794$auto$opt_dff.cc:194:make_patterns_logic$8015, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  25 cells in clk=\clk_usb_48mhz_i, en=!$abc$30303$abc$24822$auto$simplemap.cc:257:simplemap_eqne$14140, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  57 cells in clk=\clk_usb_48mhz_i, en=$abc$30337$abc$23386$auto$opt_dff.cc:194:make_patterns_logic$8073, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  41 cells in clk=\clk_usb_48mhz_i, en=$abc$30399$abc$23259$auto$opt_dff.cc:194:make_patterns_logic$8025, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  10 cells in clk=\clk_usb_48mhz_i, en=$abc$30441$abc$23197$auto$opt_dff.cc:194:make_patterns_logic$8030, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$30456$abc$23084$auto$opt_dff.cc:219:make_patterns_logic$8052, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  7 cells in clk=\clk_usb_48mhz_i, en=$abc$31670$abc$24494$auto$opt_dff.cc:219:make_patterns_logic$7916, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  320 cells in clk=\clk_usb_48mhz_i, en=$abc$31128$abc$24210$auto$opt_dff.cc:194:make_patterns_logic$7898, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  652 cells in clk=\clk_usb_48mhz_i, en={ }, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  54 cells in clk=\clk_usb_48mhz_i, en=$abc$31679$abc$24411$auto$opt_dff.cc:219:make_patterns_logic$7907, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  97 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_usb_48mhz_i, en=$abc$31842$abc$24189$auto$opt_dff.cc:194:make_patterns_logic$7895, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$31865$abc$23824$auto$opt_dff.cc:219:make_patterns_logic$7923, arst={ }, srst={ }
  21 cells in clk=\clk_usb_48mhz_i, en=$abc$27730$abc$24385$auto$opt_dff.cc:194:make_patterns_logic$7902, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$30465$abc$23808$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$31898$abc$24171$auto$opt_dff.cc:219:make_patterns_logic$7892, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  109 cells in clk=\clk_usb_48mhz_i, en=$abc$31914$abc$23949$auto$opt_dff.cc:219:make_patterns_logic$7928, arst={ }, srst={ }
  24 cells in clk=\clk_usb_48mhz_i, en=$abc$30465$lo57, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  42 cells in clk=\clk_usb_48mhz_i, en=$abc$32053$abc$24067$auto$opt_dff.cc:219:make_patterns_logic$7862, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  4 cells in clk=\clk_usb_48mhz_i, en=$abc$32105$abc$24061$auto$opt_dff.cc:219:make_patterns_logic$7975, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  51 cells in clk=\clk_usb_48mhz_i, en=$abc$32112$abc$24658$usbuart_core.usbuart_usbif.sof_valid, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  23 cells in clk=\clk_usb_48mhz_i, en=$abc$32306$abc$24822$usbuart_core.usbuart_txfifo.fifo_incr_rptr, arst=!$abc$32327$abc$22140$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$32327$abc$22140$usbuart_core.usbuart_txfifo.fifo_incr_wptr, arst=!$abc$32327$abc$22140$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  80 cells in clk=\clk_i, en=$abc$32358$abc$25494$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, arst=!$abc$32358$abc$22140$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$32661$abc$21655$auto$opt_dff.cc:219:make_patterns_logic$8135, arst=!\rst_ni, srst={ }
  126 cells in clk=\clk_usb_48mhz_i, en=$abc$32179$abc$24531$auto$opt_dff.cc:219:make_patterns_logic$8085, arst=!$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$32698$abc$26059$auto$opt_dff.cc:219:make_patterns_logic$7940, arst={ }, srst={ }
  558 cells in clk=\clk_i, en=$abc$28260$abc$21789$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  986 cells in clk=\clk_usb_48mhz_i, en={ }, arst={ }, srst={ }

3.72.2. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27720$abc$23097$auto$opt_dff.cc:194:make_patterns_logic$8042, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 4 outputs.

3.72.2.1. Executing ABC.

3.72.3. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27761$abc$23840$auto$opt_dff.cc:219:make_patterns_logic$7931
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.72.3.1. Executing ABC.

3.72.4. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$31754$lo14, asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.72.4.1. Executing ABC.

3.72.5. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27778$abc$23689$auto$opt_dff.cc:194:make_patterns_logic$8069, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 5 outputs.

3.72.5.1. Executing ABC.

3.72.6. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27785$abc$23778$auto$opt_dff.cc:194:make_patterns_logic$8077, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 3 outputs.

3.72.6.1. Executing ABC.

3.72.7. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27814$abc$24117$auto$opt_dff.cc:219:make_patterns_logic$7865
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 5 outputs.

3.72.7.1. Executing ABC.

3.72.8. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27879$abc$23886$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.72.8.1. Executing ABC.

3.72.9. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27896$abc$22252$u_reg.u_intr_state_rx_frame_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.72.9.1. Executing ABC.

3.72.10. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27901$abc$22242$u_reg.u_intr_state_rx_parity_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.72.10.1. Executing ABC.

3.72.11. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27906$abc$22272$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.72.11.1. Executing ABC.

3.72.12. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$28132$abc$25921$auto$opt_dff.cc:219:make_patterns_logic$8061, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.72.12.1. Executing ABC.

3.72.13. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28141$abc$22260$u_reg.u_intr_state_rx_break_err.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.72.13.1. Executing ABC.

3.72.14. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28150$abc$22247$u_reg.u_intr_state_rx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.72.14.1. Executing ABC.

3.72.15. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28155$abc$22237$u_reg.u_intr_state_rx_timeout.wr_en, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.72.15.1. Executing ABC.

3.72.16. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28163$abc$22226$u_reg.u_intr_state_rx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 2 outputs.

3.72.16.1. Executing ABC.

3.72.17. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28173$abc$22220$u_reg.u_intr_state_tx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.72.17.1. Executing ABC.

3.72.18. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28179$abc$21782$auto$opt_dff.cc:194:make_patterns_logic$8104, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.72.18.1. Executing ABC.

3.72.19. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28186$abc$21771$u_reg.u_intr_state_tx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.72.19.1. Executing ABC.

3.72.20. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$28197$abc$21720$auto$opt_dff.cc:219:make_patterns_logic$7949
Extracted 21 gates and 32 wires to a netlist network with 11 inputs and 13 outputs.

3.72.20.1. Executing ABC.

3.72.21. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28228$abc$21697$auto$opt_dff.cc:219:make_patterns_logic$8121, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.72.21.1. Executing ABC.

3.72.22. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28246$abc$21640$auto$opt_dff.cc:219:make_patterns_logic$8128, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 5 outputs.

3.72.22.1. Executing ABC.

3.72.23. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$32715$abc$26079$auto$opt_dff.cc:219:make_patterns_logic$7934
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 6 outputs.

3.72.23.1. Executing ABC.

3.72.24. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29200$lo1, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 318 gates and 598 wires to a netlist network with 280 inputs and 276 outputs.

3.72.24.1. Executing ABC.

3.72.25. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29132$abc$23107$auto$opt_dff.cc:194:make_patterns_logic$8039, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 31 gates and 37 wires to a netlist network with 6 inputs and 12 outputs.

3.72.25.1. Executing ABC.

3.72.26. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29162$abc$22794$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 16 outputs.

3.72.26.1. Executing ABC.

3.72.27. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29200$abc$23347$auto$opt_dff.cc:194:make_patterns_logic$8018, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 38 wires to a netlist network with 10 inputs and 13 outputs.

3.72.27.1. Executing ABC.

3.72.28. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29237$abc$23333$auto$opt_dff.cc:194:make_patterns_logic$8021, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 12 gates and 17 wires to a netlist network with 5 inputs and 8 outputs.

3.72.28.1. Executing ABC.

3.72.29. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29252$abc$22768$auto$opt_dff.cc:219:make_patterns_logic$7868
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 9 outputs.

3.72.29.1. Executing ABC.

3.72.30. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30465$abc$22940$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.72.30.1. Executing ABC.

3.72.31. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29298$abc$22967$auto$opt_dff.cc:219:make_patterns_logic$7988, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 103 gates and 167 wires to a netlist network with 64 inputs and 48 outputs.

3.72.31.1. Executing ABC.

3.72.32. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30465$abc$22930$auto$opt_dff.cc:219:make_patterns_logic$7994, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs.

3.72.32.1. Executing ABC.

3.72.33. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29450$abc$22922$auto$opt_dff.cc:219:make_patterns_logic$7999, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 3 outputs.

3.72.33.1. Executing ABC.

3.72.34. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29460$abc$23853$auto$opt_dff.cc:219:make_patterns_logic$7957
Extracted 23 gates and 37 wires to a netlist network with 14 inputs and 9 outputs.

3.72.34.1. Executing ABC.

3.72.35. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29488$abc$24354$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062
Extracted 27 gates and 36 wires to a netlist network with 9 inputs and 14 outputs.

3.72.35.1. Executing ABC.

3.72.36. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29518$abc$22850$auto$opt_dff.cc:194:make_patterns_logic$8005, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 6 outputs.

3.72.36.1. Executing ABC.

3.72.37. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29270$abc$22949$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 27 gates and 42 wires to a netlist network with 15 inputs and 12 outputs.

3.72.37.1. Executing ABC.

3.72.38. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29536$abc$22835$auto$opt_dff.cc:219:make_patterns_logic$8012, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 2 outputs.

3.72.38.1. Executing ABC.

3.72.39. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29551$abc$25954$auto$opt_dff.cc:219:make_patterns_logic$7886
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 8 outputs.

3.72.39.1. Executing ABC.

3.72.40. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29572$abc$25931$auto$opt_dff.cc:219:make_patterns_logic$7937
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.72.40.1. Executing ABC.

3.72.41. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29597$abc$26031$auto$opt_dff.cc:219:make_patterns_logic$7871
Extracted 18 gates and 35 wires to a netlist network with 17 inputs and 15 outputs.

3.72.41.1. Executing ABC.

3.72.42. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29629$abc$26005$auto$opt_dff.cc:219:make_patterns_logic$7874
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 9 outputs.

3.72.42.1. Executing ABC.

3.72.43. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27827$abc$23898$auto$opt_dff.cc:219:make_patterns_logic$7965, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 41 gates and 70 wires to a netlist network with 29 inputs and 23 outputs.

3.72.43.1. Executing ABC.

3.72.44. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29658$abc$25978$auto$opt_dff.cc:219:make_patterns_logic$7883
Extracted 18 gates and 29 wires to a netlist network with 11 inputs and 10 outputs.

3.72.44.1. Executing ABC.

3.72.45. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29685$abc$23727$auto$opt_dff.cc:194:make_patterns_logic$8064, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 40 gates and 47 wires to a netlist network with 7 inputs and 23 outputs.

3.72.45.1. Executing ABC.

3.72.46. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29730$abc$21750$auto$opt_dff.cc:219:make_patterns_logic$7952
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 6 outputs.

3.72.46.1. Executing ABC.

3.72.47. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$29742$abc$22499$auto$opt_dff.cc:219:make_patterns_logic$7857
Extracted 314 gates and 604 wires to a netlist network with 290 inputs and 257 outputs.

3.72.47.1. Executing ABC.

3.72.48. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30465$abc$24822$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, asynchronously reset by !$abc$32358$abc$22140$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 35 gates and 39 wires to a netlist network with 4 inputs and 19 outputs.

3.72.48.1. Executing ABC.

3.72.49. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30093$abc$24779$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 67 gates and 113 wires to a netlist network with 46 inputs and 33 outputs.

3.72.49.1. Executing ABC.

3.72.50. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30147$abc$23135$auto$opt_dff.cc:194:make_patterns_logic$8033, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 12 outputs.

3.72.50.1. Executing ABC.

3.72.51. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$31754$lo02, asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.72.51.1. Executing ABC.

3.72.52. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30208$abc$22867$auto$opt_dff.cc:194:make_patterns_logic$8002, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 54 gates and 58 wires to a netlist network with 4 inputs and 19 outputs.

3.72.52.1. Executing ABC.

3.72.53. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30263$abc$22794$auto$opt_dff.cc:194:make_patterns_logic$8015, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 32 wires to a netlist network with 4 inputs and 14 outputs.

3.72.53.1. Executing ABC.

3.72.54. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by !$abc$30303$abc$24822$auto$simplemap.cc:257:simplemap_eqne$14140, asynchronously reset by !$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 25 gates and 32 wires to a netlist network with 7 inputs and 11 outputs.

3.72.54.1. Executing ABC.

3.72.55. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30337$abc$23386$auto$opt_dff.cc:194:make_patterns_logic$8073, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 57 gates and 60 wires to a netlist network with 3 inputs and 31 outputs.

3.72.55.1. Executing ABC.

3.72.56. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30399$abc$23259$auto$opt_dff.cc:194:make_patterns_logic$8025, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 41 gates and 51 wires to a netlist network with 10 inputs and 18 outputs.

3.72.56.1. Executing ABC.

3.72.57. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30441$abc$23197$auto$opt_dff.cc:194:make_patterns_logic$8030, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 10 gates and 12 wires to a netlist network with 2 inputs and 4 outputs.

3.72.57.1. Executing ABC.

3.72.58. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30456$abc$23084$auto$opt_dff.cc:219:make_patterns_logic$8052, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 4 outputs.

3.72.58.1. Executing ABC.

3.72.59. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$31670$abc$24494$auto$opt_dff.cc:219:make_patterns_logic$7916, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 3 outputs.

3.72.59.1. Executing ABC.

3.72.60. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$31128$abc$24210$auto$opt_dff.cc:194:make_patterns_logic$7898, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 320 gates and 588 wires to a netlist network with 268 inputs and 30 outputs.

3.72.60.1. Executing ABC.

3.72.61. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 652 gates and 887 wires to a netlist network with 234 inputs and 122 outputs.

3.72.61.1. Executing ABC.

3.72.62. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$31679$abc$24411$auto$opt_dff.cc:219:make_patterns_logic$7907, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 54 gates and 79 wires to a netlist network with 25 inputs and 32 outputs.

3.72.62.1. Executing ABC.

3.72.63. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 97 gates and 144 wires to a netlist network with 47 inputs and 24 outputs.

3.72.63.1. Executing ABC.

3.72.64. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$31842$abc$24189$auto$opt_dff.cc:194:make_patterns_logic$7895, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 23 gates and 40 wires to a netlist network with 17 inputs and 9 outputs.

3.72.64.1. Executing ABC.

3.72.65. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$31865$abc$23824$auto$opt_dff.cc:219:make_patterns_logic$7923
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 8 outputs.

3.72.65.1. Executing ABC.

3.72.66. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$27730$abc$24385$auto$opt_dff.cc:194:make_patterns_logic$7902, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 21 gates and 34 wires to a netlist network with 13 inputs and 9 outputs.

3.72.66.1. Executing ABC.

3.72.67. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$30465$abc$23808$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 18 gates and 32 wires to a netlist network with 14 inputs and 15 outputs.

3.72.67.1. Executing ABC.

3.72.68. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$31898$abc$24171$auto$opt_dff.cc:219:make_patterns_logic$7892, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 29 wires to a netlist network with 13 inputs and 10 outputs.

3.72.68.1. Executing ABC.

3.72.69. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$31914$abc$23949$auto$opt_dff.cc:219:make_patterns_logic$7928
Extracted 109 gates and 125 wires to a netlist network with 16 inputs and 39 outputs.

3.72.69.1. Executing ABC.

3.72.70. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36960$lo29, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 24 gates and 28 wires to a netlist network with 4 inputs and 9 outputs.

3.72.70.1. Executing ABC.

3.72.71. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$32053$abc$24067$auto$opt_dff.cc:219:make_patterns_logic$7862, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 42 gates and 65 wires to a netlist network with 23 inputs and 11 outputs.

3.72.71.1. Executing ABC.

3.72.72. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$32105$abc$24061$auto$opt_dff.cc:219:make_patterns_logic$7975, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 4 outputs.

3.72.72.1. Executing ABC.

3.72.73. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$32112$abc$24658$usbuart_core.usbuart_usbif.sof_valid, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 51 gates and 93 wires to a netlist network with 42 inputs and 23 outputs.

3.72.73.1. Executing ABC.

3.72.74. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$32306$abc$24822$usbuart_core.usbuart_txfifo.fifo_incr_rptr, asynchronously reset by !$abc$32327$abc$22140$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 23 gates and 26 wires to a netlist network with 3 inputs and 3 outputs.

3.72.74.1. Executing ABC.

3.72.75. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32327$abc$22140$usbuart_core.usbuart_txfifo.fifo_incr_wptr, asynchronously reset by !$abc$38149$abc$32327$abc$22140$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 28 gates and 36 wires to a netlist network with 8 inputs and 13 outputs.

3.72.75.1. Executing ABC.

3.72.76. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32358$abc$25494$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, asynchronously reset by !$abc$36157$abc$32358$abc$22140$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 80 gates and 129 wires to a netlist network with 49 inputs and 34 outputs.

3.72.76.1. Executing ABC.

3.72.77. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32661$abc$21655$auto$opt_dff.cc:219:make_patterns_logic$8135, asynchronously reset by !\rst_ni
Extracted 38 gates and 47 wires to a netlist network with 9 inputs and 9 outputs.

3.72.77.1. Executing ABC.

3.72.78. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$32179$abc$24531$auto$opt_dff.cc:219:make_patterns_logic$8085, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 126 gates and 129 wires to a netlist network with 3 inputs and 25 outputs.

3.72.78.1. Executing ABC.

3.72.79. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$32698$abc$26059$auto$opt_dff.cc:219:make_patterns_logic$7940
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 7 outputs.

3.72.79.1. Executing ABC.

3.72.80. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28260$abc$21789$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 558 gates and 882 wires to a netlist network with 324 inputs and 57 outputs.

3.72.80.1. Executing ABC.

3.72.81. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i
Extracted 986 gates and 1506 wires to a netlist network with 520 inputs and 986 outputs.

3.72.81.1. Executing ABC.

yosys> abc -dff

3.73. Executing ABC pass (technology mapping using ABC).

3.73.1. Summary of detected clock domains:
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$34398$abc$27720$abc$23097$auto$opt_dff.cc:194:make_patterns_logic$8042, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$34408$abc$27761$abc$23840$auto$opt_dff.cc:219:make_patterns_logic$7931, arst={ }, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$34425$abc$27778$abc$23689$auto$opt_dff.cc:194:make_patterns_logic$8069, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$34433$abc$27785$abc$23778$auto$opt_dff.cc:194:make_patterns_logic$8077, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$34462$abc$27814$abc$24117$auto$opt_dff.cc:219:make_patterns_logic$7865, arst={ }, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$36960$abc$27879$abc$23886$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$34484$abc$27896$abc$22252$u_reg.u_intr_state_rx_frame_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$34489$abc$27901$abc$22242$u_reg.u_intr_state_rx_parity_err.wr_en, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$34494$abc$27906$abc$22272$u_reg.intg_err, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$34724$abc$28132$abc$25921$auto$opt_dff.cc:219:make_patterns_logic$8061, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$34731$abc$28141$abc$22260$u_reg.u_intr_state_rx_break_err.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$34740$abc$28150$abc$22247$u_reg.u_intr_state_rx_overflow.wr_en, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$34745$abc$28155$abc$22237$u_reg.u_intr_state_rx_timeout.wr_en, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$34753$abc$28163$abc$22226$u_reg.u_intr_state_rx_watermark.wr_en, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$34764$abc$28173$abc$22220$u_reg.u_intr_state_tx_overflow.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$34770$abc$28179$abc$21782$auto$opt_dff.cc:194:make_patterns_logic$8104, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$34777$abc$28186$abc$21771$u_reg.u_intr_state_tx_watermark.wr_en, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$34818$abc$28228$abc$21697$auto$opt_dff.cc:219:make_patterns_logic$8121, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$34833$abc$28246$abc$21640$auto$opt_dff.cc:219:make_patterns_logic$8128, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_usb_48mhz_i, en=$abc$34848$abc$32715$abc$26079$auto$opt_dff.cc:219:make_patterns_logic$7934, arst={ }, srst={ }
  316 cells in clk=\clk_usb_48mhz_i, en=$abc$35271$lo4, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  27 cells in clk=\clk_usb_48mhz_i, en=$abc$35200$abc$29132$abc$23107$auto$opt_dff.cc:194:make_patterns_logic$8039, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  24 cells in clk=\clk_usb_48mhz_i, en=$abc$35271$abc$29200$abc$23347$auto$opt_dff.cc:194:make_patterns_logic$8018, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  12 cells in clk=\clk_usb_48mhz_i, en=$abc$35309$abc$29237$abc$23333$auto$opt_dff.cc:194:make_patterns_logic$8021, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_usb_48mhz_i, en=$abc$35347$abc$30465$abc$22940$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  4 cells in clk=\clk_usb_48mhz_i, en=$abc$36960$abc$30465$abc$22930$auto$opt_dff.cc:219:make_patterns_logic$7994, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$35472$abc$29450$abc$22922$auto$opt_dff.cc:219:make_patterns_logic$7999, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$abc$35483$abc$29460$abc$23853$auto$opt_dff.cc:219:make_patterns_logic$7957, arst={ }, srst={ }
  28 cells in clk=\clk_usb_48mhz_i, en=$abc$35511$abc$29488$abc$24354$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062, arst={ }, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$35543$abc$29518$abc$22850$auto$opt_dff.cc:194:make_patterns_logic$8005, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  21 cells in clk=\clk_usb_48mhz_i, en=$abc$35560$abc$29270$abc$22949$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$35593$abc$29536$abc$22835$auto$opt_dff.cc:219:make_patterns_logic$8012, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$35608$abc$29551$abc$25954$auto$opt_dff.cc:219:make_patterns_logic$7886, arst={ }, srst={ }
  85 cells in clk=\clk_usb_48mhz_i, en=$abc$35353$abc$29298$abc$22967$auto$opt_dff.cc:219:make_patterns_logic$7988, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  9 cells in clk=\clk_usb_48mhz_i, en=$abc$35629$abc$29572$abc$25931$auto$opt_dff.cc:219:make_patterns_logic$7937, arst={ }, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$35652$abc$29597$abc$26031$auto$opt_dff.cc:219:make_patterns_logic$7871, arst={ }, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$35685$abc$29629$abc$26005$auto$opt_dff.cc:219:make_patterns_logic$7874, arst={ }, srst={ }
  36 cells in clk=\clk_usb_48mhz_i, en=$abc$35711$abc$27827$abc$23898$auto$opt_dff.cc:219:make_patterns_logic$7965, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  40 cells in clk=\clk_usb_48mhz_i, en=$abc$35786$abc$29685$abc$23727$auto$opt_dff.cc:194:make_patterns_logic$8064, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  10 cells in clk=\clk_usb_48mhz_i, en=$abc$35829$abc$29730$abc$21750$auto$opt_dff.cc:219:make_patterns_logic$7952, arst={ }, srst={ }
  34 cells in clk=\clk_usb_48mhz_i, en=$abc$36157$abc$30465$abc$24822$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, arst=!$abc$36157$abc$32358$abc$22140$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  47 cells in clk=\clk_usb_48mhz_i, en=$abc$36193$abc$30093$abc$24779$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$35231$abc$29162$abc$22794$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  14 cells in clk=\clk_usb_48mhz_i, en=$abc$35330$abc$29252$abc$22768$auto$opt_dff.cc:219:make_patterns_logic$7868, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=!$abc$37681$lo11, arst=!\rst_ni, srst={ }
  61 cells in clk=\clk_usb_48mhz_i, en=$abc$36262$abc$30147$abc$23135$auto$opt_dff.cc:194:make_patterns_logic$8033, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  5 cells in clk=\clk_i, en=!$abc$37681$lo14, arst=!\rst_ni, srst={ }
  54 cells in clk=\clk_usb_48mhz_i, en=$abc$36329$abc$30208$abc$22867$auto$opt_dff.cc:194:make_patterns_logic$8002, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  32 cells in clk=\clk_usb_48mhz_i, en=$abc$36385$abc$30263$abc$22794$auto$opt_dff.cc:194:make_patterns_logic$8015, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  25 cells in clk=\clk_usb_48mhz_i, en=!$abc$36426$abc$30303$abc$24822$auto$simplemap.cc:257:simplemap_eqne$14140, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  41 cells in clk=\clk_usb_48mhz_i, en=$abc$36460$abc$30337$abc$23386$auto$opt_dff.cc:194:make_patterns_logic$8073, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  41 cells in clk=\clk_usb_48mhz_i, en=$abc$36513$abc$30399$abc$23259$auto$opt_dff.cc:194:make_patterns_logic$8025, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  11 cells in clk=\clk_usb_48mhz_i, en=$abc$36555$abc$30441$abc$23197$auto$opt_dff.cc:194:make_patterns_logic$8030, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$36569$abc$30456$abc$23084$auto$opt_dff.cc:219:make_patterns_logic$8052, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  6 cells in clk=\clk_usb_48mhz_i, en=$abc$36576$abc$31670$abc$24494$auto$opt_dff.cc:219:make_patterns_logic$7916, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  308 cells in clk=\clk_usb_48mhz_i, en=$abc$36584$abc$31128$abc$24210$auto$opt_dff.cc:194:make_patterns_logic$7898, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  59 cells in clk=\clk_usb_48mhz_i, en=$abc$37614$abc$31679$abc$24411$auto$opt_dff.cc:219:make_patterns_logic$7907, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  572 cells in clk=\clk_i, en=$abc$38469$abc$28260$abc$21789$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_usb_48mhz_i, en=$abc$37791$abc$31842$abc$24189$auto$opt_dff.cc:194:make_patterns_logic$7895, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  95 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$37812$abc$31865$abc$23824$auto$opt_dff.cc:219:make_patterns_logic$7923, arst={ }, srst={ }
  21 cells in clk=\clk_usb_48mhz_i, en=$abc$37829$abc$27730$abc$24385$auto$opt_dff.cc:194:make_patterns_logic$7902, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  16 cells in clk=\clk_usb_48mhz_i, en=$abc$37852$abc$30465$abc$23808$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  17 cells in clk=\clk_usb_48mhz_i, en=$abc$37873$abc$31898$abc$24171$auto$opt_dff.cc:219:make_patterns_logic$7892, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  109 cells in clk=\clk_usb_48mhz_i, en=$abc$37891$abc$31914$abc$23949$auto$opt_dff.cc:219:make_patterns_logic$7928, arst={ }, srst={ }
  23 cells in clk=\clk_usb_48mhz_i, en=$abc$36960$lo29, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  32 cells in clk=\clk_usb_48mhz_i, en=$abc$38027$abc$32053$abc$24067$auto$opt_dff.cc:219:make_patterns_logic$7862, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  4 cells in clk=\clk_usb_48mhz_i, en=$abc$38074$abc$32105$abc$24061$auto$opt_dff.cc:219:make_patterns_logic$7975, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  52 cells in clk=\clk_usb_48mhz_i, en=$abc$38081$abc$32112$abc$24658$usbuart_core.usbuart_usbif.sof_valid, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  23 cells in clk=\clk_usb_48mhz_i, en=$abc$38149$abc$32306$abc$24822$usbuart_core.usbuart_txfifo.fifo_incr_rptr, arst=!$abc$38149$abc$32327$abc$22140$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  338 cells in clk=\clk_usb_48mhz_i, en=$abc$35842$abc$29742$abc$22499$auto$opt_dff.cc:219:make_patterns_logic$7857, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$38173$abc$32327$abc$22140$usbuart_core.usbuart_txfifo.fifo_incr_wptr, arst=!$abc$38149$abc$32327$abc$22140$usbuart_core.usbuart_txfifo.rst_rd_ni, srst={ }
  83 cells in clk=\clk_i, en=$abc$38203$abc$32358$abc$25494$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, arst=!$abc$36157$abc$32358$abc$22140$usbuart_core.usbuart_rxfifo.rst_rd_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$38284$abc$32661$abc$21655$auto$opt_dff.cc:219:make_patterns_logic$8135, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_usb_48mhz_i, en=$abc$34788$abc$28197$abc$21720$auto$opt_dff.cc:219:make_patterns_logic$7949, arst={ }, srst={ }
  18 cells in clk=\clk_usb_48mhz_i, en=$abc$35759$abc$29658$abc$25978$auto$opt_dff.cc:219:make_patterns_logic$7883, arst={ }, srst={ }
  126 cells in clk=\clk_usb_48mhz_i, en=$abc$38323$abc$32179$abc$24531$auto$opt_dff.cc:219:make_patterns_logic$8085, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  687 cells in clk=\clk_usb_48mhz_i, en={ }, arst=!$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni, srst={ }
  15 cells in clk=\clk_usb_48mhz_i, en=$abc$38450$abc$32698$abc$26059$auto$opt_dff.cc:219:make_patterns_logic$7940, arst={ }, srst={ }
  1025 cells in clk=\clk_usb_48mhz_i, en={ }, arst={ }, srst={ }

3.73.2. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34398$abc$27720$abc$23097$auto$opt_dff.cc:194:make_patterns_logic$8042, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 4 outputs.

3.73.2.1. Executing ABC.

3.73.3. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34408$abc$27761$abc$23840$auto$opt_dff.cc:219:make_patterns_logic$7931
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.73.3.1. Executing ABC.

3.73.4. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34425$abc$27778$abc$23689$auto$opt_dff.cc:194:make_patterns_logic$8069, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.73.4.1. Executing ABC.

3.73.5. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34433$abc$27785$abc$23778$auto$opt_dff.cc:194:make_patterns_logic$8077, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 3 outputs.

3.73.5.1. Executing ABC.

3.73.6. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34462$abc$27814$abc$24117$auto$opt_dff.cc:219:make_patterns_logic$7865
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 5 outputs.

3.73.6.1. Executing ABC.

3.73.7. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36960$abc$27879$abc$23886$usbuart_core.usbuart_usbif.u_usb_serial_ctrl_ep.setup_stage_end, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 7 outputs.

3.73.7.1. Executing ABC.

3.73.8. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34484$abc$27896$abc$22252$u_reg.u_intr_state_rx_frame_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.73.8.1. Executing ABC.

3.73.9. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34489$abc$27901$abc$22242$u_reg.u_intr_state_rx_parity_err.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.73.9.1. Executing ABC.

3.73.10. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34494$abc$27906$abc$22272$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.73.10.1. Executing ABC.

3.73.11. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34724$abc$28132$abc$25921$auto$opt_dff.cc:219:make_patterns_logic$8061, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.73.11.1. Executing ABC.

3.73.12. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34731$abc$28141$abc$22260$u_reg.u_intr_state_rx_break_err.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.73.12.1. Executing ABC.

3.73.13. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34740$abc$28150$abc$22247$u_reg.u_intr_state_rx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.73.13.1. Executing ABC.

3.73.14. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34745$abc$28155$abc$22237$u_reg.u_intr_state_rx_timeout.wr_en, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.73.14.1. Executing ABC.

3.73.15. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34753$abc$28163$abc$22226$u_reg.u_intr_state_rx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 2 outputs.

3.73.15.1. Executing ABC.

3.73.16. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34764$abc$28173$abc$22220$u_reg.u_intr_state_tx_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.73.16.1. Executing ABC.

3.73.17. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34770$abc$28179$abc$21782$auto$opt_dff.cc:194:make_patterns_logic$8104, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.73.17.1. Executing ABC.

3.73.18. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34777$abc$28186$abc$21771$u_reg.u_intr_state_tx_watermark.wr_en, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.73.18.1. Executing ABC.

3.73.19. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34818$abc$28228$abc$21697$auto$opt_dff.cc:219:make_patterns_logic$8121, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.73.19.1. Executing ABC.

3.73.20. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34833$abc$28246$abc$21640$auto$opt_dff.cc:219:make_patterns_logic$8128, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 5 outputs.

3.73.20.1. Executing ABC.

3.73.21. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34848$abc$32715$abc$26079$auto$opt_dff.cc:219:make_patterns_logic$7934
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 7 outputs.

3.73.21.1. Executing ABC.

3.73.22. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35271$lo4, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 316 gates and 596 wires to a netlist network with 280 inputs and 274 outputs.

3.73.22.1. Executing ABC.

3.73.23. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35200$abc$29132$abc$23107$auto$opt_dff.cc:194:make_patterns_logic$8039, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 27 gates and 34 wires to a netlist network with 7 inputs and 10 outputs.

3.73.23.1. Executing ABC.

3.73.24. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35271$abc$29200$abc$23347$auto$opt_dff.cc:194:make_patterns_logic$8018, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 24 gates and 30 wires to a netlist network with 6 inputs and 13 outputs.

3.73.24.1. Executing ABC.

3.73.25. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35309$abc$29237$abc$23333$auto$opt_dff.cc:194:make_patterns_logic$8021, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 8 outputs.

3.73.25.1. Executing ABC.

3.73.26. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35347$abc$30465$abc$22940$usbuart_core.usbuart_usbif.u_usb_serial_fifo_ep.setup_stage_end, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.73.26.1. Executing ABC.

3.73.27. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36960$abc$30465$abc$22930$auto$opt_dff.cc:219:make_patterns_logic$7994, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs.

3.73.27.1. Executing ABC.

3.73.28. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35472$abc$29450$abc$22922$auto$opt_dff.cc:219:make_patterns_logic$7999, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 5 outputs.

3.73.28.1. Executing ABC.

3.73.29. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35483$abc$29460$abc$23853$auto$opt_dff.cc:219:make_patterns_logic$7957
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

3.73.29.1. Executing ABC.

3.73.30. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35511$abc$29488$abc$24354$flatten\usbuart_core.\usbuart_usbif.\u_usb_serial_fifo_ep.$verific$n11$7062
Extracted 28 gates and 37 wires to a netlist network with 9 inputs and 10 outputs.

3.73.30.1. Executing ABC.

3.73.31. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35543$abc$29518$abc$22850$auto$opt_dff.cc:194:make_patterns_logic$8005, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 6 outputs.

3.73.31.1. Executing ABC.

3.73.32. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35560$abc$29270$abc$22949$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_tx.pkt_start_i, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 21 gates and 29 wires to a netlist network with 8 inputs and 10 outputs.

3.73.32.1. Executing ABC.

3.73.33. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35593$abc$29536$abc$22835$auto$opt_dff.cc:219:make_patterns_logic$8012, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 2 outputs.

3.73.33.1. Executing ABC.

3.73.34. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35608$abc$29551$abc$25954$auto$opt_dff.cc:219:make_patterns_logic$7886
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 9 outputs.

3.73.34.1. Executing ABC.

3.73.35. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35353$abc$29298$abc$22967$auto$opt_dff.cc:219:make_patterns_logic$7988, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 85 gates and 143 wires to a netlist network with 58 inputs and 51 outputs.

3.73.35.1. Executing ABC.

3.73.36. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35629$abc$29572$abc$25931$auto$opt_dff.cc:219:make_patterns_logic$7937
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.73.36.1. Executing ABC.

3.73.37. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35652$abc$29597$abc$26031$auto$opt_dff.cc:219:make_patterns_logic$7871
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 12 outputs.

3.73.37.1. Executing ABC.

3.73.38. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35685$abc$29629$abc$26005$auto$opt_dff.cc:219:make_patterns_logic$7874
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 9 outputs.

3.73.38.1. Executing ABC.

3.73.39. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35711$abc$27827$abc$23898$auto$opt_dff.cc:219:make_patterns_logic$7965, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 36 gates and 68 wires to a netlist network with 32 inputs and 23 outputs.

3.73.39.1. Executing ABC.

3.73.40. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35786$abc$29685$abc$23727$auto$opt_dff.cc:194:make_patterns_logic$8064, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 23 outputs.

3.73.40.1. Executing ABC.

3.73.41. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35829$abc$29730$abc$21750$auto$opt_dff.cc:219:make_patterns_logic$7952
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.73.41.1. Executing ABC.

3.73.42. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36157$abc$30465$abc$24822$usbuart_core.usbuart_rxfifo.fifo_incr_wptr, asynchronously reset by !$abc$36157$abc$32358$abc$22140$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 34 gates and 36 wires to a netlist network with 2 inputs and 18 outputs.

3.73.42.1. Executing ABC.

3.73.43. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36193$abc$30093$abc$24779$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 47 gates and 81 wires to a netlist network with 33 inputs and 20 outputs.

3.73.43.1. Executing ABC.

3.73.44. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35231$abc$29162$abc$22794$flatten\usbuart_core.\usbuart_usbif.\u_usb_fs_nb_pe.\u_usb_fs_rx.$verific$n679$5966, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 29 wires to a netlist network with 13 inputs and 15 outputs.

3.73.44.1. Executing ABC.

3.73.45. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35330$abc$29252$abc$22768$auto$opt_dff.cc:219:make_patterns_logic$7868
Extracted 14 gates and 21 wires to a netlist network with 7 inputs and 8 outputs.

3.73.45.1. Executing ABC.

3.73.46. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$37681$lo11, asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.73.46.1. Executing ABC.

3.73.47. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36262$abc$30147$abc$23135$auto$opt_dff.cc:194:make_patterns_logic$8033, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 61 gates and 64 wires to a netlist network with 3 inputs and 13 outputs.

3.73.47.1. Executing ABC.

3.73.48. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$37681$lo14, asynchronously reset by !\rst_ni
Extracted 5 gates and 5 wires to a netlist network with 0 inputs and 1 outputs.

3.73.48.1. Executing ABC.

3.73.49. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36329$abc$30208$abc$22867$auto$opt_dff.cc:194:make_patterns_logic$8002, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 54 gates and 58 wires to a netlist network with 4 inputs and 19 outputs.

3.73.49.1. Executing ABC.

3.73.50. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36385$abc$30263$abc$22794$auto$opt_dff.cc:194:make_patterns_logic$8015, asynchronously reset by !$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 32 gates and 41 wires to a netlist network with 9 inputs and 16 outputs.

3.73.50.1. Executing ABC.

3.73.51. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by !$abc$36426$abc$30303$abc$24822$auto$simplemap.cc:257:simplemap_eqne$14140, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 25 gates and 31 wires to a netlist network with 6 inputs and 11 outputs.

3.73.51.1. Executing ABC.

3.73.52. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36460$abc$30337$abc$23386$auto$opt_dff.cc:194:make_patterns_logic$8073, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 41 gates and 45 wires to a netlist network with 4 inputs and 23 outputs.

3.73.52.1. Executing ABC.

3.73.53. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36513$abc$30399$abc$23259$auto$opt_dff.cc:194:make_patterns_logic$8025, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 41 gates and 51 wires to a netlist network with 10 inputs and 18 outputs.

3.73.53.1. Executing ABC.

3.73.54. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36555$abc$30441$abc$23197$auto$opt_dff.cc:194:make_patterns_logic$8030, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 11 gates and 16 wires to a netlist network with 5 inputs and 7 outputs.

3.73.54.1. Executing ABC.

3.73.55. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36569$abc$30456$abc$23084$auto$opt_dff.cc:219:make_patterns_logic$8052, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 4 outputs.

3.73.55.1. Executing ABC.

3.73.56. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36576$abc$31670$abc$24494$auto$opt_dff.cc:219:make_patterns_logic$7916, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.73.56.1. Executing ABC.

3.73.57. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36584$abc$31128$abc$24210$auto$opt_dff.cc:194:make_patterns_logic$7898, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 308 gates and 559 wires to a netlist network with 251 inputs and 38 outputs.

3.73.57.1. Executing ABC.

3.73.58. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$37614$abc$31679$abc$24411$auto$opt_dff.cc:219:make_patterns_logic$7907, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 59 gates and 87 wires to a netlist network with 28 inputs and 34 outputs.

3.73.58.1. Executing ABC.

3.73.59. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38469$abc$28260$abc$21789$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 572 gates and 896 wires to a netlist network with 324 inputs and 57 outputs.

3.73.59.1. Executing ABC.

3.73.60. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$37791$abc$31842$abc$24189$auto$opt_dff.cc:194:make_patterns_logic$7895, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 22 gates and 41 wires to a netlist network with 19 inputs and 11 outputs.

3.73.60.1. Executing ABC.

3.73.61. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 95 gates and 142 wires to a netlist network with 47 inputs and 24 outputs.

3.73.61.1. Executing ABC.

3.73.62. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$37812$abc$31865$abc$23824$auto$opt_dff.cc:219:make_patterns_logic$7923
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 8 outputs.

3.73.62.1. Executing ABC.

3.73.63. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$37829$abc$27730$abc$24385$auto$opt_dff.cc:194:make_patterns_logic$7902, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 21 gates and 34 wires to a netlist network with 13 inputs and 9 outputs.

3.73.63.1. Executing ABC.

3.73.64. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$37852$abc$30465$abc$23808$usbuart_core.usbuart_usbif.u_usb_fs_nb_pe.u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 16 gates and 30 wires to a netlist network with 14 inputs and 14 outputs.

3.73.64.1. Executing ABC.

3.73.65. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$37873$abc$31898$abc$24171$auto$opt_dff.cc:219:make_patterns_logic$7892, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 11 outputs.

3.73.65.1. Executing ABC.

3.73.66. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$37891$abc$31914$abc$23949$auto$opt_dff.cc:219:make_patterns_logic$7928
Extracted 109 gates and 125 wires to a netlist network with 16 inputs and 39 outputs.

3.73.66.1. Executing ABC.

3.73.67. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$36960$lo29, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 23 gates and 26 wires to a netlist network with 3 inputs and 9 outputs.

3.73.67.1. Executing ABC.

3.73.68. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$38027$abc$32053$abc$24067$auto$opt_dff.cc:219:make_patterns_logic$7862, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 32 gates and 55 wires to a netlist network with 23 inputs and 11 outputs.

3.73.68.1. Executing ABC.

3.73.69. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$38074$abc$32105$abc$24061$auto$opt_dff.cc:219:make_patterns_logic$7975, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 4 outputs.

3.73.69.1. Executing ABC.

3.73.70. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$38081$abc$32112$abc$24658$usbuart_core.usbuart_usbif.sof_valid, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 52 gates and 96 wires to a netlist network with 44 inputs and 23 outputs.

3.73.70.1. Executing ABC.

3.73.71. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$38149$abc$32306$abc$24822$usbuart_core.usbuart_txfifo.fifo_incr_rptr, asynchronously reset by !$abc$38149$abc$32327$abc$22140$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 23 gates and 26 wires to a netlist network with 3 inputs and 3 outputs.

3.73.71.1. Executing ABC.

3.73.72. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35842$abc$29742$abc$22499$auto$opt_dff.cc:219:make_patterns_logic$7857
Extracted 338 gates and 652 wires to a netlist network with 314 inputs and 257 outputs.

3.73.72.1. Executing ABC.

3.73.73. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38173$abc$32327$abc$22140$usbuart_core.usbuart_txfifo.fifo_incr_wptr, asynchronously reset by !$abc$44306$abc$38149$abc$32327$abc$22140$usbuart_core.usbuart_txfifo.rst_rd_ni
Extracted 26 gates and 32 wires to a netlist network with 6 inputs and 13 outputs.

3.73.73.1. Executing ABC.

3.73.74. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38203$abc$32358$abc$25494$usbuart_core.usbuart_rxfifo.fifo_incr_rptr, asynchronously reset by !$abc$36157$abc$32358$abc$22140$usbuart_core.usbuart_rxfifo.rst_rd_ni
Extracted 83 gates and 133 wires to a netlist network with 50 inputs and 38 outputs.

3.73.74.1. Executing ABC.

3.73.75. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38284$abc$32661$abc$21655$auto$opt_dff.cc:219:make_patterns_logic$8135, asynchronously reset by !\rst_ni
Extracted 38 gates and 47 wires to a netlist network with 9 inputs and 9 outputs.

3.73.75.1. Executing ABC.

3.73.76. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$34788$abc$28197$abc$21720$auto$opt_dff.cc:219:make_patterns_logic$7949
Extracted 20 gates and 30 wires to a netlist network with 10 inputs and 13 outputs.

3.73.76.1. Executing ABC.

3.73.77. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$35759$abc$29658$abc$25978$auto$opt_dff.cc:219:make_patterns_logic$7883
Extracted 18 gates and 29 wires to a netlist network with 11 inputs and 10 outputs.

3.73.77.1. Executing ABC.

3.73.78. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$38323$abc$32179$abc$24531$auto$opt_dff.cc:219:make_patterns_logic$8085, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 126 gates and 129 wires to a netlist network with 3 inputs and 25 outputs.

3.73.78.1. Executing ABC.

3.73.79. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, asynchronously reset by !$abc$42641$abc$36426$abc$27827$abc$24822$usbuart_core.usbuart_usbif.rst_ni
Extracted 687 gates and 909 wires to a netlist network with 222 inputs and 109 outputs.

3.73.79.1. Executing ABC.

3.73.80. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i, enabled by $abc$38450$abc$32698$abc$26059$auto$opt_dff.cc:219:make_patterns_logic$7940
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 8 outputs.

3.73.80.1. Executing ABC.

3.73.81. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_usb_48mhz_i
Extracted 1025 gates and 1545 wires to a netlist network with 520 inputs and 1024 outputs.

3.73.81.1. Executing ABC.

yosys> opt_ffinv

3.74. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat -nosdff

3.75. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.75.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~40 debug messages>

yosys> opt_merge -nomux

3.75.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~171 debug messages>
Removed a total of 57 cells.

yosys> opt_muxtree

3.75.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.75.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.75.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$45007$auto$blifparse.cc:362:parse_blif$45031 ($_DFF_PN0_) from module usbuart (D = $abc$45007$new_n750_, Q = $abc$45007$lo23).

yosys> opt_clean

3.75.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 1 unused cells and 33785 unused wires.
<suppressed ~373 debug messages>

yosys> opt_expr

3.75.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

3.75.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.75.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.75.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.75.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46225 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = $abc$26100$lo511).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46224 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = $abc$26100$lo510).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46223 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = $abc$26100$lo509).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46222 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = $abc$26100$lo508).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46221 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = $abc$26100$lo507).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46220 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = $abc$26100$lo506).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46219 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = $abc$26100$lo505).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46218 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = $abc$26100$lo504).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46217 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = $abc$26100$lo503).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46216 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = $abc$26100$lo502).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46215 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = $abc$26100$lo501).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46214 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = $abc$26100$lo500).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46213 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = $abc$26100$lo499).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46212 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = $abc$26100$lo498).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46211 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = $abc$26100$lo497).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46210 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = $abc$26100$lo496).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46209 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = $abc$26100$lo495).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46208 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = $abc$26100$lo494).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46207 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = $abc$26100$lo493).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46206 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = $abc$26100$lo492).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46205 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = $abc$26100$lo491).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46204 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = $abc$26100$lo490).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46203 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = $abc$26100$lo489).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46202 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = $abc$26100$lo488).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46201 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = $abc$26100$lo487).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46200 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = $abc$26100$lo486).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46199 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = $abc$26100$lo485).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46198 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = $abc$26100$lo484).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46197 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = $abc$26100$lo483).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46196 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = $abc$26100$lo482).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46195 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = $abc$26100$lo481).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46194 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = $abc$26100$lo480).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46193 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = $abc$26100$lo479).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46192 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = $abc$26100$lo478).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46191 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = $abc$26100$lo477).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46190 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = $abc$26100$lo476).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46189 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = $abc$26100$lo475).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46188 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = $abc$26100$lo474).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46187 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = $abc$26100$lo473).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46186 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = $abc$26100$lo472).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46185 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = $abc$26100$lo471).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46184 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = $abc$26100$lo470).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46183 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = $abc$26100$lo469).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46182 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = $abc$26100$lo468).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46181 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = $abc$26100$lo467).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46180 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = $abc$26100$lo466).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46179 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = $abc$26100$lo465).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46178 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = $abc$26100$lo464).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46177 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo463).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46176 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo462).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46175 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo461).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46174 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo460).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46173 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo459).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46172 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo458).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46171 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo457).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46170 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo456).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46169 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo455).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46168 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo454).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46167 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo453).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46166 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo452).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46165 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo451).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46164 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo450).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46163 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo449).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46162 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo448).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46161 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo447).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46160 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo446).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46159 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo445).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46158 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo444).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46157 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo443).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46156 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo442).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46155 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo441).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46154 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo440).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46153 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo439).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46152 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo438).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46151 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo437).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46150 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo436).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46149 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo435).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46148 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo434).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46147 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo433).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46146 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo432).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46145 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo431).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46144 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo430).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46143 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo429).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46142 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo428).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46141 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo427).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46140 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo426).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46139 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo425).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46138 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo424).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46137 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo423).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46136 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo422).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46135 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo421).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46134 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo420).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46133 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo419).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46132 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo418).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46131 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo417).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46130 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo416).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46129 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo415).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46128 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo414).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46127 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo413).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46126 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo412).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46125 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo411).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46124 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo410).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46123 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo409).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46122 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo408).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46121 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo407).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46120 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo406).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46119 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo405).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46118 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo404).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46117 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo403).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46116 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo402).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46115 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo401).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46114 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo400).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46113 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo399).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46112 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo398).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46111 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo397).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46110 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo396).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46109 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo395).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46108 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo394).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46107 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo393).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46106 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo392).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46105 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo391).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46104 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo390).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46103 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo389).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46102 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo388).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46101 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo387).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46100 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo386).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46099 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo385).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46098 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo384).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46097 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo383).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46096 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo382).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46095 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo381).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46094 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo380).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46093 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo379).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46092 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo378).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46091 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo377).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46090 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo376).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46089 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo375).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46088 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo374).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46087 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo373).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46086 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo372).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46085 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo371).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46084 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo370).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46083 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo369).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46082 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo368).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46081 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo367).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46080 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo366).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46079 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo365).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46078 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo364).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46077 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo363).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46076 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo362).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46075 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo361).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46074 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo360).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46073 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo359).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46072 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo358).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46071 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo357).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46070 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo356).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46069 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo355).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46068 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo354).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46067 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo353).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46066 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo352).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46065 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo351).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46064 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo350).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46063 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo349).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46062 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo348).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46061 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo347).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46060 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo346).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46059 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo345).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46058 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo344).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46057 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo343).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46056 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo342).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46055 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo341).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46054 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo340).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46053 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo339).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46052 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo338).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46051 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo337).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46050 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo336).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46049 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo335).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46048 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo334).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46047 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo333).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46046 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo332).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46045 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo331).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46044 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo330).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46043 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo329).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46042 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo328).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46041 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo327).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46040 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo326).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46039 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo325).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46038 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo324).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46037 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo323).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46036 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo322).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46035 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo321).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46034 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo320).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46033 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo319).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46032 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo318).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46031 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo317).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46030 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo316).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46029 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo315).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46028 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo314).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46027 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo313).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46026 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo312).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46025 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo311).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46024 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo310).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46023 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo309).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46022 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo308).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46021 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo307).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46020 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo306).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46019 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo305).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46018 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo304).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46017 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo303).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46016 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo302).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46015 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo301).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46014 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo300).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46013 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo299).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46012 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo298).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46011 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo297).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46010 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo296).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46009 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo295).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46008 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo294).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46007 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo293).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46006 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo292).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46005 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo291).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46004 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo290).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46003 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo289).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46002 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo288).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46001 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo287).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$46000 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo286).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45999 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo285).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45998 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo284).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45997 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo283).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45996 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo282).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45995 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo281).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45994 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo280).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45993 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo279).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45992 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo278).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45991 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo277).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45990 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo276).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45989 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo275).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45988 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo274).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45987 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo273).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45986 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo272).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45985 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo271).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45984 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo270).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45983 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo269).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45982 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo268).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45981 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo267).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45980 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo266).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45979 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo265).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45978 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo264).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45977 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo263).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45976 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo262).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45975 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo261).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45974 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo260).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45973 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo259).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45972 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo258).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45971 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo257).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45970 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo256).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45969 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo255).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45968 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo254).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45967 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo253).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45966 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo252).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45965 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo251).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45964 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo250).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45963 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo249).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45962 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo248).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45961 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo247).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45960 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo246).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45959 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo245).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45958 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo244).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45957 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo243).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45956 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo242).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45955 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo241).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45954 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo240).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45953 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo239).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45952 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo238).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45951 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo237).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45950 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo236).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45949 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo235).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45948 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo234).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45947 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo233).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45946 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo232).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45945 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo231).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45944 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo230).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45943 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo229).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45942 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo228).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45941 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo227).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45940 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo226).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45939 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo225).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45938 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo224).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45937 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo223).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45936 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo222).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45935 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo221).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45934 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo220).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45933 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo219).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45932 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo218).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45931 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo217).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45930 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo216).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45929 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [7], Q = $abc$26100$lo215).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45928 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [6], Q = $abc$26100$lo214).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45927 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [5], Q = $abc$26100$lo213).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45926 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [4], Q = $abc$26100$lo212).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45925 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [3], Q = $abc$26100$lo211).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45924 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [2], Q = $abc$26100$lo210).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45923 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [1], Q = $abc$26100$lo209).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45922 ($_DFF_P_) from module usbuart (D = \usbuart_core.usbuart_usbif.out_ep_data [0], Q = $abc$26100$lo208).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45921 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[24] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45920 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[24] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45919 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[24] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45918 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[24] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45917 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[24] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45916 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[24] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45915 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[24] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45914 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[24] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45913 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[25] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45912 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[25] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45911 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[25] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45910 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[25] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45909 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[25] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45908 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[25] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45907 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[25] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45906 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[25] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45905 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[26] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45904 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[26] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45903 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[26] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45902 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[26] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45901 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[26] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45900 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[26] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45899 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[26] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45898 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[26] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45897 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[27] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45896 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[27] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45895 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[27] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45894 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[27] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45893 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[27] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45892 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[27] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45891 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[27] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45890 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[27] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45889 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[28] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45888 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[28] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45887 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[28] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45886 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[28] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45885 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[28] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45884 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[28] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45883 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[28] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45882 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[28] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45881 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[29] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45880 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[29] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45879 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[29] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45878 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[29] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45877 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[29] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45876 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[29] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45875 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[29] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45874 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[29] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45873 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[30] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45872 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[30] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45871 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[30] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45870 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[30] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45869 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[30] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45868 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[30] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45867 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[30] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45866 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[30] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45865 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[31] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45864 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[31] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45863 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[31] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45862 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[31] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45861 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[31] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45860 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[31] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45859 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[31] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45858 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[31] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45857 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[1] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45856 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[1] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45855 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[1] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45854 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[1] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45853 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[1] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45852 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[1] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45851 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[1] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45850 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[1] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45849 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[16] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45848 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[16] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45847 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[16] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45846 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[16] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45845 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[16] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45844 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[16] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45843 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[16] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45842 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[16] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45841 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[15] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45840 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[15] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45839 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[15] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45838 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[15] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45837 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[15] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45836 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[15] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45835 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[15] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45834 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[15] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45833 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[14] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45832 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[14] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45831 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[14] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45830 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[14] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45829 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[14] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45828 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[14] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45827 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[14] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45826 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[14] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45825 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[17] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45824 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[17] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45823 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[17] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45822 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[17] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45821 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[17] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45820 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[17] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45819 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[17] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45818 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[17] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45817 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[7] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45816 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[7] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45815 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[7] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45814 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[7] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45813 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[7] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45812 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[7] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45811 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[7] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45810 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[7] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45809 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[6] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45808 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[6] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45807 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[6] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45806 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[6] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45805 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[6] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45804 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[6] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45803 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[6] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45802 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[6] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45801 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[5] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45800 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[5] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45799 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[5] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45798 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[5] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45797 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[5] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45796 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[5] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45795 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[5] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45794 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[5] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45793 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[4] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45792 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[4] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45791 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[4] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45790 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[4] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45789 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[4] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45788 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[4] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45787 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[4] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45786 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[4] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45785 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[3] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45784 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[3] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45783 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[3] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45782 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[3] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45781 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[3] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45780 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[3] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45779 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[3] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45778 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[3] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45777 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[2] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45776 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[2] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45775 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[2] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45774 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[2] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45773 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[2] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45772 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[2] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45771 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[2] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45770 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[2] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45769 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[18] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45768 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[18] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45767 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[18] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45766 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[18] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45765 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[18] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45764 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[18] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45763 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[18] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45762 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[18] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45761 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[13] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45760 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[13] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45759 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[13] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45758 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[13] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45757 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[13] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45756 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[13] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45755 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[13] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45754 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[13] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45753 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[12] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45752 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[12] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45751 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[12] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45750 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[12] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45749 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[12] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45748 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[12] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45747 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[12] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45746 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[12] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45745 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[11] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45744 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[11] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45743 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[11] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45742 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[11] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45741 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[11] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45740 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[11] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45739 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[11] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45738 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[11] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45737 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[10] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45736 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[10] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45735 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[10] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45734 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[10] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45733 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[10] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45732 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[10] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45731 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[10] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45730 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[10] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45729 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[9] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45728 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[9] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45727 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[9] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45726 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[9] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45725 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[9] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45724 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[9] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45723 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[9] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45722 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[9] [0]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45721 ($_DFF_P_) from module usbuart (D = $abc$44330$lo5, Q = \usbuart_core.usbuart_rxfifo.storage[8] [7]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45720 ($_DFF_P_) from module usbuart (D = $abc$44330$lo2, Q = \usbuart_core.usbuart_rxfifo.storage[8] [6]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45719 ($_DFF_P_) from module usbuart (D = $abc$44330$lo4, Q = \usbuart_core.usbuart_rxfifo.storage[8] [5]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45718 ($_DFF_P_) from module usbuart (D = $abc$44330$lo0, Q = \usbuart_core.usbuart_rxfifo.storage[8] [4]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45717 ($_DFF_P_) from module usbuart (D = $abc$44330$lo3, Q = \usbuart_core.usbuart_rxfifo.storage[8] [3]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45716 ($_DFF_P_) from module usbuart (D = $abc$44330$lo7, Q = \usbuart_core.usbuart_rxfifo.storage[8] [2]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45715 ($_DFF_P_) from module usbuart (D = $abc$44330$lo1, Q = \usbuart_core.usbuart_rxfifo.storage[8] [1]).
Adding EN signal on $abc$45713$auto$blifparse.cc:362:parse_blif$45714 ($_DFF_P_) from module usbuart (D = $abc$44330$lo6, Q = \usbuart_core.usbuart_rxfifo.storage[8] [0]).

yosys> opt_clean

3.75.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 512 unused cells and 512 unused wires.
<suppressed ~513 debug messages>

yosys> opt_expr

3.75.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

3.75.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.75.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.75.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.75.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.75.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

3.75.23. Finished OPT passes. (There is nothing left to do.)

yosys> bmuxmap

3.76. Executing BMUXMAP pass.

yosys> demuxmap

3.77. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /home/users/temp_dir/yosys_qLiHq6/abc_tmp_1.scr

3.78. Executing ABC pass (technology mapping using ABC).

3.78.1. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Extracted 3652 gates and 4739 wires to a netlist network with 1087 inputs and 527 outputs.

3.78.1.1. Executing ABC.
DE:   #PIs = 1087  #Luts =  1144  Max Lvl =  20  Avg Lvl =   5.84  [   0.10 sec. at Pass 0]
DE:   #PIs = 1087  #Luts =   977  Max Lvl =  11  Avg Lvl =   4.36  [   4.02 sec. at Pass 1]
DE:   #PIs = 1087  #Luts =   953  Max Lvl =  11  Avg Lvl =   4.32  [   1.06 sec. at Pass 2]
DE:   #PIs = 1087  #Luts =   953  Max Lvl =  11  Avg Lvl =   4.32  [   1.38 sec. at Pass 3]
DE:   #PIs = 1087  #Luts =   941  Max Lvl =  11  Avg Lvl =   4.34  [   0.97 sec. at Pass 4]
DE:   #PIs = 1087  #Luts =   935  Max Lvl =  11  Avg Lvl =   4.40  [   1.33 sec. at Pass 5]
DE:   #PIs = 1087  #Luts =   927  Max Lvl =  12  Avg Lvl =   4.57  [   1.18 sec. at Pass 6]
DE:   #PIs = 1087  #Luts =   927  Max Lvl =  12  Avg Lvl =   4.57  [   1.61 sec. at Pass 7]
DE:   #PIs = 1087  #Luts =   927  Max Lvl =  12  Avg Lvl =   4.57  [   1.41 sec. at Pass 8]
DE:   #PIs = 1087  #Luts =   927  Max Lvl =  12  Avg Lvl =   4.57  [   1.68 sec. at Pass 9]
DE:   #PIs = 1087  #Luts =   926  Max Lvl =  12  Avg Lvl =   4.32  [   0.26 sec. at Pass 10]

yosys> opt_expr

3.79. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_merge -nomux

3.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.84. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.85. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $abc$44050$auto$blifparse.cc:362:parse_blif$44053 ($_DFFE_PP_) from module usbuart.

yosys> opt_clean

3.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 2 unused cells and 4718 unused wires.
<suppressed ~95 debug messages>

yosys> opt_expr

3.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_muxtree

3.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.89. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.91. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.92. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 2

yosys> opt_ffinv

3.95. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 2 inverters.

yosys> stat

3.96. Printing statistics.

=== usbuart ===

   Number of wires:               3359
   Number of wire bits:           7311
   Number of public wires:        1780
   Number of public wire bits:    5722
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1938
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                  312
     $_DFFE_PN1P_                    1
     $_DFFE_PP_                    610
     $_DFF_PN0_                     88
     $_DFF_PN1_                      1
     $lut                          922


yosys> shregmap -minlen 8 -maxlen 20

3.97. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.98. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.99. Printing statistics.

=== usbuart ===

   Number of wires:               3359
   Number of wire bits:           7311
   Number of public wires:        1780
   Number of public wire bits:    5722
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1938
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                  312
     $_DFFE_PN1P_                    1
     $_DFFE_PP0P_                  610
     $_DFF_PN0_                     88
     $_DFF_PN1_                      1
     $lut                          922


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.100. Executing TECHMAP pass (map to technology primitives).

3.100.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.100.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.100.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~2688 debug messages>

yosys> opt_expr -mux_undef

3.101. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~22321 debug messages>

yosys> simplemap

3.102. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_merge

3.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
<suppressed ~13035 debug messages>
Removed a total of 4345 cells.

yosys> opt_dff -nodffe -nosdff

3.105. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 7306 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.107. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.107.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
<suppressed ~936 debug messages>

yosys> opt_merge -nomux

3.107.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.107.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.107.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.107.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.107.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.107.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 38 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.107.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

3.107.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.107.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.107.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.107.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.107.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.107.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..

yosys> opt_expr

3.107.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

3.107.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_qLiHq6/abc_tmp_2.scr

3.108. Executing ABC pass (technology mapping using ABC).

3.108.1. Extracting gate netlist of module `\usbuart' to `<abc-temp-dir>/input.blif'..
Extracted 4178 gates and 5262 wires to a netlist network with 1082 inputs and 522 outputs.

3.108.1.1. Executing ABC.
DE:   #PIs = 1082  #Luts =   923  Max Lvl =  12  Avg Lvl =   4.76  [   0.15 sec. at Pass 0]
DE:   #PIs = 1082  #Luts =   923  Max Lvl =  12  Avg Lvl =   4.76  [   3.62 sec. at Pass 1]
DE:   #PIs = 1082  #Luts =   923  Max Lvl =  12  Avg Lvl =   4.76  [   0.99 sec. at Pass 2]
DE:   #PIs = 1082  #Luts =   923  Max Lvl =  12  Avg Lvl =   4.76  [   1.40 sec. at Pass 3]
DE:   #PIs = 1082  #Luts =   923  Max Lvl =  12  Avg Lvl =   4.76  [   1.24 sec. at Pass 4]
DE:   #PIs = 1082  #Luts =   923  Max Lvl =  12  Avg Lvl =   4.76  [   1.81 sec. at Pass 5]
DE:   #PIs = 1082  #Luts =   922  Max Lvl =  12  Avg Lvl =   4.50  [   0.38 sec. at Pass 6]

yosys> opt_expr

3.109. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.

yosys> opt_merge -nomux

3.110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usbuart..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.112. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usbuart.
Performed a total of 0 changes.

yosys> opt_merge

3.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usbuart'.
Removed a total of 0 cells.

yosys> opt_share

3.114. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.115. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 4392 unused wires.
<suppressed ~5 debug messages>

yosys> opt_expr

3.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module usbuart.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.118. Executing HIERARCHY pass (managing design hierarchy).

3.118.1. Analyzing design hierarchy..
Top module:  \usbuart

3.118.2. Analyzing design hierarchy..
Top module:  \usbuart
Removed 0 unused modules.

yosys> stat

3.119. Printing statistics.

=== usbuart ===

   Number of wires:               3356
   Number of wire bits:           7308
   Number of public wires:        1776
   Number of public wire bits:    5718
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1938
     $lut                          922
     dffsre                       1016


yosys> opt_clean -purge

3.120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usbuart..
Removed 0 unused cells and 1645 unused wires.
<suppressed ~1645 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.121. Executing Verilog backend.
Dumping module `\usbuart'.

Warnings: 281 unique messages, 282 total
End of script. Logfile hash: c061949097, CPU: user 27.49s system 1.88s, MEM: 98.10 MB peak
Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)
Time spent: 90% 6x abc (183 sec), 3% 58x opt_expr (6 sec), ...
real 76.95
user 182.99
sys 20.67
