Analysis & Synthesis report for mipsPipe_line
Thu Jul 09 18:48:48 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated
  7. Source assignments for stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated
  8. Parameter Settings for User Entity Instance: stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component
  9. Parameter Settings for User Entity Instance: stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component
 10. altsyncram Parameter Settings by Entity Instance
 11. Port Connectivity Checks: "stageMEM:Memory"
 12. Port Connectivity Checks: "stageEX:Execute"
 13. Port Connectivity Checks: "stageD:InsDecode"
 14. Port Connectivity Checks: "stageF:InsFetch|textMIPS:map_textMIPS"
 15. Port Connectivity Checks: "stageF:InsFetch"
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Jul 09 18:48:48 2015               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; mipsPipe_line                                   ;
; Top-level Entity Name              ; mipsPipe_line                                   ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; mipsPipe_line      ; mipsPipe_line      ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+--------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                        ; IP Include File                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+--------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |mipsPipe_line|stageF:InsFetch|textMIPS:map_textMIPS   ; C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |mipsPipe_line|stageMEM:Memory|dataMIPS:map_DataMemory ; C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; memText.mif          ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_v2d1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; memData.mif          ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_k1d1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                       ;
; Entity Instance                           ; stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stageMEM:Memory"                                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; readdatam   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; writeregm_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regwritem_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memtoregm_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stageEX:Execute"                                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; aluoute     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; writedatae  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; writerege   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aluoutovfl  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aluoutzero  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regwritee_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memtorege_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memwritee_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stageD:InsDecode"                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; rd1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signimmd  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rsd       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rtd       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdd       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; equald    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcbranchd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "stageF:InsFetch|textMIPS:map_textMIPS" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; wren ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stageF:InsFetch"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; pcplus4f ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instrf   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jul 09 18:48:35 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mipsPipe_line -c mipsPipe_line
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file mipspipe_line.vhd
    Info (12022): Found design unit 1: mipsPipe_line-mipsPipe_line_op
    Info (12023): Found entity 1: mipsPipe_line
Info (12021): Found 2 design units, including 1 entities, in source file textmips.vhd
    Info (12022): Found design unit 1: textmips-SYN
    Info (12023): Found entity 1: textMIPS
Info (12021): Found 2 design units, including 1 entities, in source file datamips.vhd
    Info (12022): Found design unit 1: datamips-SYN
    Info (12023): Found entity 1: dataMIPS
Info (12021): Found 2 design units, including 1 entities, in source file ulamips/ulamips.vhdl
    Info (12022): Found design unit 1: ulaMIPS-behavioral
    Info (12023): Found entity 1: ulaMIPS
Info (12021): Found 2 design units, including 1 entities, in source file stagewb/stagewb.vhd
    Info (12022): Found design unit 1: stageWB-behavioral
    Info (12023): Found entity 1: stageWB
Info (12021): Found 2 design units, including 1 entities, in source file stagemem/stagemem.vhd
    Info (12022): Found design unit 1: stageMEM-behavioral
    Info (12023): Found entity 1: stageMEM
Info (12021): Found 2 design units, including 1 entities, in source file stagef/stagef.vhd
    Info (12022): Found design unit 1: stageF-behavioral
    Info (12023): Found entity 1: stageF
Info (12021): Found 2 design units, including 1 entities, in source file stageex/stageex.vhd
    Info (12022): Found design unit 1: stageEX-behavioral
    Info (12023): Found entity 1: stageEX
Info (12021): Found 2 design units, including 1 entities, in source file stageex/mux21.vhd
    Info (12022): Found design unit 1: mux21-behavioral
    Info (12023): Found entity 1: mux21
Info (12021): Found 2 design units, including 1 entities, in source file staged/staged.vhd
    Info (12022): Found design unit 1: stageD-behavioral
    Info (12023): Found entity 1: stageD
Info (12021): Found 2 design units, including 1 entities, in source file somador/somador.vhd
    Info (12022): Found design unit 1: somador-Somador
    Info (12023): Found entity 1: somador
Info (12021): Found 2 design units, including 1 entities, in source file regmemwb/regmemwb.vhd
    Info (12022): Found design unit 1: regMEMWB-behavioral
    Info (12023): Found entity 1: regMEMWB
Info (12021): Found 2 design units, including 1 entities, in source file regifid/regifid.vhd
    Info (12022): Found design unit 1: RegIFID-reg_ifid
    Info (12023): Found entity 1: RegIFID
Info (12021): Found 2 design units, including 1 entities, in source file regidex/regidex.vhd
    Info (12022): Found design unit 1: RegIDEX-reg_idex
    Info (12023): Found entity 1: RegIDEX
Info (12021): Found 2 design units, including 1 entities, in source file regexmem/regexmem.vhd
    Info (12022): Found design unit 1: regEXMEM-behavioral
    Info (12023): Found entity 1: regEXMEM
Info (12021): Found 2 design units, including 1 entities, in source file pc/pc.vhd
    Info (12022): Found design unit 1: pc-PC
    Info (12023): Found entity 1: pc
Warning (12090): Entity "mux41" obtained from "Mux41/mux41.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file mux41/mux41.vhd
    Info (12022): Found design unit 1: mux41-behavioral
    Info (12023): Found entity 1: mux41
Info (12021): Found 2 design units, including 1 entities, in source file mux21/mux21mips.vhd
    Info (12022): Found design unit 1: mux21MIPS-behavioral
    Info (12023): Found entity 1: mux21MIPS
Info (12021): Found 2 design units, including 1 entities, in source file controlemips/controlemips.vhd
    Info (12022): Found design unit 1: controleMIPS-controleMIPS_op
    Info (12023): Found entity 1: controleMIPS
Info (12021): Found 2 design units, including 1 entities, in source file bregmips/bregmips.vhdl
    Info (12022): Found design unit 1: bregMIPS-behavioral
    Info (12023): Found entity 1: bregMIPS
Info (12127): Elaborating entity "mipsPipe_line" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(281): used implicit default value for signal "clk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(281): used implicit default value for signal "StallF" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(282): used implicit default value for signal "PCSrcF" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(283): used implicit default value for signal "PCJumpF" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(283): used implicit default value for signal "PCBranchF" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(283): object "PCPlus4F" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(283): object "InstrF" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(286): object "equalD" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(287): used implicit default value for signal "WriteRegW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(287): object "RsD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(287): object "RtD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(287): object "RdD" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(288): used implicit default value for signal "InstD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(288): used implicit default value for signal "PCPlus4D" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(288): used implicit default value for signal "AluOutM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(288): object "RD1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(288): object "RD2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(288): object "signImmD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(288): object "PCBranchD" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(291): used implicit default value for signal "RegWriteE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(291): used implicit default value for signal "MemtoRegE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(291): used implicit default value for signal "MemWriteE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(291): used implicit default value for signal "ALUSrcE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(291): used implicit default value for signal "RegDstE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(291): object "ALUOutOvfl" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(291): object "ALUOutZero" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(291): object "RegWriteE_S" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(291): object "MemtoRegE_S" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(291): object "MemWriteE_S" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(292): used implicit default value for signal "ForwardAE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(292): used implicit default value for signal "ForwardBE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(293): used implicit default value for signal "ALUControlE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(294): used implicit default value for signal "RtE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(294): used implicit default value for signal "RdE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(294): object "WriteRegE" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(295): used implicit default value for signal "RD1_E" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(295): used implicit default value for signal "RD2_E" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(295): used implicit default value for signal "SignImmE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(295): object "ALUOutE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(295): object "WriteDataE" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(298): used implicit default value for signal "RegWriteM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(298): used implicit default value for signal "MemtoRegM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(298): used implicit default value for signal "MemWriteM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(298): object "RegWriteM_S" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(298): object "MemtoRegM_S" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(299): used implicit default value for signal "WriteDataM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(299): object "ReadDataM" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(300): used implicit default value for signal "WriteRegM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mipsPipe_line.vhd(300): object "WriteRegM_S" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(303): used implicit default value for signal "memtoregW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(304): used implicit default value for signal "ALUoutW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mipsPipe_line.vhd(304): used implicit default value for signal "ReadDataW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "stageF" for hierarchy "stageF:InsFetch"
Warning (10541): VHDL Signal Declaration warning at stageF.vhd(46): used implicit default value for signal "mem_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at stageF.vhd(63): signal "PCF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at stageF.vhd(63): signal "plus4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at stageF.vhd(64): signal "PCF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at stageF.vhd(64): signal "plus4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at stageF.vhd(66): signal "PCSrcF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at stageF.vhd(67): signal "PCPlus4Sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at stageF.vhd(68): signal "PCBranchF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at stageF.vhd(69): signal "PCJumpF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at stageF.vhd(60): inferring latch(es) for signal or variable "PCsig", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "PCsig[0]" at stageF.vhd(60)
Info (10041): Inferred latch for "PCsig[1]" at stageF.vhd(60)
Info (10041): Inferred latch for "PCsig[2]" at stageF.vhd(60)
Info (10041): Inferred latch for "PCsig[3]" at stageF.vhd(60)
Info (10041): Inferred latch for "PCsig[4]" at stageF.vhd(60)
Info (10041): Inferred latch for "PCsig[5]" at stageF.vhd(60)
Info (10041): Inferred latch for "PCsig[6]" at stageF.vhd(60)
Info (10041): Inferred latch for "PCsig[7]" at stageF.vhd(60)
Info (12128): Elaborating entity "textMIPS" for hierarchy "stageF:InsFetch|textMIPS:map_textMIPS"
Info (12128): Elaborating entity "altsyncram" for hierarchy "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memText.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v2d1.tdf
    Info (12023): Found entity 1: altsyncram_v2d1
Info (12128): Elaborating entity "altsyncram_v2d1" for hierarchy "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated"
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/memText.mif -- setting all initial values to 0
Info (12128): Elaborating entity "pc" for hierarchy "stageF:InsFetch|pc:map_pc"
Info (12128): Elaborating entity "stageD" for hierarchy "stageD:InsDecode"
Warning (10541): VHDL Signal Declaration warning at stageD.vhd(16): used implicit default value for signal "RD1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at stageD.vhd(17): used implicit default value for signal "RD2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at stageD.vhd(19): used implicit default value for signal "signImmD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at stageD.vhd(21): used implicit default value for signal "RsD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at stageD.vhd(22): used implicit default value for signal "RtD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at stageD.vhd(23): used implicit default value for signal "RdD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at stageD.vhd(25): used implicit default value for signal "equalD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at stageD.vhd(28): used implicit default value for signal "PCBranchD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "stageEX" for hierarchy "stageEX:Execute"
Info (12128): Elaborating entity "mux21" for hierarchy "stageEX:Execute|mux21:map_mux21_1"
Info (12128): Elaborating entity "mux41" for hierarchy "stageEX:Execute|mux41:map_Mux41_1"
Info (12128): Elaborating entity "mux21MIPS" for hierarchy "stageEX:Execute|mux21MIPS:map_mux21MIPS_2"
Info (12128): Elaborating entity "ulaMIPS" for hierarchy "stageEX:Execute|ulaMIPS:map_ulaMIPS"
Warning (10492): VHDL Process Statement warning at ulaMIPS.vhdl(63): signal "a5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ulaMIPS.vhdl(65): signal "a5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ulaMIPS.vhdl(67): signal "a5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ulaMIPS.vhdl(80): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "stageMEM" for hierarchy "stageMEM:Memory"
Info (12128): Elaborating entity "dataMIPS" for hierarchy "stageMEM:Memory|dataMIPS:map_DataMemory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memData.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k1d1.tdf
    Info (12023): Found entity 1: altsyncram_k1d1
Info (12128): Elaborating entity "altsyncram_k1d1" for hierarchy "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated"
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/memData.mif -- setting all initial values to 0
Info (12128): Elaborating entity "stageWB" for hierarchy "stageWB:WriteBack"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "stageMEM:Memory|dataMIPS:map_DataMemory|altsyncram:altsyncram_component|altsyncram_k1d1:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "stageF:InsFetch|textMIPS:map_textMIPS|altsyncram:altsyncram_component|altsyncram_v2d1:auto_generated|q_a[31]"
Error (12061): Can't synthesize current design -- Top partition does not contain any logic
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 144 warnings
    Error: Peak virtual memory: 508 megabytes
    Error: Processing ended: Thu Jul 09 18:48:48 2015
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:03


