cocci_test_suite() {
	struct dsi_data {
		struct dw_dsi dsi;
		struct dsi_hw_ctx ctx;
	} cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 96 */;
	struct platform_driver cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 890 */;
	const struct of_device_id cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 884 */[];
	struct resource *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 825 */;
	struct device_node *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 824 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 821 */;
	struct dw_dsi {
		struct drm_encoder encoder;
		struct drm_bridge *bridge;
		struct mipi_dsi_host host;
		struct drm_display_mode cur_mode;
		struct dsi_hw_ctx *ctx;
		struct mipi_phy_params phy;
		u32 lanes;
		enum mipi_dsi_pixel_format format;
		unsigned long mode_flags;
		bool enable;
	} cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 82 */;
	const struct component_ops cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 816 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 793 */;
	struct dw_dsi *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 792 */;
	struct dsi_data *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 791 */;
	struct device *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 789 */;
	void *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 789 */;
	int cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 789 */;
	struct drm_bridge *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 776 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 775 */;
	struct dsi_hw_ctx {
		void __iomem *base;
		struct clk *pclk;
	} cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 77 */;
	const struct mipi_dsi_host_ops cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 752 */;
	struct mipi_dsi_device *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 729 */;
	struct mipi_dsi_host *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 728 */;
	const struct drm_encoder_funcs cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 699 */;
	const struct drm_encoder_helper_funcs cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 691 */;
	struct drm_connector_state *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 685 */;
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 684 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 675 */;
	struct drm_display_mode cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 646 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 645 */;
	const struct drm_crtc_helper_funcs *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 644 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 641 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 640 */;
	struct mipi_phy_params cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 613 */;
	void __iomem *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 575 */;
	struct dsi_hw_ctx *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 574 */;
	void cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 571 */;
	unsigned long cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 513 */;
	struct mipi_phy_params {
		u32 clk_t_lpx;
		u32 clk_t_hs_prepare;
		u32 clk_t_hs_zero;
		u32 clk_t_hs_trial;
		u32 clk_t_wakeup;
		u32 data_t_lpx;
		u32 data_t_hs_prepare;
		u32 data_t_hs_zero;
		u32 data_t_hs_trial;
		u32 data_t_ta_go;
		u32 data_t_ta_get;
		u32 data_t_wakeup;
		u32 hstx_ckg_sel;
		u32 pll_fbd_div5f;
		u32 pll_fbd_div1f;
		u32 pll_fbd_2p;
		u32 pll_enbwt;
		u32 pll_fbd_p;
		u32 pll_fbd_s;
		u32 pll_pre_div1p;
		u32 pll_pre_p;
		u32 pll_vco_750M;
		u32 pll_lpf_rs;
		u32 pll_lpf_cs;
		u32 clklp2hs_time;
		u32 clkhs2lp_time;
		u32 lp2hs_time;
		u32 hs2lp_time;
		u32 clk_to_data_delay;
		u32 data_to_clk_delay;
		u32 lane_byte_clk_kHz;
		u32 clk_division;
	} cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 42 */;
	struct dw_dsi cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 38 */;
	enum mipi_dsi_pixel_format cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 289 */;
	u64 cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 133 */;
	u32 cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 121 */;
	struct mipi_phy_params *cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 121 */;
	const struct dsi_phy_range cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 108 */[];
	struct dsi_phy_range {
		u32 min_range_kHz;
		u32 max_range_kHz;
		u32 pll_vco_750M;
		u32 hstx_ckg_sel;
	} cocci_id/* drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c 101 */;
}
