[
    {
        "source": "_xtop_abb",
        "amount": 5,
        "chunked": true,
        "knowledge": [
            {
                "doc_id": "_xtop_abb_0001",
                "chunk_id": "_xtop_abb_0001_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Abbreviation\n\n在使用XTop工具优化时序的过程中，常见的缩略语如下：\nEDA:\tElectronic Design Automation\nECO:\tEngineering Change Order\nOCV:\tOn Chip Variation\nAOCV:\tAdvanced On Chip Variation\nSOCV:\tStatistical On Chip Variation\nPOCV:\tParametric On Chip Variation, same as SOCV\nLVF:\tLiberty Variation Format\nSTA:\tStatic Timing Analysis\nPnR, PR:\tPlacement and Route\nMCMM:\tMulti-Corner Multi-Mode\nSDF:\tStandard Delay Format\nPT:\tPrime Time, 一款EDA领域常用于做STA的软件，导出sta data文件\nDFF:\tD flip-flop, D触发器，一般在芯片设计中用作寄存器\nDRV:\tDesign Rule Violations, 包含transistion violations, capacitance violations, fanout violations, SI violations, noise glitch violations",
                "chunk_size": 205
            },
            {
                "doc_id": "_xtop_abb_0002",
                "chunk_id": "_xtop_abb_0002_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Abbreviation\n\n时序路径（Timing Path）\n时序路径是电路中信号传播的路径。每条时序路径都有一个起点和一个终点。有效的起点包括模块的输入端口和同步单元的时钟输入端。有效的终点包括模块的输出端口和同步单元的数据输出端。按照时序路径的起点和终点不同，可以将时序路径分为下列四种：\n从模块输入端口到同步单元的数据输入端\n从同步单元的时钟输入端到同步单元的数据输入端\n从同步单元的时钟输入端到模块输出端口\n从模块输入端口到模块输出端口\n\n所谓的“关键路径”（Critical Path），通常是指同步逻辑电路中，组合逻辑时延最大的路径，也就是对设计能起决定性影响的时序路径。",
                "chunk_size": 175
            },
            {
                "doc_id": "_xtop_abb_0003",
                "chunk_id": "_xtop_abb_0003_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Abbreviation\n\n信号到达时间（Arrival Time）\n简称AT，表示信号从时序路径的起点到达路径上某一点的实际时间，等于信号到达该条路径起点的时间加上信号在该条路径上的逻辑单元及互连线之间传递延时的总和。\n信号要求时间（Required Time）\n简称RT，表示信号从时序路径的起点到达路径上某一点的要求时间。信号要求时间和时钟周期以及器件本身相关。\n时序余量（Slack）\n表示在时序路径上的某一特定点处的信号要求时间与信号到达时间的差。Slack值的正负表示该信号的达到时间是否满足时序约束。正值表示满足，负值表示不满足。时序余量出现负值，意味着电路出现了时序违反，需要进行电路修正。\n建立时间（Setup Time）\n是指同步单元的时钟信号有效沿（上升沿或者下降沿）到来以前，数据保持稳定不变的最小时间。所谓时钟有效沿，指在同步单元的时钟信号发生对应翻转时，同步单元会锁存相应的数据信号。\n保持时间（Hold Time）\n是指同步单元的时钟信号有效沿（上升沿或者下降沿）到来以后，数据保持稳定不变的最小时间。如果不满足hold约束，同样不能保证数据信号被正确的锁存。\n恢复时间（Recovery Time）\n指同步单元的异步控制信号（如清零或置位信号）在下个时钟有效沿来临之前变无效的最小时间。没有预留足够时间来恢复至正常状态，那么就不能保证同步单元的正常工作。\n去除时间（Removal Time）\n指同步单元的异步控制信号（如清零或置位信号）在本个时钟有效沿之后变无效的最小时间。如果保证不了这个去除时间，就不能保证有效地屏蔽这个时钟有效沿。",
                "chunk_size": 398
            },
            {
                "doc_id": "_xtop_abb_0004",
                "chunk_id": "_xtop_abb_0004_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Abbreviation\n\nSetup Timing修复\n在数字同步电路中，为了确保输入信号可以被有效的时钟跳沿所采样，必须要求输入的数据信号在有效时钟跳沿来临之前一段时间就准备好。如果同步单元之间的组合逻辑通路较长，延时较大，数据信号在时钟跳沿来临时仍然准备不好，导致电路不能正常工作。因此，Setup时序修复的目标就是尽量加快数据通路的信号传递（或者相应的减慢接收时钟路径的信号传递），从而满足Setup建立时间的时序约束。\nHold Timing修复\n在数字同步电路中，为了确保输入信号可以被有效的时钟跳沿所采样，必须要求输入的数据信号在有效时钟跳沿来临之后仍然保持稳定一段时间。如果同步单元之间的组合逻辑通路较短，延时较小，数据信号在时钟跳沿来临后不久就发生变化，同样会导致电路不能正常工作。因此，Hold时序修复的目标就是尽量减慢数据通路的信号传递（或者相应的加快发射时钟路径的信号传递），从而满足Hold保持时间的时序约束。\nMax-Transition修复\n在数字同步电路中，为了确保输入信号可以被时钟正确采样，对信号翻转波形有特定的要求。通常来讲，Transition时间描述的是信号从20%变化到80%的时间。Max-Transition时序约束就是要求信号的Transition时间不能过长，从而保证信号的质量。线网的驱动单元驱动能力弱，线网的负载过大等因素都会导致Max-Transition时序违反。",
                "chunk_size": 334
            },
            {
                "doc_id": "_xtop_abb_0005",
                "chunk_id": "_xtop_abb_0005_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Abbreviation\n\nXTop工具提供下面的优化方法，对时序路径进行ECO调整。通过改变时序路径上的信号传递时延来实现时序收敛。\n缓冲器单元插入\n由于缓冲器单元不改变电路的逻辑功能，因此缓冲器单元插入成为了时序优化中最常用的优化方法。下图给出的例子，在修复Hold保持时间时序违反，可以在时序路径上插入缓冲器单元来增加该时序路径的延迟，从而优化Hold保持时序。虽然可以在时序违反点上直接插入缓冲器单元来修复Hold保持时序，但新插入的单元会占用芯片的资源，会增加芯片面积和芯片功耗。特别是在时序违反点较多的情况下，需要优先选取效率较高的电路节点进行缓冲器单元的插入。\n单元尺寸变换\n在标准单元库中，同一类型的单元通常提供了不同的尺寸大小，它们具有不同的驱动能力（例如，缓冲器单元会包含BUFX1、BUFX2、BUFX4、BUFX8等不同单元）。因此可以利用同类单元之间的尺寸变换，来实现在不改变电路功能的前提下，调整时序路径上的延迟。下图给出的例子，在修复Setup建立时间时序违反，可以将较小尺寸的AND单元变换为较大尺寸的AND单元，增加其驱动能力，从而为了加快时序路径的信号传递，优化Setup建立时序。需要注意的是，由于单元的面积不同，可能会对合理化布局带来影响。例如，在物理布局比较稠密的区域，进行单元由小变大的ECO操作，可能会影响周围其它的单元。如果变化较大，特别是牵扯到物理布线的变化调整，可能最终的结果会和预期有较大偏差。\n长线网分裂\n长线网分裂，是修复Setup建立时间时序违反和Max-Transition时序违反较常用的一种优化方法。线网长度越长，对驱动单元的负载越大，很可能带来时延太慢或transition变差等结果。下图给出的例子，在修复Setup建立时间时序违反，通过在长线网上插入缓冲器单元，将信号进行中继，可以有效地优化Setup建立时序和Transition时序。需要注意的是，在使用长线网分裂的优化过程中，需要尽量保持物理布线与原始布线的一致性。否则物理实现工具最终的结果可能会与期望相差较多，由于不同的物理布线走线拓扑或者额外的通孔带来的误差也会使时延计算准确度大大降低。",
                "chunk_size": 524
            }
        ]
    },
    {
        "source": "_xtop_application",
        "amount": 14,
        "chunked": true,
        "knowledge": [
            {
                "doc_id": "_xtop_application_0001",
                "chunk_id": "_xtop_application_0001_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Applications\n\nQ：用XTop 做design setup，导入design，脚本应该怎么写？\nA：\n···\nxtop> set_parameter max_thread_number {8}\nxtop> create_workspace workspace_name -overwrite\nxtop> link_reference_library -format lef \"tech.lef cell.lef\"\nxtop> define_designs -verilogs \"blockA.v blockB.v top.v\" -defs \"blockA.def blockB.def top.def\"\nxtop> set_site_map {unit core12T}\nxtop> import_designs\nxtop> check_placement_readiness\n···",
                "chunk_size": 129
            },
            {
                "doc_id": "_xtop_application_0002",
                "chunk_id": "_xtop_application_0002_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Applications\n\nQ：用XTop 做mcmm，配置多个corner工艺角多个mode模式，脚本应该怎么写？\nA：\n···\nxtop> create_corner corner1\nxtop> create_mode mode1\nxtop> create_scenario -corner {corner1} -mode {mode1} {scenario1}\nxtop> link_timing_library -corner {corner1} -search_type min_max {lib1.lib lib2.lib}\n···",
                "chunk_size": 98
            },
            {
                "doc_id": "_xtop_application_0003",
                "chunk_id": "_xtop_application_0003_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Applications\n\nQ：用XTop 读入timing data，脚本应该怎么写？\nA：\n···\nxtop> read_timing_data -data_dir $sta_data\n···",
                "chunk_size": 40
            },
            {
                "doc_id": "_xtop_application_0004",
                "chunk_id": "_xtop_application_0004_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Applications\n\nQ：用XTop 检查读入的LEF库及LIB库文件是否正确，脚本应该怎么写？\nA：\n···\nxtop> check_inst_reference_library\nxtop> check_inst_timing_library\n···",
                "chunk_size": 54
            },
            {
                "doc_id": "_xtop_application_0005",
                "chunk_id": "_xtop_application_0005_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Applications\n\nQ：用XTop 修Timing，整体的流程脚本应该怎么写？\nA：\n···\nsource design_setup.tcl\nsource mcmm.tcl\nread_timing_data -data_dir $sta_data\nsave_workspace\n\ncheck_inst_reference_library\ncheck_inst_timing_library\ncheck_library_completeness\n\n#source timing_scripts/setup_fix.tcl\n#source timing_scripts/hold_fix.tcl\n#source timing_scripts/transition_fix.tcl\n#source timing_scripts/trans_setup_hold_fix.tcl\n#source timing_scripts/capacitance_fix.tcl\n#source timing_scripts/leakage_power_opt.tcl\n#source timing_scripts/area_opt.tcl\n#source timing_scripts/si_fix.tcl\n#source timing_scripts/fanout_fix.tcl\n#source timing_scripts/wire_length_fix.tcl\n\n# Interactive ECO\nstart_gui\n···",
                "chunk_size": 185
            },
            {
                "doc_id": "_xtop_application_0006",
                "chunk_id": "_xtop_application_0006_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Applications\n\nQ：用XTop 修hold timing，脚本应该怎么写？\nA：\n···\nset_parameter eco_buffer_list_for_hold {BUF1 DEL1 DEL2}  ;# set buffers used to fix hold violations in eco.\nset_parameter eco_cell_classify_rule {cell_attribute}  ;# set the cell classify rule for gate sizing: cell_attribute, nominal_keywords, and nominal_regex.\nset_parameter eco_cell_match_attribute {footprint} ;# set the size cell attribute matching type: footprint, user_function_class, pin_function.\nset_parameter eco_cell_nominal_swap_keywords {lvt@l30 lvt@l40 svt@l30 svt@l40 hvt@l30 hvt@l40}  ;# set the nominal keywords for swapping cells.\nset_parameter eco_cell_nominal_sizing_pattern {D([0-9]+)BWP}  ;# set the nominal pattern for sizing cells.\n\nset report_dir \"report\"\nredirect -file $report_dir/mem.log {puts \"Before opt the memory is [mem] KB.\"}\nredirect -file $report_dir/pre_opt.rpt {summarize_gba_violations -exclude_path -as_reference -hold}\nredirect -file $report_dir/pre_opt.rpt -append {summarize_gba_violations -exclude_path -as_reference -setup}\n\nfix_hold_gba_violations -size_cell_only -size_rule nominal_keywords -hold_target 0.005 -setup_margin 0.01\nfix_hold_gba_violations -effort high -hold_target 0.005 -setup_margin 0.01\n\nredirect -file $report_dir/mem.log -append {puts \"After opt the memory is [mem] KB.\"}\nredirect -file $report_dir/post_opt.rpt {summarize_eco_actions}\nredirect -file $report_dir/post_opt.rpt -append {summarize_gba_violations -exclude_path -with_reference -with_delta -hold}\nredirect -file $report_dir/post_opt.rpt -append {summarize_gba_violations -exclude_path -with_reference -with_delta -setup}\n\nset eco_output_dir \"eco_output\"\nwrite_design_changes -format ICC -eco_file_prefix xtop_opt_icc -output_dir $eco_output_dir\nwrite_design_changes -format ICC2 -eco_file_prefix xtop_opt_icc2 -output_dir $eco_output_dir\nwrite_design_changes -format INNOVUS -eco_file_prefix xtop_opt_innovus -output_dir $eco_output_dir\nwrite_design_changes -format PT -eco_file_prefix xtop_opt_pt -output_dir $eco_output_dir\n···",
                "chunk_size": 568
            },
            {
                "doc_id": "_xtop_application_0007",
                "chunk_id": "_xtop_application_0007_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Applications\n\nQ：用XTop 修setup timing，脚本应该怎么写？\nA：\n···\nset_parameter eco_buffer_list_for_setup {BUF2 BUF4 BUF6}  ;# set buffers used to fix setup\n\nset_parameter eco_cell_classify_rule {cell_attribute}  ;# set the cell classify rule for gate sizing: cell_attribute, nominal_keywords, and nominal_regex\nset_parameter eco_cell_match_attribute {footprint} ;# set the size cell attribute matching type: footprint, user_function_class, pin_function\nset_parameter eco_cell_nominal_swap_keywords {lvt@l30 lvt@l40 svt@l30 svt@l40 hvt@l30 hvt@l40}  ;# set the nominal keywords for swapping cells.\nset_parameter eco_cell_nominal_sizing_pattern {D([0-9]+)BWP}  ;# set the nominal pattern for sizing cells.\n\nset report_dir \"report\"\nredirect -file $report_dir/mem.log {puts \"Before opt the memory is [mem] KB.\"}\nredirect -file $report_dir/pre_opt.rpt {summarize_gba_violations -exclude_path -as_reference -setup}\n\nfix_setup_gba_violations -methods \"size_cell\" -effort high -setup_target 0.005 -hold_margin 0.0\nfix_setup_gba_violations -methods \"size_cell\" -size_rule nominal_keywords -setup_target 0.005 -hold_margin 0.0\nfix_setup_gba_violations -methods \"insert_buffer\" -setup_target 0.005 -hold_margin 0.0\n\nredirect -file $report_dir/mem.log -append {puts \"After opt the memory is [mem] KB.\"}\nredirect -file $report_dir/post_opt.rpt {summarize_eco_actions}\nredirect -file $report_dir/post_opt.rpt -append {summarize_gba_violations -exclude_path -with_reference -with_delta -setup}\n\nset eco_output_dir \"eco_output\"\nwrite_design_changes -format ICC -eco_file_prefix xtop_opt_icc -output_dir $eco_output_dir\nwrite_design_changes -format ICC2 -eco_file_prefix xtop_opt_icc2 -output_dir $eco_output_dir\nwrite_design_changes -format INNOVUS -eco_file_prefix xtop_opt_innovus -output_dir $eco_output_dir\nwrite_design_changes -format PT -eco_file_prefix xtop_opt_pt -output_dir $eco_output_dir\n···",
                "chunk_size": 538
            },
            {
                "doc_id": "_xtop_application_0008",
                "chunk_id": "_xtop_application_0008_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Applications\n\nQ：How to 定义多层次的Design？\nA：对于复杂SoC Design，多是层次化hierarchy design。\n目前，XTop支持两种方式import design：\n方法一\n使用 create_design_definition 命令 \n···\n % create_design_definition -name sub2 -verilogs /home/user/date/sub2.v -def /home/user/date/sub2.def\n % create_design_definition -name top  -verilogs /home/user/date/top.v -def /home/user/date/top.def\n % import_designs\n···\n如果客户知道Design的层次关系，推荐使用方法[1]，要求必须遵守“自底向上”的顺序发create_design_definition命令。\n\n方法二\n使用 define_designs 命令 \n···\n   % define_designs -verilogs \"/home/user/date/sub1.v /home/user/date/top.v\" \\\n                    -def \"/home/user/date/sub1.def /home/user/date/top.def\"\n   % import_designs\n···\n如果客户并不清楚层次信息，也可以使用方法[2]，工具会根据给定的多个 .v/.def 文件自动去分析层次顺序。但是，文件一定要给全！",
                "chunk_size": 254
            },
            {
                "doc_id": "_xtop_application_0009",
                "chunk_id": "_xtop_application_0009_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Applications\n\nQ：How to fix 高频模块hold，使用PBA的setup margin？\nA:\n当已经用XTop fix 完一轮hold timing，剩余timing violation相对较少的时候，可以考虑利用PBA的setup margin来进一步修复。\n（如果一开始就进行的话，会导致从setup里写出的timing report太大）\n\n分步指南\nSTEP.1\n收集所有hold的violation endpoint，这里提供基于pin slack 收集hold violation相关的点，\n可以规避从hold report里抓取所有相关pin时因为nwrost不够而漏pin的情况；\n在所有的hold session里执行下面的语句,最后把每个scenario下的endpoint汇集成一个list，以供STEP.2使用。\necho [get_att [get_pins -hierarchical -filter \" min_fall_slack <0 || min_rise_slack < 0 && is_hierarchical == false && pin_direction == in\"] full_name] >> hold_pin_list \nset all_hold_pin_lists [list pin_a pinb]  ;# 将所有的hold 相关的pin变成一个变量\n\nSTEP.2\n在每个load 好的setup的pt session里，执行下面两条命令：\nsource pt_util2_through_pin.tcl  ;# source attachment files  pt_util2_t...pin.tcl\nreport_pba_paths_for_icexplorer -scenario_name scenario_name -dir ./ -delay_type max  -max_paths 1000000 -nworst 30   \\\n                                                    -setup_threshold 100 -hold_threshold 0 -pba_mode path -pin_list $all_hold_pin_lists\nSTEP.3\n将所有的dump的path的报告文件copy 到之前已经dump的timing path的目录下。\n\nSTEP.4\n在XTop的timing_fix 脚本里，read_timing_data -dir $dir  命令后面增加一个参数。\n这个参数是默认参考setup_path_slack，如果没有path_slack 则参考gba的slack；\nset_parameter eco_setup_margin_source setup_path_slack\n\nSTEP.5\n正常的启动xtop run fix 即可。",
                "chunk_size": 445
            },
            {
                "doc_id": "_xtop_application_0010",
                "chunk_id": "_xtop_application_0010_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Applications\n\nQ：How to 使用 debug_pins输出详细原因？\nA：\n不管是原因显示限制也好，是设计惯例也好，还是用户理解难度也好，XTop针对一种方法，只记录一个原因。  \n一般情况下，我们记录最后尝试有gain的方案的原因，虽然这个原因可能不是你最喜欢的。  \n从原因统计的角度来看，这样也够了，我们也不希望用户追着某个点去调试原因对不对。\n\n打开debug_level，然后用only_pin是去修，再看看log信息。这种方法都有一个问题，就是原因未必能原样重现，毕竟很多原因是由于前面的动作占用资源，从而影响到当前点的，这时只能打出详细的巨大的log，才可能重现当前点的原因。\n\n分步指南\n如果客户就想知道某个点为什么是这个原因，详细log是绕不过去的，但是太过巨大也是个代价。\n为此，在各个auto opt里命令增加了debug_pins选项，用法和only_pins类似，默认为空，不影响结果。 \n···\n> fix_hold_path/gba_violations  ...  -debug_pins ...\n> fix_setup_path/gba_violations ...  -debug_pins ...\n> fix_transition/capacitance/fanout/si/wire_length_violations ...  -debug_pins ...\n> optimiza_leakage_power/design_area ...  -debug_pins ...\n···\n\n当你想调试某些点的具体原因时，设置debug_pins，在优化时，当访问到这些点时，会自动打出详细的log。\n而其它点则用默认的log_level，不输出信息。当所有的debug_pins都被访问过，则不再做任何优化动作，只更新时序。\n\n注意:\ndebug_pins不影响其它参数的设置，你依然可以使用only_pins或者violations之类的选项。\n如果debug_pins设置的不合适，某个pin一直访问不到，则跟正常优化一样，不会主动终止优化。",
                "chunk_size": 391
            },
            {
                "doc_id": "_xtop_application_0011",
                "chunk_id": "_xtop_application_0011_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Applications\n\nQ：How to 在95%设计阶段推广XTop的使用？\nA：\n背景\n来自于上海site 闫家铭和他带的王午悦等，在他们实际项目中，曾经遇到95%try run的时候看到hold只剩余了1000条的样子，\n以为没有风险，结果final的时候最后hold violation的点都分布在一个20x20的区域，完全没有地方去fix hold violation，\n最后不得不通过搬cell来腾空修timing\n\n4月份肖永亮team 培训的时候，肖永亮也着重提了把问题提前发现，调整PR策略，为final做准备。\n这个在PL层面还是乐于让下面的人做的，这样可以减少后期不可控因素。\n\n做法\n家铭他这个小组在95%或者pre-final的时候就跑xtop fix timing，把遇到的density 高的地方的相关逻辑记录下来，下次PR的时候这一块逻辑家padding或者控制density。对于跟IP等相关的break setup或者no margin的path，判定需要margin，下次CTS的时候针对性增加设置。\n经过对所有不可修的问题都分析一下，把风险点都解决。\n \n结果\n家铭反馈，经过这样的设置和迭代，他们100%的时候一轮基本上都timing clean了，剩余的很少。\n这个相当于把xtop的使用周期从原来100%为主，拓展到95%+100%，使用周期相当于增加了接近1倍的时间。",
                "chunk_size": 309
            },
            {
                "doc_id": "_xtop_application_0012",
                "chunk_id": "_xtop_application_0012_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Applications\n\nQ：How to 找到design中的IO pins？\nA：\nAE反映XTop用 summarize_gba_violations -io_only或-r2r_only，分类后的数目和PT差得比较大（PT用的report_global_timing）。\n\nXTop里识别IO pins的做法有两个：\n1. 读sta_data下面的ilm文件（老版本）\n2. 通过指令identify_io_path_pins（新版本）。\n具体来说，如果读取ilm文件，由于ilm文件是通过脚本从PT里抓出来的，可见这个文件本身就不能和PT自己的report_global_timing一致。如果执行命令identify_io_path_pins，在执行后XTop内部自己识别IO pins，取消从ilm文件读入的结果，且不可逆。\n\nIO pins分为几个部分：\n从output ports向前trace所有的fanin，那么这些fanin和ports都是IO pins，对应io->io, reg->io\n对于每个input port，如果有data path通过这个port，那么data path上所有的pin都是IO pins（这里的path把hold/setup分别统计，对应hold path/setup path）；如果没有data path通过这个port，先从port向后trace，跳过非buffer/inverter的cell，直到endpoints，从这些endpoints再向前trace所有fanin。这样反复做一次trace的目的是避开非buffer/inverter path上的endpoints。这部分对应io->reg\n合并上述结果\n\n其它\n给get_io_path_pins增加了-hold/-setup选项，目的是对应上面hold path/setup path，如果完全没有path，这两个选项报出来的结果是一样的。尽量给path，如果没有path，而PT有，这就比它少了很多东西，结果很难一致。\nsummarize hold/setup的时候只看endpoints，理论上只找endpoints就行了，上面找fanin pin是因为summarize transition还需要这些pin。",
                "chunk_size": 363
            },
            {
                "doc_id": "_xtop_application_0013",
                "chunk_id": "_xtop_application_0013_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Applications\n\nQ：How to 查看bottleneck分析结果及Path View？\nA：\nXTop提供自动的bottleneck analysis。结果表格中的各栏所代表的意思如下。\n\n分步指南\n1. 如果是 Data Path\n\n1.1. 对于Setup Timing\na) bottleneck = 三级联动incr delay * violated path count.(只计算driver 点)   三级联动incr delay = c1*0.5+net*0.3+c2*0.2\nb) Incr :对应report里Incr，经过该点所有path中Incr最大值。\nc) Trans:对应report里Trans, 经过该点所有path中Trans最大值。\nd) Cap:对应report里Cap, 经过该点所有path中Cap最大值。\ne) Fanout: Net fanout.\nf) SI: 对应report里Delta, 经过该点所有path中Delta最大值。\ng) Path#: 经过该点所有violated path count.\nh) Margin:经过该点GBA hold slack,所有scenario(除了skip scenario)中最小值。优先取得PBA, 若没有取得GBA的。\ni) WNS: 经过该点path 中slack最大值。\nj) TNS:所有violated path slack 之和。\nk) length: Net length(如果是hierarchy,包括sub design net length.\n \n\n1.2. 对于Hold Timing\na) bottleneck: qMin(slack, setupMargin);   setupMargin = margin/ratio. (margin 同 h); ration : library 中buffer qMax(maxDelay/minDelay)。\nf) SI: 对应report里Delta, 经过该点所有path中Delta最小值。\nh) Margin:经过该点的GBA Setup slack,所有scenario(除了skip scenario)中最小值。其他column值同setup。\n\n\n2. 如果是 Clock Path\na) Setup/hold bottleneck: (|launchPath – capturePath|*|launchPath – capturePath|)/(|launchPath – capturePath| + commonPath).\nb) L-WNS: launch path wns, 若这个点没有Launch path, 则取capture path end point 所在cell out put pin GBA setup/hold slack (除skip scenario中最小值)。\nc) L_TNS: 所有launch path TNS.\nd) C-WNS: capture path wns, 若这个点没有capture path, 则取launch path end point realted D pin GBA setup/hold slack(除skip scenario中最小值)。\ne) C-TNS: capture path TNS.\nf) L_Path#: Launch Path count.\ng) C_Path#: capture path count.\nh) Common#: common path count.\n\nTiming path view 中各种颜色的含义如下：\n红色： incr 值 top 20%的点。\n蓝色： common path 最后一个common point.\n玫红： eco action touch object.\n\nWhat is complete conflict path?\n-- All data path point margin is  < 0.0;(margin: 优先取PBA所有Scenario中最worst, 若没有path, 取GBA中最worst.",
                "chunk_size": 656
            },
            {
                "doc_id": "_xtop_application_0014",
                "chunk_id": "_xtop_application_0014_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Applications\n\nQ：How to 检查license的使用情况？\nA：\nXTop 的 release 包内，自带了 lmutil 工具，可以检查 license 的使用情况。\n脚本具体位置\n以1912版本为例：icexplorer-xtop-2019.12.formal-Linux-x86_64-20200426/license/ 目录下\nlmgrd\nlmutil\n\n运行命令，检查licenser server 版本：\n% .../icexplorer-xtop-2019.12.formal-Linux-x86_64-20200426/license/lmutil lmstat\nlmutil - Copyright (c) 1989-2015 Flexera Software LLC. All Rights Reserved.\nFlexible License Manager status on Thu 7/9/2020 15:22\n\nLicense server status: 59001@horn\n    License file(s) on horn: /work/lmtool/etc/license_horn.dat:\n\n      horn: license server UP (MASTER) v11.13.1\n\nVendor daemon status (on horn):\n\n  empyrean: UP v11.13.1\n\n\n运行命令，检查licenser 的占用情况：\n% .../icexplorer-xtop-2019.12.formal-Linux-x86_64-20200426/license/lmutil lmstat -a -c port@licenseserver\nUsers of XTop:  (Total of xxx licenses issued;  Total of xxx licenses in use)\n  \"XTop\" v2007.08, vendor: empyrean, expiry: 31-dec-2020\n  floating license\n    ganzhsh s102 /dev/pts/114 (v2007.08) (horn/59001 19793), start Fri 6/19 17:16\n...",
                "chunk_size": 453
            }
        ]
    },
    {
        "source": "_xtop_debug",
        "amount": 17,
        "chunked": true,
        "knowledge": [
            {
                "doc_id": "_xtop_debug_0001",
                "chunk_id": "_xtop_debug_0001_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\nReference Pin\nXTop在scan扫描的时候，存在 “reference pin” 的概念。\ninsert buffer fix hold的reference pin是input pin，除此以外，其他所有都是output pin。\n一般来说，fail reason会标在reference pin上，但fix transition/si，也会标在net上所有的input pin。",
                "chunk_size": 70
            },
            {
                "doc_id": "_xtop_debug_0002",
                "chunk_id": "_xtop_debug_0002_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\ndebug_level\n设置TCL临时变量：> set opt_log_level debug_level，然后正常做fix。\nfix完成后在workspace/sta_log/下会生成brief_xxxx.log 文件。其中包含XTop计算的一些过程，以及converter对不同candidate的选择和处理。\n当对这部分有怀疑时，可以打开debug_level，但注意打开后产生的brief log可能会比较大（参考only_pins/debug_pins）。\nlog分为几个部分，以size cell为例，首先可以找到”start reference pin”的行，例如：\n\n![brief log中对每个candidate的合法性（legal）、增益（gain）和失败原因（fail reason）情况的示意图](resources/images/_xtop_debug/img_page0001_fig0001.png) \n\n 这里显示了对每个candidate的legal情况，gain和fail reason。\n至于详细的计算过程，可以选中某一个candidate向上搜索，例如INVD0EPHVT，找到StartEval这里：\n\n![选中某一个candidate（以INVD0EPHVT为例）向上搜索找到StartEval并查看driver的时序数据的示意图](resources/images/_xtop_debug/img_page0002_fig0001.png)\n\n 首先是对driver的计算，可以看到orgMaster和newMaster是一样的。接着往下，才是当前需要size的cell：\n\n![查看当前需要size的cell信息的示意图](resources/images/_xtop_debug/img_page0002_fig0002.png) \n\n 再往后是Loader Delta，和gain的信息。一般会evaluate多个cell，容易看错。",
                "chunk_size": 338
            },
            {
                "doc_id": "_xtop_debug_0003",
                "chunk_id": "_xtop_debug_0003_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\nFail Reason的标注原则\nfail reason原则上是try的最后一个candidates上产生的reason，但某些情况也会做调整，不完全精确，但参考分布还是可以的。有一个特殊情况会是在fix path的时候，XTop会把修不好的path上的clock pin标记为used_as_clock。\n\n如果没有fail reason，一般有以下4种情况：\n1. 不是reference pin，\n2. 因为某些原因不在扫描范围内，比如clock/特殊的点， \n3. run了多轮被清掉了（可以参考俊葳写的FAQ文档： xtop_fail_reason.docx）， \n4. 已经是best solution，但仍然修不好。",
                "chunk_size": 139
            },
            {
                "doc_id": "_xtop_debug_0004",
                "chunk_id": "_xtop_debug_0004_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\n观察run time/memory\n除了XTop本身的log，另外还有两个log可以查看run time/memory相关的信息：\n一是workspace/sta_log/sta.log，可以看到design信息和build timing graph/read timing data的情况，如下图所示：\n\n![sta.log中查看design信息和build timing graph/read timing data相关信息的示意图](resources/images/_xtop_debug/img_page0003_fig0001.png) \n\n \n二是workspace/sta_log/brief_xx.log，在开头和末尾，对应fix的信息。利用这些log可以简单判断出大概哪一步存在问题，如下图所示：\n\n![brief_xx.log中显示fix详细信息的示意图](resources/images/_xtop_debug/img_page0003_fig0003.png)",
                "chunk_size": 161
            },
            {
                "doc_id": "_xtop_debug_0005",
                "chunk_id": "_xtop_debug_0005_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\nonly_pins/pin_list/debug_pins\nonly_pins，是指在full design graph中只修这些pin，一般用来debug某个pin的计算（比如和manual对比，或者因为brief log过大），必须给reference pin。\npin_list，是指修pin expanded graph中的pin，对于hold/setup，expanded graph是所有fanin/fanout，对于transition，是整条net，所以这里即使不给refrence pin也会修下去。\ndebug_pins，是修到给的pin为止，并且在该pin上自动打开debug_level，一般用来debug用only_pins无法复现的问题（因为随着eco动作进行，pin的环境发生了变化），其他和only_pins类似。\n遇到问题最好能定位到某一个点，某一条path，再利用only_pins来缩短debug时间，观察数据和结构的特殊性，便于构造case复现问题。",
                "chunk_size": 185
            },
            {
                "doc_id": "_xtop_debug_0006",
                "chunk_id": "_xtop_debug_0006_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\nGain Threshold\n对于Hold/Setup fix，XTop提供了一个参数eco_gain_threshold，并且在内部还有一个min buffer delay，以它们的和作为最终的gain threshold。\n具体值可以在brief log中看到：\n\n![brief log内关于gain threshold的示意图](resources/images/_xtop_debug/img_page0004_fig0001.png)",
                "chunk_size": 80
            },
            {
                "doc_id": "_xtop_debug_0007",
                "chunk_id": "_xtop_debug_0007_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\nMIB Pin\nXTop提供了get_mib_pins的命令，可以利用这个命令查看mib pin的顺序。\n某些情况下driver pin和load pin的顺序是不一致的，特别是mib数量较多时，容易引发问题。\n很多时候mib pin上面的slack/margin是不一致的，可能某个mib > 0，某个mib<0，\n遇到奇怪的现象要注意是否为mib，并用report_annotated_data验证。",
                "chunk_size": 101
            },
            {
                "doc_id": "_xtop_debug_0008",
                "chunk_id": "_xtop_debug_0008_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\nDon't Use/Touch\nsize cell时经常发现有些cell无法作为candidate，这时可以检查honor_timing_library_dont_use这个参数，\n同时用report_matched_cells/report_cell_classification这样的命令来确定candidates。\ndon’t touch可参考已有文档。",
                "chunk_size": 58
            },
            {
                "doc_id": "_xtop_debug_0009",
                "chunk_id": "_xtop_debug_0009_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\nsize fixed/locked cell\n对于locked cell，无论使用Auto eco & Manual eco都不允许size locked cell。\n对于fixed cell，使用Manual eco可以任意size fixed cell；使用Auto eco则只能size同样大小的fixed cell。",
                "chunk_size": 54
            },
            {
                "doc_id": "_xtop_debug_0010",
                "chunk_id": "_xtop_debug_0010_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\nopt leakage报no_alternative_cell\n可以参考handbook, fail reason，no_alternative_cell 这一节内容。\n多数原因是library don’t use，需要debug可以用only_pins打开debug_level看brief log。\nopt leakage或者dynamic power，都是参考的reference corner或者reference scenario，可以用report命令查看。",
                "chunk_size": 71
            },
            {
                "doc_id": "_xtop_debug_0011",
                "chunk_id": "_xtop_debug_0011_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\nsummarize path\n由于精度问题，脚本dump的timing report里可能存在一些slack = 0.0000的path，\n这类path在summarize时可能不会加在violation count里（只统计<0），就会存在get_path和summarize_path数量不一致的情况，可以忽略。",
                "chunk_size": 74
            },
            {
                "doc_id": "_xtop_debug_0012",
                "chunk_id": "_xtop_debug_0012_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\nread timing data\nread timing data结束后会报告 pin/net annotate ratio：\n如果一个pin在pin timing/global slack中都没有出现，那么它就是not annotated pin，\n如果一条net在某个scenario下wire cap < 2e-6，那么这条net就是not annotated net。\n对于timing report，如果有报错或者path没读进去或出现路径读取不全的情况（例如有些path在STA里能够看到，但在XTop里找不到），可以查看sta_log/rpt开头的log里的信息来进行debug，\n一般是格式无法解析，path pin错误，arc错误等（检查libarc，是否不存在，或者是clear/reset pin）。",
                "chunk_size": 139
            },
            {
                "doc_id": "_xtop_debug_0013",
                "chunk_id": "_xtop_debug_0013_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\nused_as_clock如何决定\nPin上的used_as_clock属性来自sta_data中的xxx_used_as_clocks，只要有一个scenario的used_as_clock为true，那么这个pin就是used_as_clock。",
                "chunk_size": 46
            },
            {
                "doc_id": "_xtop_debug_0014",
                "chunk_id": "_xtop_debug_0014_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\nIO pin的slack\nIO pin实际上是由inPin和outPin组成的，所以在pin_slack文件里可以看到两行，例如：\n\n![pin_slack文件中的IO pin信息示意图](resources/images/_xtop_debug/img_page0005_fig0001.png) \n\n XTop内部只能存一组slack，所以在初始化时，选择了最worst的slack。\nXTop不会去fix有IO pin的cell，但他们的fanout有可能被fix，在BUslack传递时，传回IO pin的slack不一定是最worst的那组，这样看上去slack的变化就会比较大，不过多数情况下，只是IO pin cell存在这样的情况，对其他点的正常fix不会带来影响。\n另外，要用report_fanin_arc/report_fanout_arc来看IO pin的fanin/fanout，用all_fanin/all_fanout是不准确的。",
                "chunk_size": 189
            },
            {
                "doc_id": "_xtop_debug_0015",
                "chunk_id": "_xtop_debug_0015_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\n为什么report_fail_reason看不到reason，但opt summary可以\n原因是opt summary 上报出的其实是这个pin所在的critical path 上的所有reason。",
                "chunk_size": 35
            },
            {
                "doc_id": "_xtop_debug_0016",
                "chunk_id": "_xtop_debug_0016_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\nInsert buffer对margin的检查点\nfix hold, 在driver点检查setup margin，报BreakSetupOfDriver，在所有的on path loader检查setup margin，报BreakSetup\nfix setup, 在driver点检查hold margin，报BreakHold，在所有的loader检查hold margin，报BreakHold",
                "chunk_size": 65
            },
            {
                "doc_id": "_xtop_debug_0017",
                "chunk_id": "_xtop_debug_0017_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Debug方法介绍\n\n一些常用的临时变量\nset output_delay_change_script true\n用于在fix命令后在sta_log目录输出anno arc delay change，以便观察delay change是否异常，可以从pt读入进一步验证。 \nset pocvm_logic_depth_scale_factor 0.5\n一般和extra derate配合使用，pocv情况下，在fix hold/leakage时对logic depth做scaling保护setup margin。 \nset opt_log_level debug_level\n 前面已经介绍了。 \nset scan_at_new_pin true\n允许在xtop新插入的buffer前继续插buffer，默认是不允许的。 \nset allow_split_cross_hier_net false\n是否允许对cross physical hierarchy net做split net，当split net出现crash，可以尝试设置false关闭。 \nset sta_debug_path Path_xxx \n设置后会在sta_log目录输出对应path的evaluate信息，用于debug path计算，使用时配合only_pin或者path_list。\nset next_level_onpath_gain_factor 0.4\n仅用于fix setup，设得越大（最大是1），onpath gain越大，发现gain计算较小，又想使用方案，可以结合gain threshold和这个变量。 \nset off_delta_scale_factor 2.0\n一般用于fix setup，在size cell时调整offpath gain，默认1.0，设的越大，offpath gain计算越悲观，相应的方案就会减少，一般用于offpath gain估算不准导致slack变差的情况。 \nset pocv_transition_sigma_number 2\n在transition sigma打开（也就是pin timing文件存在“#timing_enable_slew_variation true”时），默认3*sigma，利用这个变量可以调整为任意sigma。 \nset stat_cell_arc_count 10\n 在info log中打印每个candidate evaluate的具体时间，用于观察存在较大arc数和evaluate时间慢的问题。 \nset disable_use_dff_alt_pin false\n在fix hold/setup size DFF时，默认会scan alternative pin，当计算结果异常时可以尝试关闭。 \nset strict_power_domain_check false\n用于insert buffer，默认为true，设false后，当net所有leaf pin的power domain一致时，无论如何都允许插入buffer，并且也允许把部分level shifter/isolation cell按照普通cell处理。 \nset update_pin_ccs_cap false\n关闭ccs pincap计算，结果异常时可调整。\nset dynamic_power_gain_threshold 0.05\n     调整opt_dynamic_power时的gain percentage，默认0.03，可以过滤一些gain很小的方案。",
                "chunk_size": 527
            }
        ]
    },
    {
        "source": "_xtop_faq",
        "amount": 7,
        "chunked": true,
        "knowledge": [
            {
                "doc_id": "_xtop_faq_0001",
                "chunk_id": "_xtop_faq_0001_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop FAQ\n\nQ3：在插buffer的时候，是如何处理多电压域design情况的？\nA： 首先，XTop会根据lib cell type来判断单元的类型，如果是always on cell, level shifter, switching cell , isolation cell 之类的，单元就是“特殊单元”；否则，单元是“普通单元”。\n\n1. 对于 buffer insertion：（会在load点插buffer）\n1.1. 当load是普通单元，它的power domain可以插buffer；\n1.2. 当load是特殊单元\n\t1.2.1. 当netlist线网不是one-on-one 的情况，不允许插；\n\t1.2.2 当netlist线网是one-on-one 的情况\n\t\t1.2.2.1. 当driver是普通单元，它的power domain可以插buffer；\n\t\t1.2.2.2. 当driver是特殊单元，不允许插。\n注：当tcl变量 strict_power_domain_check设置为false，而且读入了power domain相关文件（upf/cpf或者.pd），这种情况下，当driver和load的power domain信息一致，则可以插buffer。\n\n2. 对于 split net：\n2.1. 当driver是普通单元，它的power domain可以插buffer；\n2.2. 当driver是特殊单元，它的power domain不允许插buffer。需要看load：\n\t2.2.1. 如果所有load都是普通单元，或者都在同样的power domain下，则可以插buffer；\n\t2.2.2. 否则，不允许插。",
                "chunk_size": 284
            },
            {
                "doc_id": "_xtop_faq_0002",
                "chunk_id": "_xtop_faq_0002_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop FAQ\n\nQ6：5nm工艺，针对fix hold及leakage优化的setup derate如何设置比较合适？\nA：对于5nm工艺，相关的参数有`set_setup_extra_derate`, `pocvm_logic_depth_scale_factor`和`pocv_cell_delay_factor_transition_sigma`。\n为了保护setup 时序和精度，这些参数可以通过手动或者自动的办法设置。\n1. 手动设置时，通常按照下面的设置来收敛：\n···\nxtop > set_setup_extra_derate -scenario .*024_F2.* 1.14\t#低压corner, 0.55V\nxtop > set pocvm_logic_depth_scale_factor 0.5\t\t\t#POCV 的logic depth\nxtop > set pocv_cell_delay_factor_transition_sigma 1.5\t\t#如果有OCV sigma transitio\n···\n2. 自动设置时，需要设置parameter eco_auto_setup_extra_derate 为true，XTop 将自动进行检测，如果通过tlef\n或lef 文件发现当中具有7nm/5nm 相关联的标识rule，且存在有corner 对应\n的电压在0.7v 以下，工具将自动调整该corner 的derate 为1.05，同时，在进\n行leakage opt 时，工具将自动调整该corner 的derate 为1.02，具体为什么要\n调整为1.05 和1.02，通过历史bug 追踪，看到这是某些7nm/5nm 的工艺要\n求，暂时还不完全理解为什么需要这样设置",
                "chunk_size": 172
            },
            {
                "doc_id": "_xtop_faq_0003",
                "chunk_id": "_xtop_faq_0003_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop FAQ\n\nQ12：遇到“Error while save design: ... cannot be on a higher data model revision”错误，应该怎么办？\nA：\t遇到这个报错是因为导成了单个的大design，OA有性能问题（XTop是故意用的低版本的data model）\n\n\t如果遇到这种错误，别导成一个大的flatten的design，要分层次导入。\n\t（否则导进去了，后面的操作会很慢）\n\n\t如果导入了DEF文件，还有一种可能是design中有很多名称很长的filler cell，导致单元名称超出了2G的限制。",
                "chunk_size": 125
            },
            {
                "doc_id": "_xtop_faq_0004",
                "chunk_id": "_xtop_faq_0004_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop FAQ\n\nQ13：导LEF文件的时候出现crash，即使是tutorial也会有错，磁盘权限正常\nA：\t生成stack 信息如下：\n       ice2::LinkReferenceLibrary::execute()\n        ice2::JReferenceLib::linkFiles(QStringList const&, QStringList*, QString const&)\n         ice2::JAbstractCellPool::linkFiles(QStringList const&, QStringList const&, QStringList*)\n          ice2::JAbstractCellPool::linkFile(QString const&, QString const&, QString*)\n           ice2::JOaCellPool::loadInOaLib(QString const&, QString const&, QString const&, QString*, QString*)\n            ice2::JLefParser::readFile(QString const&)\n             ice2::JOaExtendedLib::destroy()\n              ice2::JLefLib::~JLefLib()\n               ice2::JOaExtendedLib::~JOaExtendedLib()\n\n原因是：客户的env会引入一个OA_PLUGIN_PATH的变量，虽然在环境变量设置里没有直接设置，但是默认环境配置加载进来后，就把这个变量带进来了！\n\n把这个变量清掉后XTop可以正常运行。\n···\n% unsetenv OA_PLUGIN_PATH\n···",
                "chunk_size": 246
            },
            {
                "doc_id": "_xtop_faq_0005",
                "chunk_id": "_xtop_faq_0005_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop FAQ\n\nQ14：为什么summarize结果和第三方工具差的很多，identify_io_path_pins怎么用？\nA：\t如果发现XTop 用summarize_gba_violations -io_only或者-r2r_only，分类报告的数目和第三方工具report差距较大，可能是由于 I/O pin的认定不同所导致。\n\nXTop里识别IO pins的做法有两个：\n1. 读sta_data下面的ilm文件（老版本）\n2. 通过指令identify_io_path_pins（新版本）。\n具体来说，如果读取ilm文件，由于ilm文件是通过脚本从PT里抓出来的，可见这个文件本身就不能和PT自己的report_global_timing一致。如果执行命令identify_io_path_pins，在执行后XTop内部自己识别IO pins，取消从ilm文件读入的结果，且不可逆。会把IO pins分为几个部分：\n\t从output ports向前trace所有的fanin，那么这些fanin和ports都是IO pins，对应io->io, reg->io\n\t对于input port，工具会从input port向后trace fanout，跳过组合逻辑单元，直到FF endpoints。如果遇到组合逻辑单元是非buf/inv的多输入单元 (例如：A1, A2, Y)，还需要从FF1再向前反向trace所有fanin ，如果从A2的fanin向前没找到FF，则从input port到A1到Y到FF1上的点会标记为I/O pins；如果找到 IN—A1—FF1, FF2—A2—FF1，那么从Y到FF1这一段公共部分不会标记I/O pins。 这部分对应io->reg\n\n注：推荐读入timing path来校准结果，工具会把io->io, reg->io, io->reg的I/O pin 起止的timing path上的点都累加标记为I/O pin，这样identify的结果会比较准。",
                "chunk_size": 393
            },
            {
                "doc_id": "_xtop_faq_0006",
                "chunk_id": "_xtop_faq_0006_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop FAQ\n\nQ11-1：有哪些原因会导致XTop fix hold timing效果不佳？\nA：\t一、setup hold 互相卡\n二、placement density 过高\n三、net detour过大，导致对插入buffer的delay估计失真\n\nQ11-2：Fix hold之后，导致setup timing变得很差，是什么原因？\nA：可能是因为：\n1.\tFix hold在低压corner下的path上insert了很多的delay cell，导致setup timing飞了。通过report_annotated_pin进行debug，发现有violation的pin上没有voltage信息，导致对transition和delay评估不准。在dump STA data的时候dump了所有pin的voltage后问题得以解决。\n2.\tFix hold之后，因为net detour的原因，setup timing飞掉了。原因是scan的tree不平，工具在一个区域插了很多buffer和delay cell，导致绕线detour，transition变大很多。\n3.\tFix hold之后，发现和某个memory相关的setup timing飞了。在P*中report对应的timing，发现transition变大很多。同时在XTop和innv*中查看对应的physical view，发现memory的pin location改变了。最终替换到最新的LEF之后，问题得以解决。",
                "chunk_size": 259
            }
        ]
    },
    {
        "source": "_xtop_intro",
        "amount": 7,
        "chunked": true,
        "knowledge": [
            {
                "doc_id": "_xtop_intro_0001",
                "chunk_id": "_xtop_intro_0001_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Introduction\n\nQ：华大九天公司是做什么的？在哪个城市？\nA：北京华大九天科技股份有限公司（简称“华大九天”）成立于2009年，一直聚焦于EDA工具的开发、销售及相关服务业务。\n华大九天主要产品包括模拟电路设计全流程EDA工具系统、数字电路设计EDA工具、平板显示电路设计全流程EDA工具系统和晶圆制造EDA工具等EDA软件产品，并围绕相关领域提供包含晶圆制造工程服务在内的各类技术开发服务。\n华大九天总部位于北京，在南京、上海、成都和深圳设有全资子公司。\n公司网页  http://www.empyrean.com.cn\n联系Email: support@empyrean.com.cn\n联系Telephone: +8610-84776888",
                "chunk_size": 172
            },
            {
                "doc_id": "_xtop_intro_0002",
                "chunk_id": "_xtop_intro_0002_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Introduction\n\nQ：XTop工具是做什么的？主要功能有哪些？\nA：时序优化是保证数字芯片设计功能正确、性能指标满足设计要求的关键流程。为保证数字芯片正常工作并达到预期频率，需要对时钟信号和数据信号到达寄存器的时间是否满足建立时间和保持时间的约束要求进行检查，同时对不满足约束要求的情况进行修复优化。时序优化在芯片设计过程中占据重要地位，是数字芯片设计特别是先进工艺数字设计的重要瓶颈。\n  先进工艺大规模数字电路设计可能包含上亿门级单元和数百个工艺角。时序优化工具首先需要具备超大规模数据处理能力。同时，在优化过程中，任何单元或走线的变化带来的时序影响都需实时更新到整个芯片以及所有工艺角，以避免其他元件或工艺角出现新的时序违例。另外，还要考虑因为单元或走线的物理位置变化是否可能引起版图设计规则的违反。上述优化过程对时序优化工具提出了严苛的性能、容量和物理规则检查能力的要求。\n  ICExplorer-XTop®针对先进工艺、大规模设计和多工作场景的时序收敛难题，提供了一站式时序功耗优化解决方案，包括建立时间（Setup）、保持时间（Hold）、瞬变时间（Transition）和漏电功耗（Leakage power）优化等。该工具通过创新的层次设计数据并行处理技术、动态时序建图技术和增量布局技术等，显著提高了时序和功耗优化的效率和质量。XTop还提供了Post-mask ECO、交互式ECO和Clock ECO等特色解决方案，帮助用户完成关键时序路径的修复，显著提升了时序收敛的效率。",
                "chunk_size": 369
            },
            {
                "doc_id": "_xtop_intro_0003",
                "chunk_id": "_xtop_intro_0003_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Introduction\n\nQ：XTop工具有哪些亮点功能和优势？\n超大容量的时序收敛\n-支持100M+单元 超大规模层次化设计\n-支持100+MCMM 多工作场景同时进行时序优化\n强大的物理布局引擎\n-支持先进工艺复杂物理规则约束\n-有效处理高Density, \n高Congestion的复杂设计\n全面的时序功耗优化方案\n-自动修复Setup, Hold，Max transition等时序及设计约束问题\n-自动优化芯片的漏电功耗、动态功耗及面积\n-Clock ECO以最小代价解决尽可能多的时序问题\n-Post-mask ECO支持Silicon Frozen阶段的时序优化\n灵活的交互式优化\n-交互式ECO解决关键路径的疑难时序问题\n-内置高级时序分析功能帮助快速定位瓶颈点",
                "chunk_size": 190
            },
            {
                "doc_id": "_xtop_intro_0004",
                "chunk_id": "_xtop_intro_0004_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Introduction\n\nQ：XTop支持做哪些时序、功耗优化？\nA：\nSetup/Hold timing 优化\nMax transition/Capacitance/Fanout 优化\nWire length/SI/Glitch 优化\nDesign area/Leakage power/Dynamic power 优化",
                "chunk_size": 62
            },
            {
                "doc_id": "_xtop_intro_0005",
                "chunk_id": "_xtop_intro_0005_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Introduction\n\nQ：XTop支持做哪些交互式ECO操作？\nA：\n-Insert buffer (chain)\n-Size cell\n-Split net\n-Split load\n-Remove buffer\n-Move cell\n-Exchange cell\n-Connect clock tree",
                "chunk_size": 53
            },
            {
                "doc_id": "_xtop_intro_0006",
                "chunk_id": "_xtop_intro_0006_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Introduction\n\nQ：XTop支持什么工艺、多大容量的Design规模？\nA：\n容量方面：\n-能够处理100M+单元规模的数字设计\n-能够同时处理100+应用场景\n-针对Setup/Hold修复提供Turbo/Pro模式提升优化速度，减少内存占用\n\n支持先进工艺方面：\n-支持成熟工艺（90/65/40/28nm），也支持先进工艺（16/10/7/5nm）\n-支持基于LVF时序模型的POCV signoff时序优化\n-能够处理先进工艺下复杂物理规则约束：\n 复杂pin track对齐、pin access估算, VT单元邻接摆放、多种行高混合摆放等",
                "chunk_size": 159
            },
            {
                "doc_id": "_xtop_intro_0007",
                "chunk_id": "_xtop_intro_0007_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Introduction\n\nQ：XTop支持的数据与平台是什么？\nA：\n输入: Verilog, DEF, LEF, Liberty, STA Timing 数据\n输出: ECO 脚本，incr. SDF\nXTop支持X86 64-bit Linux操作系统，可以在Red Hat Enterprise V6, and V7等操作系统上运行。",
                "chunk_size": 74
            }
        ]
    },
    {
        "source": "_xtop_quickstart",
        "amount": 20,
        "chunked": true,
        "knowledge": [
            {
                "doc_id": "_xtop_quickstart_0001",
                "chunk_id": "_xtop_quickstart_0001_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Quick Start\n\nPost-Mask ECO\nWhen user finds timing violation in the very late stage of design, he may not want to change the mask to clean the timing. Post-mask ECO can help to do small changes to fix timing violations, by buffer insertion and cell sizing methods. It will only contain physical wire modification and avoid any placement adjustment in the layout.\nIn XTop, please set the parameter eco_post_mask_mode to enable the post-mask eco mode.\nXTop can support both Spare Cell flow and GA Filler flow.",
                "chunk_size": 110
            },
            {
                "doc_id": "_xtop_quickstart_0002",
                "chunk_id": "_xtop_quickstart_0002_0001",
                "summary": "",
                "keywords": "",
                "content": "Post-Mask ECO: Spare Cell Flow\nWhat is “Spare Cell”? It can be defined by following conditions:\nSpare cell is not a physical-only cell (like filler cell).\nAll inputs of the space cell (except for the clock pin) are unconnected or tie_HIGH/tie_LOW. \nThe clock pin of the spare cell can be connected to the clock network.\nAll outputs of the spare cell are unconnected.\n\nFor the spare cell flow, it just likes the usual eco flow, after enabling the post mask mode. \nThe below is an example.\n\nPlease note:\n- fix_fanout_violations, fix_wire_length_violations and optimize_design_area commands are not supported in post mask mode. \n- only insert_buffer and size_cell methods are supported in post mask mode.\n- in the buffer list parameter, not only allows buffer and inverter, but also support AND and OR cell.\nCurrently, NAND, NOR and XOR cell are not supported.",
                "chunk_size": 198
            },
            {
                "doc_id": "_xtop_quickstart_0003",
                "chunk_id": "_xtop_quickstart_0003_0001",
                "summary": "",
                "keywords": "",
                "content": "Post-Mask ECO: GA Filler Flow\nFor the GA filler flow, user must set parameters in one of the three ways: 1. set eco_ga_site and eco_ga_filler_list. 2. set eco_ga_name_pattern and eco_ga_filler_list. 3. set eco_ga_site, eco_ga_name_pattern and eco_ga_filler_list (in this case, eco_ga_site has higher priority than eco_ga_name_pattern).\nIn specific, the parameters are:\neco_ga_site\t\tto specify the site of GA cells (higher priority than eco_ga_name_pattern).\neco_ga_name_pattern\tname patterns used by gate array cells (lower priority than eco_ga_site, only in 2020.06.sp1 or later).\neco_ga_filler_list\tto set gate array filler cells, for buffer insertion and sizing. (It must include the minimum GA filler (filler1). Otherwise, it will error out)\n\n(in 2020.06.sp1 or later, it will auto-traverse all GA cells, and get the greatest common divisor of all cell widths, which require the minimum GA filler must be included in the filler list.)\n(in 2021.09 or later, it will check the given GA filler cells, guarantee existing filler cell for each VT/channel length (by eco_cell_nominal_swap_keywords).)\neco_cell_nominal_swap_keywords\t\tin 2021.09 or later, used to identify the VT/channel length\n\t\nIn the optimization, XTop will delete the GA filler cells, and insert the new cells given, and use the GA filler cells to fill the blank space. The below is an example.\n\nPlease note:\n- Only insert_buffer and size_cell methods are supported in post mask mode.\n- Parameter placement_legalization_mode is not working in post mask mode.\n- Supported cells include: buffer/inverter/and/or .\n- By default, only allow sizing from GA cells to GA cells. In 2020.06.sp1 or later, if user wants to size between GA cell and non-GA cells, please set parameter eco_ga_cell_sizing_rule to complete.",
                "chunk_size": 430
            },
            {
                "doc_id": "_xtop_quickstart_0004",
                "chunk_id": "_xtop_quickstart_0004_0001",
                "summary": "",
                "keywords": "",
                "content": "Clock ECO\nBefore timing ECO phase is started, designers assume that the CTS structure has reasonable clock skew and setup/hold WNS and TNS are workable. But sometimes, it is more efficient to repair timing on clock path than on data path. Touching one cell on the clock tree may fix hundreds of timing violations. It needs to provide another opportunity to adjust the timing by changing the clock.\nXTop has provided both interactive and automatic Clock ECO solutions, which can analyze the influence of changing clock tree on setup/hold timings and margins on multiple scenarios. User can specify a reference buffer and a trace level, and run several rounds of ECO analysis until find a better solution to optimize timing (especially for the TNS).  \n\n#### Interactive Clock ECO\n\nxtop> clock_eco_analysis \nSYNOPSIS \n  clock_eco_analysis \n    -setup \n    | -hold \n    [-decrease_delay] \n    -buffer clock_buffer \n    [-count buffer_count] \n    [-trace_level trace_level \n     | -target_pins target_pins] \n    [-top count] \n    [-include_begin_gain] \n    [-detail] \n    [-scenario reference_scenario] \n    [-honor_dont_touch] \n    [-setup_wns_threshold setup_wns_threshold] \n    [-hold_wns_threshold hold_wns_threshold] \nThe target is to fix setup or hold TNS timing violations (specified by -setup or -hold). \nBefore the analysis, please specify the reference clock buffers (specified by -buffer). \nBy default, clock ECO will try to add buffers on clock sinks or common points to adjust timing. The reference buffer is used for timing and margin calculation in \nmultiple scenarios. The delay change will be measured by buffer typical_delay * count (specified by -count). The early/late derate is not considered.  \nWhen the analysis is completed, it will report the top N suggested candidates (specified by -top, default value is 50). The result will be sorted by Gain_Ratio. If want to print detail pin information in each scenario, please specify -detail option. If want to see the begin gain ratio, please specify -include_begin_gain option. User can select the best N candidates to commit. Or, select the candidates whose gain ratio is \nlarger than some threshold to commit.  \n \nxtop> commit_clock_eco -hold -top 10 \nxtop> commit_clock_eco -setup -gain_ratio 100 \n\n#### Automatic Clock ECO\n\nAn auto-fix command has also be provided to auto-fix the setup or hold violations by applying eco operations on clock. It is a combination of analysis (clock_eco_analysis) \nand committing (commit_clock_eco).  \n \nSYNOPSIS \n  fix_violations_by_clock_eco \n    -setup \n    | -hold \n    -buffer buffer_name \n    [-count num] \n    [-auto_scan] \n    [-commit_separately] \n    [-trace_level num] \n    [-gain_ratio num] \n    [-setup_wns_threshold setup_wns_threshold] \n    [-hold_wns_threshold hold_wns_threshold] \n \nxtop> fix_violations_by_clock_eco -buffer CKBUFF1 -hold \nxtop> fix_violations_by_clock_eco -buffer CKBUFF1 -setup -trace_level 4 \nxtop> fix_violations_by_clock_eco -buffer CKBUFF1 -setup -gain_ratio 30",
                "chunk_size": 666
            },
            {
                "doc_id": "_xtop_quickstart_0005",
                "chunk_id": "_xtop_quickstart_0005_0001",
                "summary": "",
                "keywords": "",
                "content": "Clock ECO: Term Interpretation\nSome terms that are used in the reported results (take the following picture as an example): \n\n![Diagram of Term Interpretation in Clock ECO](resources/images/_xtop_quickstart/img_page0003_fig0001.png) \n\n \nDACKPin \tDirectly affected CKPins, all fanout CKPins from eco point of view.\n\t\t\t{FFX/CK, FFY/CK}(The Clock input CK of the FFX and FFY flip-flop, as shown as bottom-left side of the orange block in the picture)\nDADPin \t\tDirectly affected DPins, all related data pins of DACKPins.\n\t\t\t{FFX/D, FFY/D}(The Data input D of the FFX and FFY flip-flop, as shown as top-left side of the orange block in the picture)\nBQPin \t\tBegin QPins, all fanin QPins of DADPin.\n\t\t\t{FF1/Q, FF2/Q, FFa/Q, FF2b/Q}(The output Q of the 4 flip-flops, as shown as top-right side of the white block in the picture.)\nTNS_Gain \t\t\tTotal negative slack gain on all DPins.\nTNS_Gain_Ratio\t\t=TNS_Gain/reference_buffer_delay\nBegin_Gain\t\t\tTotal negative slack gain on all BQPins.\nBegin_Gain_Ratio\t\t=Begin_Gain/reference_buffer_delay\nVio_Count\t\t\tsetup or hold violation count change\nMargin_TNS_Gain\t\tTotal margin (if fix setup, margin is hold) TNS gain \nMargin_TNS_Gain_Ratio\t=Margin_TNS_Gain/reference_buffer_delay\nW_Margin_TNS_Gain_Ratio\tthe worst Margin_TNS_Gain_Ratio of multi-scenarios\nGain_Ratio\t\t\t=TNS_Gain_Ratio + W_Margin_TNS_Gain_Ratio\n\t\t\t\t\t [+ 0.1*Begin_Gain_Ratio]\n\t\t\t\t\t   //if –include_begin_gain option specified\nNOTE: \n-target_pins \tThis option is used to specify the hierarchical logic pins for analysis.\nIt is useful for block interface clock timing schedule.\nWhen using -target_pins, user should not set -trace_level at the same time, and make sure there no topology relation between -target_pins. Tools will only work fine for pins on clock tree, so no clock reconvergence or clock overlap.",
                "chunk_size": 512
            },
            {
                "doc_id": "_xtop_quickstart_0006",
                "chunk_id": "_xtop_quickstart_0006_0001",
                "summary": "",
                "keywords": "",
                "content": "Clock ECO: Auto-Fix\n\n  fix_violations_by_clock_eco  \t{-setup | -hold} \n-buffer buffer_name\n\t\t\t\t [-count num]\n\t\t\t\t [-trace_level num]\n[-gain_ratio num] \n[-auto_scan] \n[-setup_wns_threshold  setup_wns_threshold]\n[-hold_wns_threshold  hold_wns_threshold]\n\nThis command will auto fix the setup or hold violations by applying eco operations on clock. \nThis command is a combination of analysis (clock_eco_analysis) and committing (commit_clock_eco).\nIf –auto_scan option specified, it will commit the optimal solutions (whose total gain is the best) within the max trace level and max buffer count.\nTo prevent Setup or Hold timing WNS from getting worse, please specify –setup_wns_threshold and –hold_wns_threshold option.",
                "chunk_size": 177
            },
            {
                "doc_id": "_xtop_quickstart_0007",
                "chunk_id": "_xtop_quickstart_0007_0001",
                "summary": "",
                "keywords": "",
                "content": "Clock ECO: Example\nAnalysis Example\n```\n# performs clock eco analysis for hold timing\nxtop> clock_eco_analysis -buffer BUFF12 -hold\n...\nxtop> clock_eco_analysis -buffer BUFF12 –hold -trace_level 3\n...\n# select the best 10 candidates to commit\nxtop> commit_clock_eco –hold –top 10\n...\n# performs clock eco analysis for setup timing\nxtop> clock_eco_analysis -buffer BUFFD8 -setup\n# select the candidates whose gain ratio is larger than 100 to commit\nxtop> commit_clock_eco –setup –gain_ratio 100\n```\nAuto-Fix Example\n```\n# The following example fixs hold violation by clock eco.\nxtop> fix_violations_by_clock_eco -buffer CKBUFF1 -hold\n\n# Fix setup violation by clock eco and sets the basic unit buffer chain to 2.\nxtop> fix_violations_by_clock_eco -buffer CKBUFF1 –setup -count 2\n\n# Fix setup violation by clock eco and sets the maximum allowed trace level to 4.\nxtop> fix_violations_by_clock_eco -buffer CKBUFF1 -setup -trace_level 4\n\n# Fix hold violation by clock eco using auto scan and set gain ratio to 30 to filter solutions. \nxtop> fix_violations_by_clock_eco -buffer CKBUFF1 -hold \t\\\n-trace_level 10 -count 5\t\\\n-gain_ratio  30 \t\t\\\n-auto_scan\n```",
                "chunk_size": 339
            },
            {
                "doc_id": "_xtop_quickstart_0008",
                "chunk_id": "_xtop_quickstart_0008_0001",
                "summary": "",
                "keywords": "",
                "content": "Corner Reduction\n\nIn current complex SoC design, there are more and more corners in the timing closure. While some corners are inter-related, some corners have few timing violations. They are not necessarily to be all loaded at the same time when timing optimization, which will make the memory usage and runtime worse. XTop has provided the “corner reduction” functionality. It can help user to filter out the most important scenarios, which will cover the most violations.\n\n  analyze_scenario_reduction\n    -data_dir path\n    [-hold_top_n hold_val\n     | -hold_coverage hold_cov]\n    [-setup_top_n setup_val\n     | -setup_coverage setup_cov]\n    [-must_include  scenario_names]\n    [-factor gain_factor]\n    [-force_read]\n    [-verbose]",
                "chunk_size": 157
            },
            {
                "doc_id": "_xtop_quickstart_0009",
                "chunk_id": "_xtop_quickstart_0009_0001",
                "summary": "",
                "keywords": "",
                "content": "Corner Reduction: Related Commands\n\nanalyze_scenario_reduction  \nIt is suggested to run this command after build_timing_graph, before read_timing_data.\nIt will return a dropped scenario list.\n\nIf “-hold_top_n” or “-setup_top_n” specified, the worst N scenario(s) for hold/setup will be selected.\nIf “-hold_coverage” or “-setup_coverage” specified, the given coverage ratio (0.2~1.0) will be used as a threshold, selecting scenarios until the violation coverage is satisfied.\nIf “-must_include” specified, the given scenario will always be added into result list. If it is not contained in list by previous analysis, it will be marked a \"(*)\" in detail.\nIf “-factor” specified, it will force to read pin timing files specified by -data_dir.\nIf “-force_read” specified, it will print more detail information for picked scenarios. The violation counts and TNS of each scenario will be shown.\nIf “-verbose” specified, it will print more detail information for picked scenarios. The violation counts and TNS of each scenario will be shown.\n\nreduce_scenario \nThis command is used to remove the scenario list returned by analyze_scenario_reduction.\n\nreport_dropped_scenario \nThis command is used to report those dropped scenarios.",
                "chunk_size": 262
            },
            {
                "doc_id": "_xtop_quickstart_0010",
                "chunk_id": "_xtop_quickstart_0010_0001",
                "summary": "",
                "keywords": "",
                "content": "Corner Reduction: Example\n\nThe following example uses scenario reduction to select the Top2 scenarios for hold violations. It will commit by reduce_scenario command, and then read_timing_data.\n\n```\nxtop > build_timing_graph\nxtop > analyze_scenario_reduction  -hold_top_n 2 \\\n-data_dir timing_data_dir -verbose -hold_uncovered 3\n\n2 of total 4 scenarios have been selected.\n\nSelected Scenario    Hold Count     Hold TNS    Setup Count    Setup TNS\n------------------------------------------------------------------------\nfunc_fast                   854    -240.6051              0       0.0000\ntest_fast                   853    -232.4843              0       0.0000\n\nHold covered 100.00% (892/892)    Setup covered 0.00% (0/1029)\n\nFollowing scenarios will be dropped after commit:\n  func_slow\n  test_slow\n\nFollowing pins with hold violation not covered after reduction:\n  Slack    Scenario      Name               \n--------------------------------------------\n-0.7102    test_fast    stacklevel_reg_0_/D\n-0.6942    test_fast    stacklevel_reg_1_/D\n-0.6862    test_fast    tmr0_reg_0_/D\n\nxtop > reduce_scenario {func_slow test_slow}\n2 scenarios are dropped.\n\nxtop > read_timing_data -data_dir timing_data_dir\t #only read 2 scenarios\n\n```\n\nThe following example uses scenario reduction for both include one user specified scenario and hold coverage over 95%. It will display the analysis result only, not commit.\n```\nxtop > build_timing_graph\nxtop > analyze_scenario_reduction -hold_coverage 0.95 \t\\\n                             -must_include mode0_best0 \t\t\\\n                             -data_dir timing_data_dir -verbose\n\n3 of total 5 scenarios have been selected.\n\nSelected Scenario    Hold Count       Hold TNS    Setup Count      Setup TNS\n-------------------------------------------------------------------------\nmode0_worst0             13069      -4933.2574            466       -19.8865\nmode0_worst1             13066      -4597.3354            139        -6.9144\nmode0_best0 (*)             11           -0.35              0         0.0000 \n\nHold covered 99.75% (13078/13111)    Setup covered 90.00% (486/540)\n\nFollowing scenarios will be dropped after commit:\n  mode0_best1\n\n```",
                "chunk_size": 592
            },
            {
                "doc_id": "_xtop_quickstart_0011",
                "chunk_id": "_xtop_quickstart_0011_0001",
                "summary": "",
                "keywords": "",
                "content": "Data Preparation\nXTop is the tools that help designers to achieve timing closure. In order to fix timing violations, it needs to prepare the timing library files and the design information first. This article will give detail instructions on how to prepare the necessary data before optimization.\nThe following files are required.\nLEF Files\t\t\tincluding technology LEF, standard cells and macros LEFs\nTiming Lib Files\t\t.lib or .idb files\nTiming Data Files\t\ttiming information (dumped from STA)\nVerilog/DEF/Power domain\tdesign information (netlist, physical, power domain files)",
                "chunk_size": 121
            },
            {
                "doc_id": "_xtop_quickstart_0012",
                "chunk_id": "_xtop_quickstart_0012_0001",
                "summary": "",
                "keywords": "",
                "content": "ECO Merge\nFor large-scale complex SoC design, it will include multiple subsystems. In order to speed up the schedule, several designers will perform top design timing fix at the same time. Everyone works independently by timing types (setup/hold/drv/special timing) or by different subsystems. In order to avoid ECO script conflicts caused by different people and solve the complexity of multiple ECO scripts, it is hoped that tool can provide a capability to merge ECO scripts.\nXTop provides a function of merging ECO scripts. It can combine the scripts produced by multiple people working in parallel, avoiding the conflicts of before and after ECO operations. For higher efficiency, there will be no update timing when merging ECO scripts.\n\n  load_native_eco_files\n    file_names\n    [-quiet]\n  quiet           \t: flag\n  file_names      : string_list\n\n\nAfter design has been created, or open previous workspace. ECO scripts can be loaded.\nTo speed up the process of read timing data command, “-ignore_data_for_sdf” option can be used. In this case, only GBA pin slack and used as clock data file will be read. Cell delay will be calculated using FO4 model, which may be different from the actual delay.\n“load_native_eco_files”  command will import several eco script files in native format, and try to merge them. XTop will enter the “timing irrelevant” mode, and print \"Enter timing irrelevant mode for merging ECO actions\" information on the shell. In this mode, tool will check for conflicts and duplications between eco script files. All ECO actions will only update netlist and legalization, and timing is not updated.\nEach call of “load_native_eco_files” means that a new round of ECO starts, which will check the previous ECO action, drop the duplicated action and report the information, for example:\nDrop command 'size_cell -design {regs} -location {( 119.2000, 119.4000 )} xxx' for previous conflicting command 'size_cell -design {regs",
                "chunk_size": 437
            },
            {
                "doc_id": "_xtop_quickstart_0013",
                "chunk_id": "_xtop_quickstart_0013_0001",
                "summary": "",
                "keywords": "",
                "content": "ECO Merge: Example\n\n```\nxtop> source design_setup.tcl\nxtop> source mcmm.tcl\nxtop> load_native_eco_files  {1.txt  2.txt  3.txt}\nxtop> load_native_eco_files  4.txt   -quiet\n…\nxtop > write_design_changes -format NATIVE -eco_file_prefix xxx \\\n -output_dir $output_dir -force\n\n```\nThe total number of dropped commands will be reported after the load_native_eco_files command is executed, for example:\n```\nxtop > load_native_eco_files \"./result_fix_setup/native_eco_macro_netlist_pcsx16.txt\n ./result_fix_hold/native_eco_macro_netlist_pcsx16.txt\n ./result_wire_length/native_eco_macro_netlist_pcsx16.txt\" -quiet\nLoading './result_fix_setup/native_eco_macro_netlist_pcsx16.txt'...done.\nLoading './result_fix_hold/native_eco_macro_netlist_pcsx16.txt'...done.\nLoading './result_wire_length/native_eco_macro_netlist_pcsx16.txt'...done.\nDropped 3628 commands for duplication.\nAccepted 27284 commands\n```\nIf a file fails to be loaded due to an error, an error message will be printed and all files following the load will be stopped, unless using “set sh_continue_on_error 1” to keep going.\n```\nxtop > load_native_eco_files \"./result_fix_setup/native_eco_macro_netlist_pcsx16.txt\n ./result_fix_hold/native_eco_macro_netlist_pcsx16.txt\n ./result_wire_length/native_eco_macro_netlist_pcsx16.txt\" -quiet\nLoading './result_fix_setup/native_eco_macro_netlist_pcsx16.txt'...done.\nLoading './result_fix_hold/native_eco_macro_netlist_pcsx16.txt'...Error: Library cell 'SCJDLY3XH1AAA' not found.\nfailed.\nAccepted 1068 commands.\nError: Failed to load file ./result_fix_hold/native_eco_macro_netlist_pcsx16.txt.\n```",
                "chunk_size": 461
            },
            {
                "doc_id": "_xtop_quickstart_0014",
                "chunk_id": "_xtop_quickstart_0014_0001",
                "summary": "",
                "keywords": "",
                "content": "Rank Pins\nWhen XTop is fixing the setup or hold timing, or optimizing the design power or area, there is an effort parameter that controls the internal fix iterations. Generally speaking, the larger the effort parameter is, the more fix iterations, and the better the effect of optimization will be. Meanwhile, it will take longer run time. During each fix iteration, XTop will sort the pins in the design by some certain rule and optimize according to the sequence of pins. Different sorting rules will bring different results. \n“Rank Pins” functionality will define the criteria for calculating rank value of each pin. It is used to handle pin´s priority, so that when -effort option is not low, unfixed pins can be put to different groups, for a better optimization result. Basically, our default rank weight is good enough for most cases, user can change the rank weight according to real requirement.\n\n  mark_hold_gba_pin_rank\n    -type  rank_type\n[pins]\n\ntype\t: enum in ‘count slack margin ...’\npins\t: Pins that will be marked,\n\t  all if not specified",
                "chunk_size": 225
            },
            {
                "doc_id": "_xtop_quickstart_0015",
                "chunk_id": "_xtop_quickstart_0015_0001",
                "summary": "",
                "keywords": "",
                "content": "Rank Pins: Related Commands\nmark pin rank\nmark_hold_gba_pin_rank\nmark_hold_path_pin_rank\nmark_setup_gba_pin_rank\nmark_setup_path_pin_rank\nmark_leakage_pin_rank\nmark_area_pin_rank\nThe rank_type enum value could be: 'count countSlack countDelay si siReverse margin slack congestion congestionReverse transition fanout wireLength', according to each mark rank command.\nBy default, for hold_gba/hold_path, ‘count’ will be used; for setup_gba/setup_path, ‘countdelay’ will be used; for leakage and area optimization, ‘count’ will be used.\nIf pins/paths options are not specified, it will apply to all pins/paths (for hold fix, it will mark at the input pins; otherwise, it will mark at the violated output pins). \nIf pins/paths options are specified, it will only apply to given pin_list/path_list (it will auto search the fanin and fanout pins of the given pins for hold/setup gba mode).\n\nreport pin rank\nsummarize pin rank\nget rank pins",
                "chunk_size": 226
            },
            {
                "doc_id": "_xtop_quickstart_0016",
                "chunk_id": "_xtop_quickstart_0016_0001",
                "summary": "",
                "keywords": "",
                "content": "Rank Pins: Example\n\n```\nxtop> mark_leakage_pin_rank –type leakageCount\n# set rank weight type to leakageCount  when optimize leakage power,\n# which means consider both pin’s library cell leakage power and pin’s impaction to others\nxtop> optimize_leakage_power ...\n\nxtop> mark_setup_gba_pin_rank -type si\n# set rank weight type to si when fix setup gba violations\nxtop> fix_setup_gba_violations ...\n\n```",
                "chunk_size": 102
            },
            {
                "doc_id": "_xtop_quickstart_0017",
                "chunk_id": "_xtop_quickstart_0017_0001",
                "summary": "",
                "keywords": "",
                "content": "Write SDF\nSome logic designers may want start the post-simulation as early as possible, even having timing violations. For example, some customers may want to obtain a Hold-clean timing result for post-simulation to test the functionality. After timing ECO, they want the changed net delay annotated back to STA tool, to evaluate the effect of timing optimization. \nXTop provides a flow of writing “hacked” SDF. Instead of doing real timing eco, it will generate incremental SDF files for Setup/Hold timing fix. The SDF file can be back-annotated into STA tool.\n\n  int write_incremental_sdf\n    -dir dir_name\n    [-prefix prefix_name]\n    {-hold  | {-setup  [-reserved_cell_delay_percentage %}}]\n    [-target target_val]\n    [-anno_derate derate_val]\n    [-both_timing_type]\n\n  anno_derate     : float in '[0.5,2]'\n  both_timing_type: flag\n  dir             : string\n  hold            : flag\n  prefix          : string\n  reserved_cell_delay_percentage: float in '[0.2,1]'\n  setup           : flag\n  target          : float in '[0,100)'\n\nwrite_incremental_sdf will change the slack info, so it cannot be used mixing with other timing fix commands.\nGBA timing info will be considered during write_incremental_sdf, so it is not recommended to include PBA data.",
                "chunk_size": 302
            },
            {
                "doc_id": "_xtop_quickstart_0018",
                "chunk_id": "_xtop_quickstart_0018_0001",
                "summary": "",
                "keywords": "",
                "content": "Write SDF: Example\nPlease run write SDF command after read timing data command.\nTo speed up the process of read timing data command, “-ignore_data_for_sdf” option can be used. In this case, only GBA pin slack and used as clock data file will be read. Cell delay will be calculated using FO4 model, which may be different from the actual delay.\n```\nxtop> source design_setup.tcl\nxtop> source mcmm.tcl\nxtop> read_timing_data -data_dir ...\nxtop> write_incremental_sdf -dir result -hold -target 0.02\n\n#using -ignore_data_for_sdf to speed up\nxtop> source design_setup.tcl\nxtop> source mcmm.tcl\nxtop> read_timing_data -data_dir ...  -ignore_data_for_sdf\nxtop> write_incremental_sdf -dir result\t-setup \\\n-reserved_cell_delay_percentage 0.6\n\n```",
                "chunk_size": 204
            },
            {
                "doc_id": "_xtop_quickstart_0019",
                "chunk_id": "_xtop_quickstart_0019_0001",
                "summary": "",
                "keywords": "",
                "content": "Attribute\nUser may need to get some objects (e.g. cells, nets, pins) to perform further operation (e.g. to set don’t touch, to optimize, to view in layout ...). XTop has supported the “attribute” system, which provides extra information on objects in the design. It will be helpful to filter the collection.\nTo see what kind of attributes does an object have, please run list_attribute command.\nlist_attribute\nIt will list the attribute types for the specified class \nof object, as shown in the example below.\n\nThe -class option could be value of 'design pin cell port net lib_cell lib_pin lib timing_path'.\n\nTo get the value of an attribute on a given object\n(or an collection), please run get_attribute command.\nget_attribute\nIt will return the attribute value for the specified class \nof objects, as shown in the example below.\n\n\nTo filter a given collection using some attribute value, \nplease run filter_collection command.\nfilter_collection\n\nIt will filter a given collection by the filter expression, and result in a new collection.\nThe input base collection will remain unchanged.",
                "chunk_size": 226
            },
            {
                "doc_id": "_xtop_quickstart_0020",
                "chunk_id": "_xtop_quickstart_0020_0001",
                "summary": "",
                "keywords": "",
                "content": "Attribute: Filter Option for Get Commands\nIt has provided a –filter option for get_xxx series commands.\nFor example,\nget_cells\nget_pins\nget_ports\nget_nets\nget_libs\nget_lib_cells\nget_lib_pins\nget_paths\n\nJust like filter_collection command, it will filter the objects by the filter expression, and return the qualified collection.\n```\nxtop > get_cells -filter \"ref_name == SCJBUFXC1\"\n\"U701\", \"U647\", \"U710\", \"U713\", \"U719\", \"U680\"\nxtop > get_paths  -filter   \"slack < -2.5\"\n“Path_838”, “Path_894”, “Path_948”,  ...\n```",
                "chunk_size": 172
            }
        ]
    },
    {
        "source": "_xtop_release",
        "amount": 16,
        "chunked": true,
        "knowledge": [
            {
                "doc_id": "_xtop_release_0001",
                "chunk_id": "_xtop_release_0001_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2023.03\n* New Features\n1. Supported dynamic power optimization.\n2. Supported cell sizing to fix glitch violations.\n* Enhancements\n1. Enhanced timing fix efficiency, solving previous MIB fail reason.\n2. Enhanced corner reduction, considering rail voltage information.\n3. Enhanced metal eco flow, connecting spare cell’s input to original driver net.\n4. Enhanced clock_eco_analysis result, printing more details when only one target pin.\n5. Enhanced import_designs, allowing to skip filler and PG special layers in DEF.\n6. Enhanced report_placement_constraint, displaying micrometer for design.\n7. Enhanced fix_fanout/wire_length/si_violations using buffer list.\n8. Added a command to dump picture to debug incomplete_net fail reason.\n9. Added a command to clear existing fail reasons.\n10. Added a script to copy workspace safely enable linking timing library.\n11. Enhanced scripts to dump SI data from third party tools.\n12. Enhanced parsing timing report, supporting timing borrow and timing given format.\n13. Enhanced dumping power domain file, to skip virtual power domains.\n14. Improved the speed of get_paths across design in top level.\n15. Fixed a crash when checking power intent cell in hold fix.\n16. Fixed a bug that hold fix used delay buffer to drive loads when cluster loads.\n17. Fixed a bug that endpoint FF cells could not be sized to fix hold timing.\n18. Fixed a bug that auto and manual eco failed due to legal fail drc reason.\n19. Fixed a bug that UPF command parse error when switching set_scope.\n20. Fixed a bug that max fanout number not changed after optimization.\n21. Fixed a bug that max fanout optimization result not balanced.\n22. Fixed a bug that check_placement_overlap reported overlap with removable fillers.\n23. Fixed a bug that the fail reason of \"legal_fail_density\" is untrue.\n24. Fixed a bug that error reported when source *physical*.txt, add repeater without -hinstGuide option.\n25. Polished the manual of set_site_map, with declaration must run before import_designs.",
                "chunk_size": 457
            },
            {
                "doc_id": "_xtop_release_0002",
                "chunk_id": "_xtop_release_0002_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2022.06.sp1\n* New Features\nNone.\n* Enhancements\n1. Added setup and hold constraint attributes for timing_path objects.\n2. Added parameter control to skip building logic depth.\n3. Relaxed the max displacement constraint of new eco instance to 1000t.\n4. Supported to honor dont_use when post-mask eco cell refill.\n5. Added command get_tmlib_cell_property to return delay, transition attributes of cell.\n6. Added parameter control to size cells between different physical_variant types.\n7. Fixed a crash when split_net in MIB design.\n8. Fixed a crash when clock eco solution committed in MIB design.\n9. Fixed a crash when dumping the timing data file of clock root info.\n10. Fixed a crash when read_timing_data due to legalizer initialization.\n11. Fixed a crash when summarize_inst_displacement.\n12. Fixed a crash when buffer removal in manual eco.\n13. Fixed a bug that result not updated after fix_glitch_violation.\n14. Fixed a bug that get_pins command changed the collection to string.\n15. Fixed a bug that readiness_check_level value could not be saved for set_placement_constraint.\n16. Fixed a bug that append_to_collection command could not append objects.\n17. Fixed a bug that power domain conflict reported when merging eco scripts.\n18. Fixed a bug that WNS became worse when fixing Setup timing using buffer insertion.\n19. Fixed a bug that setup paths could not be dumped from 3rd party tools.\n* Known Issues\nNone.",
                "chunk_size": 336
            },
            {
                "doc_id": "_xtop_release_0003",
                "chunk_id": "_xtop_release_0003_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2022.06\n* New Features\n1. Supported corner reduction to filter TopN worst scenarios.\n2. Supported downsizing to fix Setup timing.\n3. Supported mixed heights GA filler for post-mask ECO.\n4. Supported to output Verilog and incr. DEF result.\n5. Supported to hack SDF for post-simulation.\n6. Supported pba2gba timing calibration.\n7. Supported to merge multiple ECO scripts.\n* Enhancements\n1. GUI Enhancements.\n2. Added set_highlight_color command.\n3. Supported snapshot in Layout viewer.\n4. Supported to highlight all eco cells in path view.\n5. Supported to highlight multiple timing paths.\n6. Enhanced MIB, add parameter eco_copy_mib_timing_data to duplicate RC info.\n7. Enhanced flow, support “xtop -f script.tcl | & tee xtop.log” usage.\n8. Added -pretend option for \"read_timing_report\" to support reading in parallel.\n9. Enhanced DEF parsing, support REGION constraint without type.\n10. Supported physical variant cell defined in special library.\n11. Enhanced “check_placement_readiness”, report site mismatch between tech LEF and DEF.\n12. Added a new command “report_design_hierarchy”.\n13. Enhanced the scenario report which includes nets with no annotated data.\n14. Enhanced leakage optimization speed, for ccs lib having macros with many output pins.\n15. Enhanced data preparation for Turbo mode, support to dump cap information.\n16. Enhanced script for Turbo mode to dump timing info of preferred hier_paths or module boundaries.\n17. Added -hier_path option for “set_specific_lib_cells”, support setting by hierarchy path.\n18. Added -include_common_path option for “identify_io_path_pins”.\n19. Enhanced “fix_hold_violations -dff_only”, support VT swapping.\n20. Enhanced “fix_hold_violations -fix_timing_window”, allow breaking hold a little.\n21. Fixed a crash when clock eco analysis due to long pin name.\n22. Fixed a bug that error reported when parsing timing report with propagated network delay removal.\n23. Fixed a bug that error reported for extra_supplies and isolation_supply_set UPF commands.\n24. Fixed a bug that eco cell overlapped with endcap cell when manual eco.\n25. Fixed a bug that multi-bit DFF could not be sized when manual eco.\n26. Fixed a bug that legal fail reason not reported when manual eco .\n27. Fixed a bug that fail to legal reported when buffer insertion, due to unmatched power domain.\n28. Fixed a bug that no cell or net arc error reported, when parsing latch time borrowing path.\n29. Fixed a bug that broke setup timing when fix setup, due to pocv transition sigma number.\n30. Fixed a bug that broke setup timing when fix setup using -dff_only.\n31. Fixed a bug that hold timing fix was slow due to long buffer list.\n32. Fixed a bug that attributes “launch/capture/data_points” not supported for timing_path.\n33. Fixed a bug that max_density and max_congestion not worked well in set_placement_constraint.\n34. Fixed a bug that -location {0 0} outputted by “write_design_changes” when place_not_ready.\n35. Fixed a bug that in post-mask ECO, all output pins of sized cells were tie 0.\n36. Fixed a bug that -max_displacement constraint was too restrictive for post-mask ECO.",
                "chunk_size": 740
            },
            {
                "doc_id": "_xtop_release_0004",
                "chunk_id": "_xtop_release_0004_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2021.12\n* New Features\n1. Supported temperature scaling in timing optimization.\n* Enhancements\n1. Enhanced delay calculation, consider R/C tree to estimate wire delay when size_cell.\n2. Enhanced setup fix, improve the accuracy of pre-analysis to speed up the evaluation.\n3. Enhanced setup fix, add parameter control for area change ratio during sizing.\n4. Enhanced setup fix, support auto off-path factor adjustment for better accuracy.\n5. Enhanced delay calculation, consider the impact of ocv sigma transition.\n6. Enhanced timing fix, enable when LEF files are not complete.\n7. Enhanced leakage analysis and optimization, provide option to control iterations.\n8. Enhanced clock eco, support using inverter pair to fix.\n9. Enhanced post-mask eco, for the spare cell identification.\n10. Enhanced eco script generation, improve the PR tool implementation speed.\n11. Enhanced the fail reason of \"fail_to_legalize\", including more details.\n12. Added a new attribute length for net objects.\n13. Added a new attribute is_spare_cell for cell objects.\n14. Added new commands to set and report setup extra derate value for scenarios.\n15. Added a new command to return an empty collection.\n16. Added a new command to check cell placement overlap.\n17. Added a new parameter to auto set setup_extra_derate according to process.\n18. Fixed a bug that tool crash when fix_glitch_violations, due to split_net.\n19. Fixed a bug that tool crash when solution commit in clock eco.\n20. Fixed a bug that tool crash when remove_buffer connecting to P/G port.\n21. Fixed a bug that tool cannot read timing report with \"cycle clock jitter\".\n22. Fixed a bug that timing not updated correctly after move_cell manual eco.\n23. Fixed a bug that IP bus timing arc not recognized due to bus and bit timing group definition.\n24. Fixed a bug that pin attribute \"fanin/fanout_points\" not return a collection.\n25. Fixed bugs that attribute and filter condition not working correctly.\n26. Fixed a bug that power domain conflict error reported when buffer insertion to fix hold.\n27. Fixed a bug that inconvenient error information for scenarios failed when read timing data.\n28. Fixed a bug that some buffer left some aborted when split net, causing transition to get worse.\n29. Fixed a bug that inverter pairs can not be deleted by remove buffer of auto optimization.",
                "chunk_size": 524
            },
            {
                "doc_id": "_xtop_release_0005",
                "chunk_id": "_xtop_release_0005_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2021.09\n* New Features\n1. Added license control for ADV3 process.\n2. Added new leakage power optimization strategy.\n3. Supported to fix noise glitch violations.\n* Enhancements\n1. Enhanced DEF importing, improve the speed if DEF file having special VIAs.\n2. Enhanced hold fix, support to control the length of delay cell chain when buffer insertion.\n3. Enhanced setup fix, improve the fix ratio when gain is small.\n4. Enhanced rank pin strategies, for better group cluster analysis.\n5. Enhanced split net, support cross hierarchy in automatic optimization.\n6. Enhanced script generation for split_net, to allow buffers can be inserted along route.\n7. Enhanced leakage power optimization, to skip unconstrained cells.\n8. Added command analyze_leakage_keywords, to guide cell swapping for leakage optimization.\n9. Enhanced power intent cell recognization defined in UPF during auto and manual eco.\n10. Enhanced post-mask eco, using eco_cell_nominal_swap_keywords to support VT for GA cells.\n11. Enhanced fail reason report, add master and timing information.\n12. Enhanced SI fix, support wire length limit.\n13. Added tcl variable scan_at_new_pin, to allow eco action before new cells inserted.\n14. Added -adjacent_rows and -halo options, for set_placement_spacing_rule command.\n15. Fixed a bug that tool crash when split net to fix transition for MIB pins.\n16. Fixed a bug that tool crash when split net using inverter allowing to push cells.\n17. Fixed a bug that tool crash when check placement readiness with some DEF not loaded.\n18. Fixed a bug that tool crash when loading tmlib file, having include_file statement.\n19. Fixed a bug that break setup timing when leakage optimization.\n20. Fixed a bug that cannot read the pocvm file without coefficient.\n21. Fixed a bug that cannot support automatic completion of command in GUI shell.\n22. Fixed a bug that tool has slow fresh speed when doing the first manual eco.\n23. Fixed a bug that slack of inout IO pins was not recognized.\n24. Fixed a bug that no setup gain reported, if cell rise and fall delay are unbalanced.\n25. Fixed a bug that memory bus arc not recognized properly when parsing timing lib.\n26. Fixed a bug that no_alternative_cell reported when leakage optimization, for multi-tech design.\n27. Fixed a bug that cell has zero transition if there is a blackbox or intrinsic delay defined in previous level.",
                "chunk_size": 535
            },
            {
                "doc_id": "_xtop_release_0006",
                "chunk_id": "_xtop_release_0006_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2021.03\n* New Features\n1. Added new optimization method \"insert dummy\" to fix small hold violations.\n2. Added one new manual eco action: exchange cell.\n* Enhancements\n1. Supported to acquire legal placement information from UPF/CPF commands.\n2. Enhanced cell sizing to consider off path gain when fix setup timing.\n3. Considered pin alignment when cell legalization.\n4. Enhanced leakage power optimization to enable multi-thread acceleration.\n5. Added a new command \"build_timing_graph\" for large design setup process.\n6. Enhanced extra setup derating settings by voltages using linear interpolation.\n7. Enhanced eco converters, for better eco result (especially for split net).\n8. Enhanced transition margin to support both relative and absolute value.\n9. Enhanced transition fix to consider timing margin.\n10. Enhanced filter operations to speed up the runtime.\n11. Enhanced clock eco to consider violation count changes when TNS gain is tiny.\n12. Enhanced clock eco commands to add WNS threshold options.\n13. Enhanced output script generated by post-mask eco.\n14. Enhanced manual split net to support cross hierarchy net.\n15. Enhanced summarize_buffers to report scenario information.\n16. Added new commands: list eco action candidates and commit_candidate.\n17. Enhanced XTop to allow user to specify the saving directory for the log file.\n18. Fixed a bug that set_units cannot be set before link_library.",
                "chunk_size": 306
            },
            {
                "doc_id": "_xtop_release_0007",
                "chunk_id": "_xtop_release_0007_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2020.06.sp1\n* New Features\n1. Added GUI for clock eco analysis.\n2. Added -auto_scan option for fix_violations_by_clock_eco.\n3. Added license wait feature.\n* Enhancements\n1. Fixed crash when report dont use before creating corners.\n2. Fixed crash when open GUI after remove_buffer action.\n3. Fixed crash when import power domain, if power domain element is empty.\n4. Enhanced the max_transition gain check for size_cell.\n5. Enhanced expanding MIB pins when fix transition with pin collection.\n6. Added Gain_Ratio value display for clock_eco_analysis result.\n7. Adjusted fail reason report in post-mask eco flow for no GA cell found.\n8. Fixed a bug of cell overlap by post-mask eco method.\n9. Added a parameter \"eco_ga_cell_sizing_rule\" to allow sizing between GA and non-GA cells in post-mask eco.\n10. Added a parameter \"eco_allow_optimize_heavy_fanout_net\" to allow DRC fix for nets with more than 128 fanouts.\n11. Fixed a bug that leakage power fix would break setup timing for multi-fanout nets.\n12. Fixed a bug that lots of buffers inserted to fix transition, if transition target/margin is not correct.\n13. Fixed a bug that write_design_changes result in NATIVE format cannot be re-loaded.\n14. Fixed bugs of legalization due to cell symmetry and multiple row cell.",
                "chunk_size": 318
            },
            {
                "doc_id": "_xtop_release_0008",
                "chunk_id": "_xtop_release_0008_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2020.06\n* New Features\n1. Improved the solution commit performance of clock eco analysis.\n2. Supported DeltaTrans in max-transition optimization.\n3. Added \"identify_io_path_pin\" command to identify IO path pins of design.\n* Enhancements\n1. Enhanced the buffer insertion strategy for better margin protection.\n2. Enhanced 5nm VT layer pin touch and min implant area rule.\n3. Enhanced dont_touch classification into data_dont_touch and user_dont_touch.\n4. Enhanced timing data and report format from STA tools.\n5. Added an option \"-ip_pin_exception\" for command \"set_placement_constraint\".\n6. Added a new cell attribute \"is_physical_hierarchical\", a new pin attribute \"used_as_clock\".\n7. Added a parameter \"placement_legalization_obligated\" to skip some manual eco solution with failed legalization.\n8. Added a Tcl variable \"power_enable_greedy_strategy\" for swapping cells to get better power result and setup margin.\n9. Switched the tcl version from tcl8.5 to tcl8.6.\n10. Fixed a crash when legalization of S12 process.\n11. Fixed a crash when some module name having the escape character.\n12. Fixed a crash when import design due to too many fillers in DEF.\n13. Fixed a bug when deleting filler cells with double row height.\n14. Fixed a bug of timing path dropped, due to \"checkpin1\" type of internal pin.",
                "chunk_size": 316
            },
            {
                "doc_id": "_xtop_release_0009",
                "chunk_id": "_xtop_release_0009_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2019.12\n* New Features\n1. Added clock eco analysis command for fixing setup and hold violations.\n2. Added commands to get attributes of objects and filter objects by attributes.\n3. Added a variety of ranks to pins, which can help to improve the quality of optimization.\n* Enhancements\n1. Enhanced design database to support multiple technologies.\n2. Enhanced reconnect_pin to support crossing logical hierarchy.\n3. Enhanced timing fix on clock gating endpoint of combinational cell.\n4. Enhanced split net method for fixing capacitance violations.\n5. Enhanced timing path report and DEF file parser.\n6. Added \"-exclude_new_created\" and \"-keep_route\" options for write_design_changes.\n7. Added command to set rail voltage for instances.\n8. Added command to report cell displacement information after optimization.\n9. Fixed a crash when fix hold using buffer removal method.\n10. Fixed a crash due to module connect by order in netlist.",
                "chunk_size": 203
            },
            {
                "doc_id": "_xtop_release_0010",
                "chunk_id": "_xtop_release_0010_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2019.06.sp1\n* New Features\nNone.\n* Enhancements\n1. Fixed crash while handling legal placement of 28 hkc+ process.\n2. Fixed crash when undo action during interactive eco.\n3. Fixed crash when importing design, if missing some via definitions in the DEF file.\n4. Fixed legalization issues of 22nm process, which resulted in 1x filler width gap.\n5. Fixed issue on M0PO max length rule for 12nm process.\n6. Fixed issue of cell edge identification when cells had multiple definitions in LEF.\n7. Fixed issue of zoomfit in top level layout viewer.\n8. Enhanced \"get_paths\" command, support \"-from_hierarchy\" and \"-to_hierarchy\" option.\n9. Enhanced the control of layout settings, supporting the cover cells.",
                "chunk_size": 180
            },
            {
                "doc_id": "_xtop_release_0011",
                "chunk_id": "_xtop_release_0011_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2019.06\n* New Features\n1. Added pro mode to reduce the memory consumption for large designs.\n2. Supported N5 rules in placement legalization.\n3. Supported post-mask ECO (both spare cell and GA cell) flow.\n4. Added timing window fix for hold timing optimization.\n* Enhancements\n1. Improved the speed of reading aocv tables.\n2. Added “-debug_pins” option for auto optimization commands.\n3. Replaced “-force_include/exclude” option with \"-force\" option for write_design_changes command.\n4. Enhanced “-path_type” option for get_paths commands.\n5. Enhanced scripts to read timing reports and get ilm objects for hyperscale mode.\n6. Fixed a crash while importing designs in parallel.\n7. Fixed a crash while buffer insertion in manual eco, due to assign nets.\n8. Fixed VT rule violations for S14nm process.\n9. Enhanced to support -side both abutment rule for S11nm process.",
                "chunk_size": 218
            },
            {
                "doc_id": "_xtop_release_0012",
                "chunk_id": "_xtop_release_0012_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2018.12.sp1\n* New Features\nNone.\n* Enhancements\n1. Fixed crash while handling huge design in turbo mode.\n2. Fixed crash when zoom in and zoom out with multi-threading enabled.\n3. Fixed legalization issues of 16nm and 12nm eco placement.\n4. Fixed issue on importing verilog file with \"strength\" keyword.\n5. Fixed issue on importing timing report with \"clock\" port name.\n6. Fixed a bug of split_net for SI fixing, with non-optimal buffer location.\n7. Fixed a bug of large value of setup path GBA slack after setup PBA fixing.\n8. Supported POCV LVF format timing data.\n9. Added control to copy driver's slack to endpoint, for timing path of blackbox-blackbox interface.\n10. Added parameter to consider GBA margin when fixing PBA violations.\n11. Enhanced 3rd party tools timing data generation script for turbo mode.\n12. Enhanced physical eco script generation, improve the execution speed in PR tools.",
                "chunk_size": 228
            },
            {
                "doc_id": "_xtop_release_0013",
                "chunk_id": "_xtop_release_0013_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2018.12\n* New Features\n1. Added turbo mode to speed up violation fix iteration for large designs.\n2. Support n7+ rules in placement legalization.\n3. Support to cluster load pins in the same hierarchy while inserting buffer to fix hold.\n4. Support to save and restore dont touch objects during optimization process. \n* Enhancements\n1. Optimized buffer chain placement strategy for better routing result.\n2. Enhanced sizing down policy to reduce the error of transition estimation.\n3. Added parameter to filter those solutions with too small gains while fixing setup.\n4. Fixed a crash while sizing cells driven by black box.\n5. Improved the speed of getting violated pins.",
                "chunk_size": 150
            },
            {
                "doc_id": "_xtop_release_0014",
                "chunk_id": "_xtop_release_0014_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2018.06.sp2\n* New Features\n1. Support to swap flip-flops while fixing setup and hold violations.\n* Enhancements\n1. Fixed a crash of eco action reconnect pin.\n2. Fixed a crash on legalizing multiple height cells.\n3. Fixed an issue on reading non-rectangle power domain definition.\n4. Fixed an issue on fixing violation with specified pins in multiple instantiated blocks.\n5. Fixed an issue on processing bus pins defined with ascending order.\n6. Fixed an issue on processing clock attribute on inouts while fixing setup or hold violations.\n7. Fixed an issue on processing pulse latches.\n8. Fixed an issue on processing memory switch pin.\n9. Fixed an issue of displacement while swapping cells with different vt and overlap while inserting buffers.\n10. Enhanced placement legalization algorithm to avoid implant minWidth or minArea violations.\n11. Enhanced to support reading uncompressed timing data files.\n12. Enhanced timing report parser to support comments with multiple levels of parenthesis.\n13. Enhanced path view to show the worst margin of all multiple instantiated blocks. \n14. Improved speed on dumping timing data from STA tools.\n15. Improved speed of manual eco actions on pin, cell, or net with large fanin and fanout. \n16. Added notice of those eco actions that cannot be dumped as macro commands while dumping with macro format specified.",
                "chunk_size": 292
            },
            {
                "doc_id": "_xtop_release_0015",
                "chunk_id": "_xtop_release_0015_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2018.06.sp1\n* New Features\nNone.\n* Enhancements\n1. Fixed crash on eco placement while processing vt abutment rule.\n2. Fixed crash on manually splitting net with special route structure.\n3. Fixed issue on handling placement density in eco placement.\n4. Fixed issue on processing cells with ring shapes in eco placement.\n5. Fixed issue on processing pin shapes with non rectangle definitions.\n6. Fixed issue on processing negative coordinates in power domain file.\n7. Improved algorithm of fixing hold violations to reduce the number of buffers by relaxing the constraint of driver.\n8. Improved the efficiency of fixing transition violations.\n9. Enhanced fixing violation process to fix specified GBA and design rule violations.\n10. Enhanced summarizing violations with fail reasons and exclude dont touch pins.\n11. Enhanced fixing violation process to generate a report automatically in workspace.\n12. Enhanced command source to support option echo and log the file content.\n13. Updated the eco script for third party PR tools for better routing result.",
                "chunk_size": 220
            },
            {
                "doc_id": "_xtop_release_0016",
                "chunk_id": "_xtop_release_0016_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Release Notes\nRelease Note: 2018.06\n* New Features\n1. Support to fix fanout violations.\n2. Support to fix wire length violations.\n3. Support to fix SI violations.\n4. Support to swap FF while optimizing leakage power.\n5. Support pin access rule up to 7nm process.\n* Enhancements\n1. Adjusted GUI architecture for automatic optimization flow.\n2. Fixed issue of reporting fail reasons of automatic optimization flow.",
                "chunk_size": 99
            }
        ]
    },
    {
        "source": "_xtop_ug",
        "amount": 69,
        "chunked": true,
        "knowledge": [
            {
                "doc_id": "_xtop_ug_0001",
                "chunk_id": "_xtop_ug_0001_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 2. Introduction\n## Overview\n\t\toverview \nICExplorer-XTop is a tool which aims at fixing timing, design rule violations, \nreducing power and area cost in designs.",
                "chunk_size": 42
            },
            {
                "doc_id": "_xtop_ug_0002",
                "chunk_id": "_xtop_ug_0002_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 2. Introduction\n## Overview\n### Issues Can Be Solved\nIssues Can Be Solved \nICExplorer-XTop can help in following categories（XTop支持优化以下应用场景）. \n\t• Fix timing violations（修复时序违规） \n\t\to Setup timing violations \n\t\to Hold timing violations \n\t• Fix design rule violations（修复设计规则违规drv） \n\t\to Timing rule violations: Transition violations, Capacitance violations, Fanout violations \n\t\to SI violations, Noise Glitch violations \n\t• Fix physical rule violations（修复物理规则违规） \n\t\to Wire length violations \n\t• Reduce cost（减低功耗） \n\t\to Reduce leakage power \n\t\to Reduce dynamic power \n\t\to Reduce cell area",
                "chunk_size": 155
            },
            {
                "doc_id": "_xtop_ug_0003",
                "chunk_id": "_xtop_ug_0003_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 2. Introduction\n## Overview\n### Methods Used\nMethods Used \nICExplorer-XTop uses ECO operations that general design tools supported to fixing \nissues and reducing cost. \n\t• Size cell \n\t• Move cell \n\t• Insert buffer or inverter chain \n\t• Remove buffer or inverter pair \n\t• Split load of net into groups \n\t• On-route split net \n\t• Reconnect clock pin",
                "chunk_size": 89
            },
            {
                "doc_id": "_xtop_ug_0004",
                "chunk_id": "_xtop_ug_0004_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 2. Introduction\n## Installing And Invoking ICExplorer-XTop\n### Installing\nInstalling \nThe ICExplorer-XTop package is a zipped tar ball, and can be installed by just \nextracting it. \n% tar zxvf icexplorer-xtop-2017.09-rhel5-x86_64-20171015.tar.gz",
                "chunk_size": 85
            },
            {
                "doc_id": "_xtop_ug_0005",
                "chunk_id": "_xtop_ug_0005_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 2. Introduction\n## Installing And Invoking ICExplorer-XTop\n### Invoking\nInvoking \nBefore invoking ICExplorer-XTop, it needs to set correct license file first. \n% setenv LM_LICENSE_FILE port@host \n% install_path/bin/icexplorer-xtop",
                "chunk_size": 61
            },
            {
                "doc_id": "_xtop_ug_0006",
                "chunk_id": "_xtop_ug_0006_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 2. Introduction\n## Installing And Invoking ICExplorer-XTop\n### Command Options\nCommand Options \nInvoking icexplorer-xtop with -h, it will print all information of options. \n% icexplorer-xtop -h \nUsage:  \n  icexplorer-xtop \n    [-h | -help]            Display this information. \n    [-v | -version]         Display software version. \n    [-gui]                  Start in gui mode. \n    [-f | -file <file>]     Source specified file. \n    [-x <command>]          Execute specified command after setup. \n    [-log_suffix <suffix>]  Suffix for command.txt and log.txt. \n                            Log files will be command_suffix.txt \n                            and log_suffix.txt if specified.   \nThere is also an implicit option -auto_exit. While running test flow on multiple cases \nin background, it will interrupt and hang there if some error occurs while executing \nTCL commands, and this is not the expected behavior. By specifying -auto_exit, \nICExplorer-XTop will exit automatically while encountering errors.",
                "chunk_size": 232
            },
            {
                "doc_id": "_xtop_ug_0007",
                "chunk_id": "_xtop_ug_0007_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 2. Introduction\n## Installing And Invoking ICExplorer-XTop\n### Supported Platforms\nSupported Platforms \nOnly Linux x86_64 systems are supported. The default package is for RHEL5, and is \ncompatible with RHEL6, RHEL7, and other equivalent Linux releases.",
                "chunk_size": 64
            },
            {
                "doc_id": "_xtop_ug_0008",
                "chunk_id": "_xtop_ug_0008_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 2. Introduction\n## Steps To Use ICExplorer-XTop\nSteps To Use ICExplorer-XTop \nThis section introduces a flow of how to use ICExplorer-XTop by running through the \ntutorial cases. There are roughly three main steps: build workspace, optimize design \nand export the eco actions.",
                "chunk_size": 64
            },
            {
                "doc_id": "_xtop_ug_0009",
                "chunk_id": "_xtop_ug_0009_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 2. Introduction\n## Steps To Use ICExplorer-XTop\n### Build Workspace\nBuild Workspace \nTo build workspace and import design data, it needs the following steps.  \n\t• Create a workspace. \nxtop> create_workspace tutorial  \n\t• Link reference libraries. \nxtop> link_reference_library -format lef \"./lef/turorial.lef\"  \n\t• Import design data. \n\t• xtop> define_designs -verilogs netlistFileNames -defs \ndefFileNames \n\t• xtop> set_site_map  {unit core12T} \nxtop> import_designs  \n\t• Create corners, modes and scenarios. \n\t• xtop> create_corner {slow} \n\t• xtop> create_corner {fast} \n\t• xtop> create_mode {func} \n\t• xtop> create_mode {test} \n\t• xtop> create_scenario -corner {slow} -mode {func} {func_slow} \n\t• xtop> create_scenario -corner {fast} -mode {func} {func_fast} \n\t• xtop> create_scenario -corner {slow} -mode {test} {test_slow} \nxtop> create_scenario -corner {fast} -mode {test} {test_fast}  \n\t• Link timing libraries. \n\t• xtop> link_timing_library -corner {slow} \\ \n\t•                           -search_type min_max \n{./lib/tutorialwc.idb} \n\t• xtop> link_timing_library -corner {fast} \\ \n                          -search_type min_max \n{./lib/tutorialbc.idb}  \n\t• Read timing data files. \nxtop> read_timing_data -data_dir ./sta_data",
                "chunk_size": 363
            },
            {
                "doc_id": "_xtop_ug_0010",
                "chunk_id": "_xtop_ug_0010_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 2. Introduction\n## Steps To Use ICExplorer-XTop\n### Optimize Design\n#### Analyze Violations\nAnalyze Violations \nIn the Timing view panel, select setup or hold timing paths of specified range. Click \nthe \"Analyze Paths\" button at the bottom, tools will perform analysis on the given \ndata paths or clock paths.  \nTiming Analysis  window will pop up, which shows the bottleneck points of \nviolations. Click the bottleneck point, related paths will be listed in table. Double \nclick the table item, the timing path will be displayed in the path view.  \nIn the timing path, incremental delay and margin information of each cell or pin will \nbe shown. Top 20% worst incr delay will be marked in red for notice. Right click the \ncell or pin to perform the eco action. Afterwards, timing information will be updated \nand marked in different color.",
                "chunk_size": 189
            },
            {
                "doc_id": "_xtop_ug_0011",
                "chunk_id": "_xtop_ug_0011_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 2. Introduction\n## Steps To Use ICExplorer-XTop\n### Optimize Design\n#### Configure ECO Settings\nConfigure ECO Settings \nIn the XTop main window, click the menu: Setup->Configure Parameters, \"Configure \nParameters\" window will pop up. Parameter values can be changed in the table, which \nwill control the tools optimization behavior.  \nFor example, set the eco_buffer_list_for_hold parameter to specify the buffers that \ncan be used to fix hold timing.",
                "chunk_size": 102
            },
            {
                "doc_id": "_xtop_ug_0012",
                "chunk_id": "_xtop_ug_0012_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 2. Introduction\n## Steps To Use ICExplorer-XTop\n### Optimize Design\n#### Manual ECO\nManual ECO \nRight click the cell or pin on the path view or the layout, following manual eco \nactions can be triggered.  \n\t• Move Cell \n\t• Size Cell \n\t• Insert Buffer \n\t• Insert Buffer Chain \n\t• Split Load \n\t• Split Net \n\t• Reconnect Pin \n\t• Remove Buffer \nPlease note that, each manual eco can be cancelled by undo command step by step.",
                "chunk_size": 113
            },
            {
                "doc_id": "_xtop_ug_0013",
                "chunk_id": "_xtop_ug_0013_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 2. Introduction\n## Steps To Use ICExplorer-XTop\n### Optimize Design\n#### Automatic Flow\nAutomatic Flow \nXTop can also perform automatic optimizations for different purposes.  \nxtop> fix_hold_path_violations  \nxtop> fix_hold_gba_violations  \nxtop> fix_setup_path_violations  \nxtop> fix_setup_gba_violations  \nxtop> fix_capacitance_violations  \nxtop> fix_transition_violations \nxtop> fix_fanout_violations \nxtop> fix_wire_length_violations \nxtop> fix_si_violations \nxtop> fix_glitch_violations \nxtop> optimize_leakage_power \nxtop> optimize_dynamic_power \nxtop> optimize_design_area",
                "chunk_size": 165
            },
            {
                "doc_id": "_xtop_ug_0014",
                "chunk_id": "_xtop_ug_0014_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 2. Introduction\n## Steps To Use ICExplorer-XTop\n### Export ECO Actions\nExport ECO Actions \nAfter eco actions (either in manual mode or auto mode), please run \nwrite_design_changes command to export the results according to the given format.  \nxtop> write_design_changes -format NATIVE \\ \n                           -eco_file_prefix xtop_opt -output_dir ./  \nThe result eco scripts can be directly applied by PR or STA tools.",
                "chunk_size": 96
            },
            {
                "doc_id": "_xtop_ug_0015",
                "chunk_id": "_xtop_ug_0015_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 3. Manage Workspace\nChapter 3. Manage Workspace \nWorkspace is a directory to store all the data for libraries, designs, and timing data.",
                "chunk_size": 33
            },
            {
                "doc_id": "_xtop_ug_0016",
                "chunk_id": "_xtop_ug_0016_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 3. Manage Workspace\n## Create Workspace\nCreate Workspace \nError will be reported if it is failed to create the directory, or the directory is not \nwritable. If the path already exists and is not empty, user can continue by specifying -\noverwrite option to continue.  \nxtop> create_workspace [-overwrite] [-logical_only] workspaceName",
                "chunk_size": 73
            },
            {
                "doc_id": "_xtop_ug_0017",
                "chunk_id": "_xtop_ug_0017_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 3. Manage Workspace\n## Link Reference Library\nLink Reference Library \nReference library files can be LEF and OpenAccess library definition. For logical \nonly workspace, timing libraries can be also used. For LEF files, it is recommended to \nput the technology LEF file in front of list.  \nOnce any design data has been imported, option -force must be specified to modify \nthe reference library, and all design data will be purged.  \nxtop> link_reference_library [-force] [-format type_name] files",
                "chunk_size": 111
            },
            {
                "doc_id": "_xtop_ug_0018",
                "chunk_id": "_xtop_ug_0018_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 3. Manage Workspace\n## Import Designs\nImport Designs \nDesign can be defined with Verilog and DEF files. For a block hierarchical design, it \nneeds to define each design from bottom up one by one. The contents of verilog and \nDEF files will be imported into the design. The design will be saved automatically.  \nxtop> define_designs -verilogs vFileList -defs defFileList \nxtop> import_designs  \nSome PR tools will output a meaningless site name (e.g. unit) while exporting the \nDEF files. It needs to specify a site map from DEF to those defined in the LEF library \nif the sites do not match.  \nxtop> set site map { unit core6T }",
                "chunk_size": 156
            },
            {
                "doc_id": "_xtop_ug_0019",
                "chunk_id": "_xtop_ug_0019_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 3. Manage Workspace\n## Import Power Domains\nImport Power Domains \nPower domain configuration can be imported from UPF or region file. For \nhierarchical design having multiple power domains, please specify the -design option \nin the command.  \nUse command report_power_domain to report power domain. Use command \npurge_power_domain to purge the power domain of the specified design.  \nxtop> import_power_domain [-design designName] \\ \n                          [-upf_file fileName] \\ \n                          [-region_file fileName]",
                "chunk_size": 110
            },
            {
                "doc_id": "_xtop_ug_0020",
                "chunk_id": "_xtop_ug_0020_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 3. Manage Workspace\n## Create Corners, Modes and Scenarios\nCreate Corners, Modes and Scenarios \nScenario consists of corner and mode. For multi-corners and multi-modes, it can also \nbe created automatically by sweeping the corners and modes.  \nxtop> create_corner cornerName \nxtop> create_mode modeName \nxtop> create_scenario -corner cornerName -mode modeName scenarioName \nxtop> create_scenario -auto sceName  \nPlease note, the scenario name here must be consistent with the scenario name of \nannotated timing data files that were dumped from STA tools.",
                "chunk_size": 128
            },
            {
                "doc_id": "_xtop_ug_0021",
                "chunk_id": "_xtop_ug_0021_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 3. Manage Workspace\n## Link Timing Libraries\nLink Timing Libraries \nTiming library files are linked to the specified corner. By default, the library is used \nfor both min and max analysis in this corner. LVF libraries for advanced process are \nsupported. \nUse command unlink_timing_library to unlink timing library files from specified \ncorner.  \nxtop> link_timing_library -corner cornerName \\ \n                         [-search_type min|max|min_max] files",
                "chunk_size": 94
            },
            {
                "doc_id": "_xtop_ug_0022",
                "chunk_id": "_xtop_ug_0022_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 3. Manage Workspace\n## Read Timing Data and Paths\nRead Timing Data and Paths \nTools will read timing data from files. The files are generated with the corresponding \nscripts from STA tools with a pre-defined naming format. If all the necessary files are \navailable, it will read in all the timing data. Otherwise, error will be reported.  \nxtop> read_timing_data -data_dir path",
                "chunk_size": 84
            },
            {
                "doc_id": "_xtop_ug_0023",
                "chunk_id": "_xtop_ug_0023_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 3. Manage Workspace\n## Save and Open Workspace\nSave and Open Workspace \nWhen current workspace is saved, all the designs, timing data, eco actions, user \nsettings will be saved in to the workspace directory. Once the saved workspace is \nreopened again, all the data and eco actions are consistent except that the manual eco \naction cannot be undone since all check points have been cleaned.  \nxtop> save_workspace [-as path [-overwrite]] \nxtop> open_workspace workspaceName",
                "chunk_size": 103
            },
            {
                "doc_id": "_xtop_ug_0024",
                "chunk_id": "_xtop_ug_0024_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 3. Manage Workspace\n## Workspace Settings\n### Dont Touch\nDont Touch \nIf one object (cell, net, pin, path) is set dont touch, it means it will not be modified \nduring optimization process. For path, it means that tools will not try to fix the \nviolations on that path.  \nUse command get_dont_touch_cells, get_dont_touch_nets, get_dont_touch_pins to \nget those objects. Use command is_dont_touch to return if it is dont touch.  \nxtop> set_dont_touch object_list [true|false]",
                "chunk_size": 125
            },
            {
                "doc_id": "_xtop_ug_0025",
                "chunk_id": "_xtop_ug_0025_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 3. Manage Workspace\n## Workspace Settings\n### Library Per Instance\nLibrary Per Instance \nFor hierarchical design, user can specify some module instance using the special \nlibrary. The cells in such module will try to find the library cell only inside the \nspecified libraries.  \nThe special library can be given by the library name, or the library file name. The \nlibrary of file must be already linked to the specified corner. Otherwise, error will be \nreported.  \nUse command remove_lib_per_instance to remove the library per instance settings for \nthe specified instance.  \nxtop> set_lib_per_instance [-corner cornerName] instance libs",
                "chunk_size": 131
            },
            {
                "doc_id": "_xtop_ug_0026",
                "chunk_id": "_xtop_ug_0026_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 3. Manage Workspace\n## Workspace Settings\n### Skip Scenarios\nSkip Scenarios \nUser can skip some dont care scenarios. While one scenario is set to be skipped, the \ncorresponding timing will not be taken into account in ECO flow. However, it will \nalso be updated after ECO to keep integrity of timing.  \nxtop> set_skip_scenarios [-min] [-max] scenarioNames true/false  \nIf none timing mode min or max is specified, it will act as both of them are specified, \nand all timing are skipped for this scenario.",
                "chunk_size": 121
            },
            {
                "doc_id": "_xtop_ug_0027",
                "chunk_id": "_xtop_ug_0027_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\nChapter 4. Optimize Design \nThis chapter is about how to analyze the design, and optimize it by manual and \nautomatic flows.",
                "chunk_size": 37
            },
            {
                "doc_id": "_xtop_ug_0028",
                "chunk_id": "_xtop_ug_0028_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Analyze Violations\n### Timing Path Filter\nTiming Path Filter \nIn the Timing view panel, there are filters which can help user to select the proper \nrange of timing paths.  \nThe filter conditions include: path type (min or max), slack value, scenario, clock \ngroup, if path is from register to register, if path is completely conflict (all points in \nthe path have negative margin)...  \nThe qualified paths will be listed, with the path ID, path slack information. User can \nperform analysis and optimization based on those timing paths.  \nUser can also select timing paths by get_paths command.  \nxtop> get_paths -help \n \nSYNOPSIS \n  collection get_paths \n    [-quiet] \n    [-completely_conflict] \n    [-path_names names] \n    [-within within_module \n     | -across across_module] \n    [-from_hierarchy from_hierarchy_name] \n    [-to_hierarchy to_hierarchy_name] \n    [-delay_type dtype] \n    [-path_type ptype] \n    [-lower_bound lower_bound] \n    [-upper_bound upper_bound] \n    [-scenario scenario] \n    [-group group] \n    [-through_points through] \n    [-start_points start] \n    [-end_points end] \n    [-filter expression] \nThe return result will be a collection of paths. It can be passed into the tools to do \nreporting, analysis and optimization.",
                "chunk_size": 303
            },
            {
                "doc_id": "_xtop_ug_0029",
                "chunk_id": "_xtop_ug_0029_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Analyze Violations\n### Timing Analysis\nTiming Analysis \nClick the analysis button (on selected paths or all paths), \"Timing Analysis\" window \nwill pop up. There are two pages: bottleneck, and path view.  \nIn the bottleneck page, tools will automatically select the best topN candidate points \nof given timing paths to optimize, according to some strategy. For setup timing \nanalysis, the strategy could be: bottleneck, incremental delay, transition, SI, fanout, \npath length, violated path number, TNS, WNS; for hold timing analysis, the strategy \ncould be: bottleneck, SI, violated path number, TNS, WNS.  \nThe topN candidate points will be listed in the table. Click each point, the related \ntiming paths will be displayed below, with path ID and timing information shown. \nRight click the point, manual eco actions can be performed.",
                "chunk_size": 194
            },
            {
                "doc_id": "_xtop_ug_0030",
                "chunk_id": "_xtop_ug_0030_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Analyze Violations\n### Path View\nPath View \nClick each timing path, the path view page will show up. It will list the cell/pin in the \npath, with master name, incremental delay and margin information. User can select \nthe cell or pin, right click to do manual eco, or show the location in layout view.  \nOn the right, there are summary and options of the timing path. For example, user can \ncontrol whether to display launch/capture path, whether to display cell or net on the \npath, whether to display the ratio bar, and also select the columns to display.",
                "chunk_size": 137
            },
            {
                "doc_id": "_xtop_ug_0031",
                "chunk_id": "_xtop_ug_0031_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Configure ECO Settings\nConfigure ECO Settings \nBefore real eco operations, it is necessary to set correct parameter according to the \nrequirement and design status.  \n\t• General settings. \n\nName \tDefault \nunreasonable_negative_slack \t-1000 \nhonor_annotated_dont_touch \ttrue \nhonor_timing_library_dont_use \ttrue \neco_new_object_prefix \txtop \n \n\t• ECO methods related settings. \n\nName \tDefault \neco_buffer_list_for_hold \t  \neco_buffer_list_for_setup \t  \neco_buffer_group \t  \neco_max_buffer_chain_length \t8 \neco_cell_classify_rule \tcell_attribute \neco_cell_match_attribute \tfootprint \neco_cell_nominal_swap_keywords \t  \neco_cell_nominal_sizing_pattern \t  \ndecimal_point_tokens \t. \neco_remove_inverter_pair \tfalse \n \n\t• Placement related settings. \nName \tDefault \nplacement_legalization_mode \ttrue \n\t• User specified rules. \nName \tDefault \nmax_fanout \t32 \nmax_si \t0.01 \nmax_wire_length \t1000 \n \n\t• Targets, margins and other timing related constraints. \nName \tDefault \neco_hold_slack_target \t0 \neco_hold_slack_margin \t0 \neco_setup_slack_target \t0 \neco_setup_slack_margin \t0 \neco_transition_slack_target \t0 \neco_transition_slack_margin \t0 \neco_capacitance_slack_target \t0 \neco_capacitance_slack_margin \t0 \neco_driver_setup_slack_deterioration \t0.002 \neco_si_critical_net_rank_ratio \t0.05 \neco_size_cell_drive_strength_weaken_ratio \t0.4 \neco_gain_threshold \t0.001",
                "chunk_size": 392
            },
            {
                "doc_id": "_xtop_ug_0032",
                "chunk_id": "_xtop_ug_0032_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Manual ECO\n### Size Cell\nSize Cell \nRight click a cell on bottleneck analysis table, or path view, or layout, select \"Size \nCell...\" menu, it will trigger sizing cell eco action.  \nxtop> size_cell -design {cpu} {U414} {OAI222XD4EPHVT}",
                "chunk_size": 82
            },
            {
                "doc_id": "_xtop_ug_0033",
                "chunk_id": "_xtop_ug_0033_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Manual ECO\n### Insert Buffer\nInsert Buffer \nRight click a pin on bottleneck analysis table, or path view, or layout, select \"Insert \nBuffer...\" menu, it will trigger buffer insertion eco action.  \nxtop> insert_buffer -design {cpu} {alu/U137/I} {BUFFD0EP}",
                "chunk_size": 78
            },
            {
                "doc_id": "_xtop_ug_0034",
                "chunk_id": "_xtop_ug_0034_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Manual ECO\n### Insert Buffer Chain\nInsert Buffer Chain \nRight click a pin on bottleneck analysis table, or path view, or layout, select \"Insert \nBuffer Chain...\" menu, it will trigger buffer chain insertion eco action.  \nxtop> insert_buffer -design {cpu} {alu/U137/I} \\ \n                    {BUFFD0EPHVT BUFFD6EP BUFFD12EP BUFFD16EPLVT}",
                "chunk_size": 103
            },
            {
                "doc_id": "_xtop_ug_0035",
                "chunk_id": "_xtop_ug_0035_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Manual ECO\n### Split Load\nSplit Load \nRight click a pin on bottleneck analysis table, or path view, or layout, select \"Split \nLoad...\" menu, it will trigger split load eco action.  \nxtop> split_load -design {cpu} -lib_cell {BUFFD12EP} \\ \n                 -pin_group {...} -locations {(x,y)} \\ \npin group {\n}\nlocations {(x y)}",
                "chunk_size": 99
            },
            {
                "doc_id": "_xtop_ug_0036",
                "chunk_id": "_xtop_ug_0036_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Manual ECO\n### Split Net\nSplit Net \nRight click a net on bottleneck analysis table, or path view, or layout, select \"Split \nNet...\" menu, it will trigger split net eco action.  \nxtop> split_net -design {cpu} -lib_cell {BUFFD2EP} -segments 3 \\ \n                -rule cap|wire_length -scenario func_fast \n{ _netName_ }",
                "chunk_size": 97
            },
            {
                "doc_id": "_xtop_ug_0037",
                "chunk_id": "_xtop_ug_0037_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Manual ECO\n### Move Cell\nMove Cell \nRight click a cell on layout (press Ctrl to select multiple cells), select \"Move Cell...\" \nmenu, it will trigger moving cell eco action.  \nxtop> move_cell -design {cpu} -delta {(-15.400, +9.600)} \n{ _cellName_ }  \nUser can also continuously move cells without commit for each time, by selecting the \n\"Move Cell Plus...\" menu.",
                "chunk_size": 111
            },
            {
                "doc_id": "_xtop_ug_0038",
                "chunk_id": "_xtop_ug_0038_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Manual ECO\n### Remove Buffer\nRemove Buffer \nRight click a buffer on bottleneck analysis table, or path view, or layout, select \n\"Remove Buffer...\" menu, it will trigger deleting buffer eco action.  \nxtop> remove_buffer -design {cpu} {regs/dram1/U181/add_buf_1}",
                "chunk_size": 78
            },
            {
                "doc_id": "_xtop_ug_0039",
                "chunk_id": "_xtop_ug_0039_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Manual ECO\n### Reconnect Pin\nReconnect Pin \nRight click an input pin of clock path on bottleneck analysis table, or path view, or \nlayout, select \"Reconnect Pin...\" menu, it will trigger reconnect pin eco action.  \nxtop> reconnect_pin -design {designName} {inputPinName} {netName}",
                "chunk_size": 81
            },
            {
                "doc_id": "_xtop_ug_0040",
                "chunk_id": "_xtop_ug_0040_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Manual ECO\n### Insert Dummy\nInsert Dummy \nRight click a pin on bottleneck analysis table, or path view, or layout, select \"Insert \nDummy...\" menu, it will trigger insert dummy eco action.  \nxtop> insert_dummy_cell -design {cpu} {regs/dram1/C3/U457/I} \n{BUFFD12EP}",
                "chunk_size": 86
            },
            {
                "doc_id": "_xtop_ug_0041",
                "chunk_id": "_xtop_ug_0041_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Manual ECO\n### Exchange Cell\nExchange Cell \nRight click a pin on bottleneck analysis table, or path view, or layout, select \n\"Exchange Cell...\" menu, it will trigger exchange cell eco action.  \nxtop> exchange_cell -design {cpu} { U333 } { U357 }",
                "chunk_size": 76
            },
            {
                "doc_id": "_xtop_ug_0042",
                "chunk_id": "_xtop_ug_0042_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Manual ECO\n### Undo\nUndo \nManual eco actions can be canceled by undo (at most 32 times suggested)  \nIn the \"eco Actions\" panel, \"History\" page, the actions will be listed in table. Select \nthe action and click \"Undo\" button.  \nxtop> undo",
                "chunk_size": 74
            },
            {
                "doc_id": "_xtop_ug_0043",
                "chunk_id": "_xtop_ug_0043_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\nAutomatic ECO \nAutomatic eco provides a flow to fix the violations or optimize the cost automatically \nby scanning the design. It can fix the setup and hold timing violations, the design rule \nviolations, include transition, capacitance, fanout, wire length, SI and glitch \nviolations. Also, by swapping cells with different vt or channel length or sizing down \ncells, it can help to reduce the leakage power and cell area without bring new timing \nand design rule violations.  \nA variety of methods can be used in the optimization flow, including insert buffer, \nsize cell, split net, and remove buffer or inverter pairs.",
                "chunk_size": 144
            },
            {
                "doc_id": "_xtop_ug_0044",
                "chunk_id": "_xtop_ug_0044_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Fix Setup and Hold Violations\nFix Setup and Hold Violations \nAs a normal flow, XTop will read in the global setup and hold slack information \ndumped from STA tool. Timing report is also supported but not obligated. XTop \nprovides both commands to fix GBA and PBA violations. However it should be \nchosen carefully according to the design scale, the violation count, and the severity of \nviolations.  \n\t• GBA disadvantages \n\t\to Pessimistic violations which will cause over fix and extra cost of \nresources. \n\t\to Low flexibility to choose violations to fix. \n\t• PBA disadvantages \n\t\to Low coverage while there exists plenty of violations. \n\t\to Extra memory and time to dump, read and update timing paths. \nAccording to the disadvantages of GBA and PBA, when there are only a small \namount of violations or the design area are really limited, PBA is recommended. \nOtherwise, GBA is a better choice since it converges faster.  \nFor hold violations, the most effective method is to insert buffer chain to increase the \ndelay. In order to keep consistency, XTop only allows to insert buffers at the sinks of \nnets. For small hold violations, insert dummy optimization method can be used. \nAnother way is to size cells to weaker drive strength, including size down cells, or \nsize cell to different vt or channel length. Size up is prohibited here to avoid \nineffective solutions though it is reasonable for delay buffers. For very small \nviolations, XTop offers insert dummy cell method to increase wire load by adding a \ndummy cell on net.  \nIn hold fix, we provide a flag -max_cluster_loader_count to try to reduce buffer \ncount, and also improve fix result. This feature is suggested to turn on if user find \nbuffer count is not optimized as expect. Sometimes, there are many 'break_setup' \nreasons in summary after a normal fix. For this case, flag -fix_timing_window can be \nturned on to try to get a better setup margin and fix result.  \nFor setup violations, the recommended methods are size cell, insert buffer and split \nnet. While these methods are specified together, XTop will choose the best one of \nthem by evaluating the benefit and cost. Another special method is to remove \nredundant buffers or inverter pairs.  \nThe normal flow does not allow to bring any new violations or worsen the existing \nviolations. If such situation encountered, corresponding fail reason will be marked on \npins, and current solution will be abandoned.",
                "chunk_size": 545
            },
            {
                "doc_id": "_xtop_ug_0044",
                "chunk_id": "_xtop_ug_0044_0002",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Fix Setup and Hold Violations\nFix Setup and Hold Violations \nFollowing are the corresponding commands to fix setup and hold violations. For \ndetail, please query the handbook or with command man in XTop. \n \nxtop> fix_setup_gba_violations \nSYNOPSIS \n  int fix_setup_gba_violations \n    [-buffer_list buffer_names] \n    [-remove_buffer_only] \n    [-methods method_list] \n    [-size_rule rule_type] \n    [-dff_only \n     | -size_down_only] \n    [-setup_target slack_val] \n    [-hold_margin margin_val] \n    [-transition_margin margin_val] \n    [-rel_transition_margin rel_margin_val] \n    [-capacitance_margin margin_val] \n    [-effort effort_level] \n    [-group] \n    [-priority_weight type_name] \n [-summarize_internal_iteration] \n    [-disable_report] \n    [-only_pins pin_list \n     | violations] \n    [-debug_pins pin_list] \n \nxtop> fix_setup_path_violations \nSYNOPSIS \n  int fix_setup_path_violations \n    [-buffer_list buffer_names] \n    [-remove_buffer_only] \n    [-methods method_list] \n    [-size_rule rule_type] \n    [-dff_only \n     | -size_down_only] \n    [-setup_target slack_val] \n    [-hold_margin margin_val] \n    [-transition_margin margin_val] \n    [-rel_transition_margin rel_margin_val] \n    [-capacitance_margin margin_val] \n    [-only pins pin list] \n    [ debug_pins pin_list] \n    [-effort effort_level] \n    [-priority_weight type_name] \n    [-summarize_internal_iteration] \n    [-disable_report] \n    [paths] \n \nxtop> fix_hold_path_violations \nSYNOPSIS \n  int fix_hold_path_violations \n    [-buffer_list buffer_names] \n    [-size_cell_only \n     [-size_rule rule_type] \n     [-dff_only]] \n    [-hold_target slack_val] \n    [-setup_margin margin_val] \n    [-transition_margin margin_val] \n    [-rel_transition_margin rel_margin_val] \n    [-capacitance_margin margin_val] \n    [-only_pins pin_list] \n    [-debug_pins pin_list] \n    [-effort effort_level] \n    [-summarize_internal_iteration] \n    [-disable_report] \n    [-max_cluster_loader_count max_count] \n    [-fix_timing_window] \n    [-use_dummy_cell \n     [-dummy_only]] \n    [-max_delay_cell_length max_delay_cell_len \n     -delay_cell_list delay_cell_names] \n    [paths] \n \nxtop> fix_hold_gba_violations \nSYNOPSIS \n  int fix_hold_gba_violations \n    [-buffer_list buffer_names] \n    [-size_cell_only \n     [-size_rule rule_type] \n     [-dff_only]] \n    [-hold_target slack_val] \n    [-setup_margin margin_val] \n    [-transition_margin margin_val] \n    [-rel_transition_margin rel_margin_val] \n    [-capacitance_margin margin_val] \n    [-effort effort_level] \n    [-group] \n    [-summarize_internal_iteration] \n    [-disable_report] \n    [-max_cluster_loader_count max_count] \n    [-fix_timing_window] \n    [-use_dummy_cell \n     [-dummy_only]] \n    [-max_delay_cell_length max_delay_cell_len \n     -delay_cell_list delay_cell_names] \n    [-only_pins pin_list \n     | violations] \n[-debug_pins pin_list]",
                "chunk_size": 773
            },
            {
                "doc_id": "_xtop_ug_0045",
                "chunk_id": "_xtop_ug_0045_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Fix Timing Rule Violations\nFix Timing Rule Violations \nXTop supports to fix all three types of timing rule violations: transition, capacitance, and fanout. The solutions for such violations are to improve the driver capability by \nsizing or inserting buffer, or decomposing the load by splitting net.  \nWhile fixing such violations, it does NOT care about the hold and setup timing \nviolations. That is to say it is possible to bring new hold or setup violations after \nfixing. Anyway, transition and capacitance rules are checked for the driver stage to \navoid bring new transition or capacitance violations. But XTop also offered an option \nnamed check_timing_margin, which will allow user to check hold and setup. It may \nbe useful when there's very few transition violations and almost has no timing \nviolation.  \nClock and data path violations are designed to fix separately since different policy or \nbuffers may be specified. It is almost impossible for XTop to update the setup and \nhold time if a lot of eco actions applied on clocks, and XTop gives up to do this in the \nfixing process. So, it is recommended to fix violations on clock in the last step, and \napply the whole flow immediately.  \n-dff_only can be set to size only DFFs to fix transition and capacitance violations.  \nBy default, it only fixes violations on data paths. If want to fix violations on clock, try to run a separate iteration with option -on_clock.\nFollowing are the corresponding commands to fix timing rule violations. For detail, \nplease query the handbook or with command man in XTop. \n \nxtop> fix_transition_violations \nSYNOPSIS \n  int fix_transition_violations \n    [-on_clock | -dff_only] \n    [-buffer_list buffer_names] \n    [-methods method_list] \n    [-size_rule rule_type] \n    [-transition_target slack_val] \n    [-transition_margin margin_val] \n    [-rel_transition_margin rel_margin_val] \n    [-capacitance_margin margin_val] \n    [-check_timing_margin] \n    [-disable_report] \n    [-debug_pins pin_list] \n    [violations] \n \nxtop> fix_capacitance_violations \nSYNOPSIS \n  int fix_capacitance_violations \n    [-on_clock | -dff_only] \n    [-buffer_list buffer_names] \n    [-methods method_list] \n    [-size_rule rule_type] \n    [-capacitance_target slack_val] \n    [-transition_margin margin_val] \n    [-rel_transition_margin rel_margin_val] \n    [-capacitance_margin margin_val] \n    [-check_timing_margin] \n    [-disable_report] \n    [ debug_pins pin_list] \n    [violations] \n \nxtop> fix_fanout_violations \nSYNOPSIS \n  int fix_fanout_violations \n    [-buffer buffer_inverter_name] \n    [-max_fanout threshold] \n    [-on_clock] \n    [-disable_report] \n    [-debug_pins pin_list] \n[violations]",
                "chunk_size": 662
            },
            {
                "doc_id": "_xtop_ug_0046",
                "chunk_id": "_xtop_ug_0046_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Fix Wire Length Violations\nFix Wire Length Violations \nFor some process, there is a limitation on wire length to avoid issues of process. XTop \ncan split the nets that exceed the max length limitation with specified buffer or \ninverter to meet the constraint. XTop calculates the timing but does NOT care about \nany setup, hold or timing rule violations. That is to say it is possible to bring any \nsetup, hold or timing rule violations after fixing wire length violations. Thus, it is \nimportant to specify a proper buffer or inverter for splitting the nets.  \nSimilar to fixing timing rule violations, it also gives up to update setup and hold \ntiming while fixing violations on clock.  \nFollowing are the corresponding command to fix wire length violations. For detail, \nplease query the handbook or with command man in XTop. \n \nxtop> fix_wire_length_violations \nSYNOPSIS \n  int fix_wire_length_violations \n    [-buffer buffer_inverter_name] \n    [-max_wire_length threshold] \n    [-on_clock] \n    [-disable_report] \n    [-debug_pins pin_list] \n[violations]",
                "chunk_size": 250
            },
            {
                "doc_id": "_xtop_ug_0047",
                "chunk_id": "_xtop_ug_0047_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Fix SI Violations\nFix SI Violations \nThere is actually no default constraint on SI in timing verification. It is found that the \nbigger SI effects, the bigger uncertainty will be introduced in the eco flow. To avoid \ndramatic change of SI effect, it is recommended to reduce the delta delay of SI to a \nspecified threshold by sizing cell or splitting net before real timing eco.  \nSimilar to fixing timing rule violations, it also gives up to update setup and hold \ntiming while fixing violations on clock.  \nXTop also offered an option named check_timing_margin, which will allow user to \ncheck hold and setup.  \nBy default, it only fixes violations on data paths. If want to fix violations on clock, try to run a separate iteration with option -on_clock.\nFollowing are the corresponding command to fix SI violations. For detail, please \nquery the handbook or with command man in XTop. \n \nxtop> fix_si_violations \nSYNOPSIS \n  int fix_si_violations \n    [-max_si threshold] \n    [-on_clock | -dff_only] \n    [-buffer buffer_inverter_name] \n    [-methods method_list] \n    [-size_rule rule_type] \n    [-check_timing_margin] \n    [-wire_length_threshold length_threshold] \n    [-disable_report] \n    [-debug_pins pin_list] \n[violations]",
                "chunk_size": 299
            },
            {
                "doc_id": "_xtop_ug_0048",
                "chunk_id": "_xtop_ug_0048_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Fix Glitch Violations\nFix Glitch Violations \nThere is a limitation on noise glitch height to avoid issues of process. This limitation \ncannot be set by users, it is given from preceding tool. XTop can split the nets that \nreduces these glitch heights with specified buffer or inverter to meet the constraint. \nXTop calculates the timing but does NOT care about any setup, hold or timing rule \nviolations. That is to say it is possible to bring any setup, hold or timing rule \nviolations after fixing glitch violations. Thus, it is important to specify a proper buffer \nor inverter for splitting the nets.  \nXTop can also use size cell method to reduce glitch height. But size cell method can \nonly fix violation pins with small absolute value of slack.  \nSimilar to fixing timing rule violations, it also gives up to update setup and hold \ntiming while fixing violations on clock.  \nXTop also offered an option named check_timing_margin, which will allow user to \ncheck hold and setup.\nBy default, it only fixes violations on data paths. If want to fix violations on clock, try to run a separate iteration with option -on_clock.  \nFollowing are the corresponding command to fix glitch violations. For detail, please \nquery the handbook or with command man in XTop. \n \nxtop> fix_glitch_violations \nSYNOPSIS \n  int fix_glitch_violations \n    [-on_clock | -dff_only] \n    [-buffer buffer_inverter_name] \n    [-methods method_list] \n    [-size_rule rule_type] \n    [-disable_report] \n    [-check_timing_margin] \n    [-wire_length_threshold length_threshold] \n    [violations] \n[-debug_pins pin_list]",
                "chunk_size": 376
            },
            {
                "doc_id": "_xtop_ug_0049",
                "chunk_id": "_xtop_ug_0049_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Optimize Cost\nOptimize Cost \nXTop can utilize the timing redundant slacks to reduce the cost of design, including \nleakage power and cell area. The process to swap cells between different vt and \nchannel lengths is called leakage optimization, and the process to size down cell or \nremove buffers is called area optimization. During the optimization, setup, hold and \nall design rules are considered, and it avoids to bring new violations after \noptimization.  \nThe default flow only commits eco operations on data path. DFFs can also be \nswapped with an extra option -dff_only. However, it will be more timing consuming \nthan data path if there exists complex mutual constraints between DFFs.  \nFollowing are the corresponding commands to optimize leakage power and design \narea. For detail, please query the handbook or with command man in XTop. \n \nxtop> optimize_leakage_power \nSYNOPSIS \n  int optimize_leakage_power \n    [-keywords name_list] \n    [-hold_margin margin_val] \n    [-setup_margin margin_val] \n    [-transition_margin margin_val] \n    [-rel_transition_margin rel_margin_val] \n    [-capacitance_margin margin_val] \n    [-effort effort_level] \n    [-group] \n    [-summarize_internal_iteration] \n    [-dff_only \n     | -enable_multithread] \n    [-auto_iteration iteration_number] \n    [-only_pins pin_list \n     | cells] \n    [-debug_pins pin_list] \n \nxtop> optimize_design_area \nSYNOPSIS \n  int optimize_design_area \n    [-remove_buffer_only \n     | -pattern str] \n    [ dff_only] \n    [-hold_margin margin_val] \n    [-setup_margin margin_val] \n    [-transition_margin margin_val] \n    [-rel_transition_margin rel_margin_val] \n    [-capacitance_margin margin_val] \n    [-effort effort_level] \n    [-summarize_internal_iteration] \n    [-only_pins pin_list \n     | cells] \n[-debug_pins pin_list]",
                "chunk_size": 446
            },
            {
                "doc_id": "_xtop_ug_0050",
                "chunk_id": "_xtop_ug_0050_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Write incremental SDF file.\nWrite incremental SDF file. \nXTOP can write an incremental SDF file during fix process, which can clean hold \nviolations and tries to clean setup violations.  \nUse -dir to specify the directory to save these SDF files. -\nreserved_cell_delay_percentage is to control reserved delay when decreasing cell \ndelay for setup.  \nUser can specify extra -target to keep hold clean.  \n \nxtop> write_incremental_sdf \nSYNOPSIS \n  int write_incremental_sdf \n    -dir dir_name \n    [-prefix prefix_name] \n    {-hold \n     | {-setup \n        [-reserved_cell_delay_percentage reserved_delay_percentage}}] \n    [-target target_val] \n    [-anno_derate derate_val] \n[-both_timing_type]",
                "chunk_size": 179
            },
            {
                "doc_id": "_xtop_ug_0051",
                "chunk_id": "_xtop_ug_0051_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Analyze scenario reduction.\nAnalyze scenario reduction. \nXTOP can analyze all scenarios after build_timing_graph and before \nread_timing_data, by reading all GBA pin slack data, and return a dropped scenario \nlist.  \nUser can specify -hold_top_n or -setup_top_n or both, to get wanted \"topN\" worst \nscenarios, which is analyzed from data in -data_dir.  \nIf reduce_scenario is not called, only analysis, no real reduction is made.  \n \nxtop> analyze_scenario_reduction \nSYNOPSIS \n  string_list analyze_scenario_reduction \n    -data_dir path \n    [-hold_top_n hold_val \n     | -hold_coverage hold_cov] \n    [-setup_top_n setup_val \n     | -setup_coverage setup_cov] \n    [-must_include must_include_scenario_names] \n    [-factor gain_factor] \n    [-force_read] \n    [-verbose \n     [-hold_uncovered hold_limit \n      | -setup_uncovered setup_limit]]",
                "chunk_size": 219
            },
            {
                "doc_id": "_xtop_ug_0052",
                "chunk_id": "_xtop_ug_0052_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Clock ECO\nBefore timing ECO phase is started, designers assume that the CTS structure has reasonable clock skew and setup/hold WNS and TNS are workable. But sometimes, it is more efficient to repair timing on clock path than on data path. Touching one cell on the clock tree may fix hundreds of timing violations. It needs to provide another opportunity to adjust the timing by changing the clock.\nXTop has provided both interactive and automatic Clock ECO solutions, which can analyze the influence of changing clock tree on setup/hold timings and margins on multiple scenarios. User can specify a reference buffer and a trace level, and run several rounds of ECO analysis until find a better solution to optimize timing (especially for the TNS).  \n\n#### Interactive Clock ECO\n\nxtop> clock_eco_analysis \nSYNOPSIS \n  clock_eco_analysis \n    -setup \n    | -hold \n    [-decrease_delay] \n    -buffer clock_buffer \n    [-count buffer_count] \n    [-trace_level trace_level \n     | -target_pins target_pins] \n    [-top count] \n    [-include_begin_gain] \n    [-detail] \n    [-scenario reference_scenario] \n    [-honor_dont_touch] \n    [-setup_wns_threshold setup_wns_threshold] \n    [-hold_wns_threshold hold_wns_threshold] \nThe target is to fix setup or hold TNS timing violations (specified by -setup or -hold). \nBefore the analysis, please specify the reference clock buffers (specified by -buffer). \nBy default, clock ECO will try to add buffers on clock sinks or common points to adjust timing. The reference buffer is used for timing and margin calculation in \nmultiple scenarios. The delay change will be measured by buffer typical_delay * count (specified by -count). The early/late derate is not considered.  \nWhen the analysis is completed, it will report the top N suggested candidates (specified by -top, default value is 50). The result will be sorted by Gain_Ratio. If want to print detail pin information in each scenario, please specify -detail option. If want to see the begin gain ratio, please specify -include_begin_gain option. User can select the best N candidates to commit. Or, select the candidates whose gain ratio is \nlarger than some threshold to commit.  \n \nxtop> commit_clock_eco -hold -top 10 \nxtop> commit_clock_eco -setup -gain_ratio 100 \n\n#### Automatic Clock ECO\n\nAn auto-fix command has also be provided to auto-fix the setup or hold violations by applying eco operations on clock. It is a combination of analysis (clock_eco_analysis) \nand committing (commit_clock_eco).  \n \nSYNOPSIS \n  fix_violations_by_clock_eco \n    -setup \n    | -hold \n    -buffer buffer_name \n    [-count num] \n    [-auto_scan] \n    [-commit_separately] \n    [-trace_level num] \n    [-gain_ratio num] \n    [-setup_wns_threshold setup_wns_threshold] \n    [-hold_wns_threshold hold_wns_threshold] \n \nxtop> fix_violations_by_clock_eco -buffer CKBUFF1 -hold \nxtop> fix_violations_by_clock_eco -buffer CKBUFF1 -setup -trace_level 4 \nxtop> fix_violations_by_clock_eco -buffer CKBUFF1 -setup -gain_ratio 30",
                "chunk_size": 666
            },
            {
                "doc_id": "_xtop_ug_0053",
                "chunk_id": "_xtop_ug_0053_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Post-mask ECO\nPost-mask ECO \nPlease set the parameter eco_post_mask_mode to enable the post-mask eco mode. In \nlate stage of design, user may not want to change the mask to clean the timing. Post-\nmask ECO can help to do small changes to fix timing violations, by buffer insertion \nand cell sizing methods. It will only contain physical wire modification and avoid any \nplacement adjustment in the layout. Post-mask ECO supports spare cell flow and ga filler flow, and both flow supports manual eco and auto eco.\n\n#### Spare Cell Flow\nFor the spare cell flow, it just likes the usual eco flow, after enabling the post mask \nmode.  \n \nxtop> set_parameter  eco_post_mask_mode true \n \n##### for manual eco \nxtop> insert_buffer -design {regs} {dram1/C3/U574/C1} \n{OR4D0BWP12THVT} \nxtop> size_cell -design {DIU_MDI_0_test_1} {HDMIFF/U13} {CKBD8BWP12T} \n \n##### for auto eco \nxtop  set_parameter eco_buffer_list_for_hold  {AN2 OR2 BUF2 INV2} \nxtop> set_parameter eco_buffer_list_for_setup {AN2 OR2 BUF2} \nxtop> fix_setup/hold_gba_violation ...   \n\n#### GA filler Cell Flow\nFor the GA filler flow, please specify the parameter eco_ga_site or \neco_ga_name_pattern first. IMPORTANT NOTE: If both GA site and name pattern are defined, eco_ga_site will have the higher priority. In the optimization, XTop will delete the GA filler cells, \nand insert the new cells given, and use the GA filler cells to fill the blank space.  \n \nxtop> set_parameter eco_post_mask_mode true \nxtop> set_parameter eco_ga_site {gacore12T} \nxtop> set_parameter eco_ga_name_patterns {GFILL* GBUFF* GAN*} \nxtop> set_parameter eco_ga_filler_list {GFILL1BWP12T GFILL2BWP12T \nGFILL4BWP12T} \n \n##### for manual eco \nxtop> insert_buffer -design {regs} {dram1/xtop_cell_0/I} \n{GBUFFD1BWP12T} \\ \n      -locations {(190.200, 94.800)} size_cell \\ \n      -design {cpu} {dram_t2/C3/U392} {GMUX2ND1BWP12THVT} \n \n##### for auto eco \nxtop> set_parameter eco_buffer_list_for_hold  \\ \n           {GBUFFD1BWP12T GBUFFD4BWP12T GBUFFD8BWP12T} \nxtop> set_parameter eco_buffer_list_for_setup \\ \n           {GBUFFD1BWP12T GBUFFD4BWP12T GBUFFD8BWP12T} \nxtop> fix_setup/hold_gba_violations ...\n\n#### Please note:\n only insert_buffer and size_cell methods are supported in post mask mode.\nMore notes for the two different flows: \nFor spare cell flow:\n- fix_fanout_violations, fix_wire_length_violations and optimize_design_area commands are not supported in post mask mode.\n- in the buffer list parameter, not only allows buffer and inverter, but also support AND and OR cell.Currently, NAND, NOR and XOR cell are not supported.\n\nFor GA filler cell flow:\n- Parameter placement_legalization_mode is not working in post mask mode.\n- Supported cells include: buffer/inverter/and/or .\n- By default, only allow sizing from GA cells to GA cells. In 2020.06.sp1 or later, if user wants to size between GA cell and non-GA cells, please set parameter eco_ga_cell_sizing_rule to complete.",
                "chunk_size": 685
            },
            {
                "doc_id": "_xtop_ug_0054",
                "chunk_id": "_xtop_ug_0054_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Flow Control\nFlow Control \nThe automatic flow optimizes the design by scanning the timing graph in topology \norder, thus it can complete the task with a linear complexity of design scale. And this \nis the only applicable way for modern designs that contains up to one hundred million \nof instances. However, XTop provides different effort levels to achieve higher \noptimization quality with extra timing cost. The pins are classified into several groups \nby a calculated priority for each pin, and optimized in iterations inside XTop. The \nhigher effort, the more internal pin groups and iterations.  \nXTop also provides a series of commands to allow user to change the criteria for \ncalculating the priority of pins, known as pin rank. A better result is expected if a \nproper pin rank type is marked. These commands are mark_hold_gba_pin_rank, \nmark_setup_gba_pin_rank, mark_hold_path_pin_rank, mark_setup_path_pin_rank, \nmark_leakage_pin_rank and mark_area_pin_rank. But user should be aware that no \nsingle rank type can lead to best result for every case.",
                "chunk_size": 239
            },
            {
                "doc_id": "_xtop_ug_0055",
                "chunk_id": "_xtop_ug_0055_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### ECO Methods\n#### Insert Buffer\nInsert Buffer \nFor fixing setup, transition, and capacitance violations, this method means to insert a \nbuffer at the source of net to enhance the drive capability of cell. It is recommended to \nselect buffers with good drive strength.  \nFor fixing hold violations, this method means to insert a buffer chain at the sink pins \nof net. The buffer chain prefers to grow toward the driver of net to avoid zigzag route \nas possible. For better effect, it is recommended to specify a buffer set with uniform \ndelay distribution from both delay and normal buffers.",
                "chunk_size": 136
            },
            {
                "doc_id": "_xtop_ug_0056",
                "chunk_id": "_xtop_ug_0056_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### ECO Methods\n#### Size Cell\nSize Cell \nThis method is to change the reference cell of the specified instances. Modern process \nprovides variety of cells, including different sizes, vts, channel lengths and so on. It \ndoes not just \"size\" a cell in the optimization flow. But for conventional reasons, it is \nstill called \"size cell\" here.  \nXTop sizes a cell according to three principles. And it is controlled by parameter \neco_cell_classify_rule.  \n\t• Library attribute, the footprint, user function class, or just the function of all \npins. Use parameter eco_cell_match_attribute to choose the correct attribute.  \n\t• Nominal swap keywords in names. For different vt or channel length, \ncommonly there are corresponding keywords in cell names. With this rule, cell \ncan be sized between these keywords. Use parameter \neco_cell_nominal_swap_keywords to set correct keywords.  \n\t• Nominal sizing pattern in names. There is commonly a number represents the \narea or driven strength in cell names. With this rule, cell can be really sized \nwith different size. Use parameter eco_cell_nominal_sizing_pattern to specify \nthe sizing pattern.  \nNormally, there is no extra limitation on sizing cell out of the principles. One \nexception is fixing hold, it is prohibited to size up to avoid unexpected area cost even \nthough there perhaps exists reasonable sizing up solutions, for example, sizing a delay \nbuffer up.",
                "chunk_size": 316
            },
            {
                "doc_id": "_xtop_ug_0057",
                "chunk_id": "_xtop_ug_0057_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### ECO Methods\n#### Split Net\nSplit Net \nOn route split net is the most efficient way to solve transition, fanout, wire length, SI \nand glitch violations. Inverter is also supported, and XTop guarantees the polarity by \npatching extra inverters.  \nTo get better effect, it is recommended to give a design with complete route. While \nthe route of a net is not complete, XTop will try to patch it first. If it succeeds to make \na patch, it will go on making split solutions. Otherwise incomplete fail reason will be \nreported.  \nUnlike normal insert buffer, it is often unavoidable to introduce new module ports \nwhile splitting net along the route. XTop always tries to find the best module \nhierarchy for new buffer to minimize the count of ports to create.",
                "chunk_size": 181
            },
            {
                "doc_id": "_xtop_ug_0058",
                "chunk_id": "_xtop_ug_0058_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### ECO Methods\n#### Remove Buffer\nRemove Buffer \nThis method is useful if plenty of redundant buffers are inserted during the synthesis \nprocess. It can be applied while fixing setup or optimizing the design area.  \nWhile eco_remove_inverter_pair is set to true, inverter pairs are also considered to \nremove. Two inverters cascaded in the same module hierarchy are treated as an \ninverter pair.",
                "chunk_size": 97
            },
            {
                "doc_id": "_xtop_ug_0059",
                "chunk_id": "_xtop_ug_0059_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### ECO Methods\n#### Methods Used In Automatic Flow\nMethods Used In Automatic Flow \nTable 4.6. Methods used in automatic flow\nfix hold/fix setup/fix transition/fix capacitance/fix fanout/fix wire length/fix noise glitch/fix power leakage/optimize design area的方法 \n\n  fix hold支持的eco method为insert buffer和size cell，不支持split net和remove buffer。\nfix setup支持的eco method为insert buffer、size cell、split net和remove buffer。\nfix transition支持的eco method为insert buffer、size cell和split net，不支持remove buffer。\nfix capacitance支持的eco method为insert buffer、size cell和split net，不支持remove buffer。\nfix fanout支持的eco method为split net，不支持insert buffer、size cell和remove buffer。\nfix wire length支持的eco method为split net，不支持insert buffer、size cell和remove buffer。\nfix SI支持的eco method为size cell和split net，不支持insert buffer和remove buffer。\nfix noise glitch支持的eco method为split net，不支持insert buffer、size cell和remove buffer。\nfix leakage power支持的eco method为size cell，不支持insert buffer、split net和remove buffer。\noptimize design area支持的eco method为size cell和remove buffer，不支持insert buffer和split net。",
                "chunk_size": 205
            },
            {
                "doc_id": "_xtop_ug_0060",
                "chunk_id": "_xtop_ug_0060_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Review The Results\nReview The Results \nFor every optimization flow, XTop provides a contrast timing violation or cost \nsummary, a fail reason summary, and an eco action summary to users for later \nimprovement on optimization policy.",
                "chunk_size": 62
            },
            {
                "doc_id": "_xtop_ug_0061",
                "chunk_id": "_xtop_ug_0061_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Review The Results\n#### Violation Or Cost Summary\nViolation Or Cost Summary \nIn the optimization process, contrast statistical summaries will be printed before and \nafter the optimization. It shows a overview of how much the violations have been \nfixed or the cost have been optimized in total. If you care about the changes other than \nthe target currently fixed or optimized, you can summarize them with corresponding \ncommand manually or directly from GUI.  \nCommands to summarize timing violations, leakage power and area.  \nTable 4.7. Commands to summarize violations and costs \nCommand \tAnnotation \nsummarize_path_violations \tsetup and hold summary for path \nsummarize_gba_violations \tsetup and hold summary for gba \nsummarize_transition_violations \tclock or data path \nsummarize_capacitance_violations \tclock or data path \nsummarize_fanout_violations \tclock or data path \nsummarize_wire_length_violations \tclock or data path \nsummarize_si_violations \tclock or data path \nsummarize_leakage_power \tin total or every design separately \nsummarize_design_area \tin total or every design separately \n \nGUI menu items to show summary: Optimization=>Violation Overview or Cost \nOverview.",
                "chunk_size": 279
            },
            {
                "doc_id": "_xtop_ug_0062",
                "chunk_id": "_xtop_ug_0062_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Review The Results\n#### Fail Reason Summary\nFail Reason Summary \nWhile violations are not completely fixed, a statistical fail reason summary will be \nprinted. Due to limitation of memory and performance, it is impossible to record \ndown fail reasons for each candidate, and only one reason is recorded for each pin and \neach method. Though the reason is not that accurate, some clues still can be detected \nfrom the summary for further improvement. For example, if most of the reasons are \nfailed to legalize, it indicates that the design may be too dense, it needs to release \nsome area resources first. Or if most the reasons are breaking setup while fixing hold, \nit perhaps needs to adjust the constraint of setup time.  \nBesides the report in the flow, you can also review the fail reason, or get related pins \nwith following commands.  \nTable 4.8. Commands to report fail reasons \nCommand \tAnnotation \nreport_fail_reasons \tReport fail reason on pins. \nlist_fail_reasons \tList all defined fail reasons. \nget_failed_pins \tGet pins of the specified fail reason. \nman fail_reason_name \tGet detail of specified reason. \n \nGUI menu items to show fail reasons: Optimization=>Fail Reasons.",
                "chunk_size": 266
            },
            {
                "doc_id": "_xtop_ug_0063",
                "chunk_id": "_xtop_ug_0063_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Automatic ECO\n### Review The Results\n#### ECO Summary\nECO Summary \nECO summary is about all actions committed, including cell sized, buffer inserted, \nbuffer removed, and the impact on design, including cell area and density. For \nhierarchical design, a global summary of top design or separated summaries for each \ndesigns can be reported by using option -recursive.",
                "chunk_size": 89
            },
            {
                "doc_id": "_xtop_ug_0064",
                "chunk_id": "_xtop_ug_0064_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 4. Optimize Design\n## Exceptions\nExceptions \nIn manual or automatic eco process, there will be some exceptions that the desired eco \nactions cannot be committed. In manual flow, it will report the reason and interrupt. \nWhile in automatic flow, a corresponding reason will be recorded on the scanned pin.  \nOnce an eco action is applied, XTOP must ensure that the netlist and placement are \ncorrect and legal, the timing can be updated incrementally and accurately, and the \naction can be exported with scripts to 3rd party PR tools. Otherwise, this action \nshould be reported as illegal and avoided. The typical exceptions are listed as below.  \n\t• Netlist constraint. \n\t\to Module not unique. \n\t\to Net with IO pins. \n\t\to Net that connected to same nets in more than one instantiated sub \nblocks. \n\t\to Wrong pin direction of logical port on a net. \n\t\to Net cross physical hierarchies. \n\t• Physical constraint. \n\t\to Physical placement is not ready while place legalization turned on. \n\t\to Dont touch pins, cells, or nets. \n\t\to Incomplete route for splitting net. \n\t\to Failed to place the newly inserted cell due to placement or routing \ncongestion. \n\t• Timing constraint. \n\t\to Conditions that unable to calculate the timing. \n\t• Incomplete timing library for cells. \n\t• All pins of the driver are floating. \n\t\to Conditions that unable to keep the timing consistency. \n\t• Too large transition on pin. \n\t• Too many fanouts of net. \n\t• Critical SI effect. \n\t• New cell is too far from net. \n\t\to No driver or floating pins. \n\t\to Multi-driven net. \n\t\to No gain or break timing in automatically flow. \n\t• PR tool API constraint. \n\t\to Assign nets. \n\t\to Generated a feed through net in module while removing buffer. \nThere are detail explanations for these exceptions in the manual of fail reasons of \nautomatic flow. Please refer to the handbook or use man command to get the help on \ncorresponding reason in XTop.",
                "chunk_size": 447
            },
            {
                "doc_id": "_xtop_ug_0065",
                "chunk_id": "_xtop_ug_0065_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 6. Appendix\n## Preferences\nPreferences \nICExplorer-XTop has provided preferences setting from menu: Tools->Preferences...",
                "chunk_size": 27
            },
            {
                "doc_id": "_xtop_ug_0066",
                "chunk_id": "_xtop_ug_0066_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 6. Appendix\n## Preferences\n### General\nGeneral \nIn general preference setting, user can choose the web browser, pdf reader, text editor, \netc. Also the GUI style can be customized according to user preference.",
                "chunk_size": 48
            },
            {
                "doc_id": "_xtop_ug_0067",
                "chunk_id": "_xtop_ug_0067_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 6. Appendix\n## Preferences\n### Layout\nLayout \nIn layout preference setting, user can select the color configuration, ruler type, and \n\t\tobjects to displayed in layout, etc. Also the shortcut keys of layout operations can be \nconfigured for easy of use.",
                "chunk_size": 58
            },
            {
                "doc_id": "_xtop_ug_0068",
                "chunk_id": "_xtop_ug_0068_0001",
                "summary": "",
                "keywords": "",
                "content": "# Chapter 6. Appendix\n## Units\nUnits \nAfter loading design, the units (length, time, current, etc.) can be set from menu: \nTools->Units...",
                "chunk_size": 38
            }
        ]
    },
    {
        "source": "_xtop_handbook",
        "amount": 577,
        "chunked": true,
        "knowledge": [
            {
                "doc_id": "_xtop_handbook_0001",
                "chunk_id": "_xtop_handbook_0001_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop Handbook\n\nTrademarks: ICExplorer-XTop is the trademark of Empyrean Technology Co., Ltd. All other trademarks are the property of their respective holders.\nFor queries regarding Empyrean's trademarks, contact our company at the address shown below or call +8610-84776888.\n\nDisclaimer: This document is the exclusive and confidential information of Empyrean Technology Co., Ltd. The document is furnished under a license agreement and may be used or copied only in accordance with the term of license agreement. No part of the document may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Empyrean Technology Co., Ltd. or as expressly provided by the license agreement. The document does not represent the future development of related EDA tool. The right to modify and improve the document is reserved by Empyrean Technology Co., Ltd. Any direct or indirect losses are caused by use of the document has nothing to do with Empyrean Technology Co., Ltd.",
                "chunk_size": 224
            },
            {
                "doc_id": "_xtop_handbook_0002",
                "chunk_id": "_xtop_handbook_0002_0001",
                "summary": "",
                "keywords": "",
                "content": "Start ICExplorer-XTop\nInstalling\nThe ICExplorer-XTop package is a zipped tar ball, and can be installed by just extracting it.\n% tar zxvf icexplorer-xtop-2017.09-rhel5-x86_64-20171015.tar.gz \n\nInvoking\nBefore invoking ICExplorer-XTop, it needs to set correct license file first.\n% setenv LM_LICENSE_FILE port@host\n% path_to_your_installation/bin/icexplorer-xtop \n\nCommand Options\nInvoking icexplorer-xtop with -h, it will print all information of options.\n\n% icexplorer-xtop -h\nUsage: \n  icexplorer-xtop\n    [-h | -help]            Display this information.\n    [-v | -version]         Display software version.\n    [-gui]                  Start in gui mode.\n    [-f | -file <file>]     Source specified file.\n    [-x <command>]          Execute specified command after setup.\n    [-log_suffix <suffix>]  Suffix for command.txt and log.txt.\n                            Log files will be command_suffix.txt\n                            and log_suffix.txt if specified.  \n\nThere is also an implicit option -auto_exit. While running test flow on multiple cases in background, it will\ninterrupt and hang there if some error occurs while executing TCL commands, and this is not the expected\nbehavior. By specifying -auto_exit, ICExplorer-XTop will exit automatically while encountering errors.\n\nSupported Platforms\nOnly Linux x86_64 systems are supported. The default package is for RHEL5, and is compatible with\nRHEL6, RHEL7, and other equivalent Linux releases.",
                "chunk_size": 358
            },
            {
                "doc_id": "_xtop_handbook_0003",
                "chunk_id": "_xtop_handbook_0003_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncputime --Get the total user time of current process in seconds.\n\nSynopsis\nfloat cputime\n\nDescription\nThis command returns the total user time of this process in seconds.\n\nExamples\n\n% cputime\n5.3\n      \n\nSee Also\nmem\n\n4",
                "chunk_size": 59
            },
            {
                "doc_id": "_xtop_handbook_0004",
                "chunk_id": "_xtop_handbook_0004_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nhelp --Displays help for commands.\n\nSynopsis\nhelp [-verbose] pattern\n\nflag verbose\n\nstring pattern\n\nArguments\n-verbose Display command with introduction to all options.\n\npattern Wildcard to match the commands to display.\n\nDescription\nThis command displays quick helps for one or more commands. As default, it only displays brief descriptions of the matched commands including short introductions to this commands and all of their options. The specified string pattern is matched by wildcard by default.\n\nWhile option -verbose is specified, it displays introduction to every option of the command. For detail introduction, use command man.\n\nExamples\n\n% help help\nNAME\n  help -            Displays help for commands.\nSYNOPSIS\n  help\n    [-verbose]\n    pattern\n\n  verbose         : flag\n  pattern         : string\n      \n\nSee Also\nman\n\n5",
                "chunk_size": 171
            },
            {
                "doc_id": "_xtop_handbook_0005",
                "chunk_id": "_xtop_handbook_0005_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nhelp_parameter --Displays help for specified parameters.\n\nSynopsis\nhelp_parameter [-verbose] pattern\n\nflag verbose\n\nstring pattern\n\nArguments\n-verbose Display parameter with type and default value.\n\npattern Wildcard to match the parameters.\n\nDescription\nThis command displays quick helps for one or more parameters. As default, it only displays brief descriptions of the matched parameters including short introductions, types, and default values. The specified string pattern is matched by wildcard by default.\n\nWhile option -verbose is specified, it displays the type and default value of this parameter. For detail information, use command man.\n\nExamples\n\n% help_parameter power_pin_names\n      \n\nSee Also\nman\n\n6",
                "chunk_size": 137
            },
            {
                "doc_id": "_xtop_handbook_0006",
                "chunk_id": "_xtop_handbook_0006_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nman --Display manual pages of commands or parameters.\n\nSynopsis\nman topic\n\nstring topic\n\nArguments\ntopic Top to get the man pages.\n\nDescription\nThis command displays manual pages of commands or parameters. The detail information of the specified command or parameter will be displayed, including synopsis, arguments, detail introduction, examples, and so on.\n\nExamples\nSee Also\n\nhelp help_parameter\n\n7",
                "chunk_size": 81
            },
            {
                "doc_id": "_xtop_handbook_0007",
                "chunk_id": "_xtop_handbook_0007_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nmem --Get the memory usage of current status in kilobytes.\n\nSynopsis\nint mem\n\nDescription\nThis command returns the memory usage of current status in kilobytes.\n\nExamples\n\n% mem\n34005\n      \n\nSee Also\ncputime\n\n8",
                "chunk_size": 59
            },
            {
                "doc_id": "_xtop_handbook_0008",
                "chunk_id": "_xtop_handbook_0008_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nredirect --Redirects outputs to specified file, channel or variable.\n\nSynopsis\nredirect [-append] [-tee] [ -file | -variable | -channel ] [-compress] target command_string\n\nflag append\n\nflag channel\n\nflag compress\n\nflag file\n\nflag tee\n\nflag variable\n\nstring target\n\nstring command_string\n\nArguments\n-append Append the result to the target.\n\n-channel Indicates that the target is a tcl channel name, and redirection is to that channel.\n\n-compress Compress when writing to file. It is compatible with gzip, and does not support\nappend mode.\n\n-file Indicates the target is a file name, and redirection is to that file. This is the default.\n\n-tee Output to standard output as well as to target, same as UNIX command tee.\n\n-variable Indicates that the target is a tcl variable name, and redirection is to that variable.\n\ntarget Indicates the target name to redirect. It can be either a file, variable or channel.\n\ncommand_string Command to execute. The output of the command, as well as the result, are redirected to the target.\n\nDescription\nThis command redirects outputs to specified file, channel or variable. It performs the same function as the traditional UNIX-style redirection operators > and >>. By default, the output is redirected to file. It can be redirect to a TCL variable or channel with corresponding option.\n\nNote that the output command of system command, like \"ls\", can not be redirected by default. It needs to use TCL command exec to execute them to redirect the output. The command string must be enclosed in curly braces in order to execute successfully.\n\nExamples\n\n% redirect files.txt {exec ls -alt}",
                "chunk_size": 337
            },
            {
                "doc_id": "_xtop_handbook_0009",
                "chunk_id": "_xtop_handbook_0009_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nsource --Evaluate specified file as Tcl script.\n\nSynopsis\nsource [-encoding coding_name] [-echo] [-verbose] [-continue_on_error] file\n\nflag continue_on_error\n\nflag echo\n\nstring encoding\n\nflag verbose\n\nstring file\n\nArguments\n-continue_on_error Ignore error and continue on.\n\n-echo Echo the complete command lines before execution.\n\n-encoding coding_name The encoding of the data stored in file.\n\n-verbose Display the result of all complete command lines.\n\nfile Tcl script file to evaluate.\n\nDescription\nThis command evaluates the specified file as Tcl script. By default, it works with the same behavior of raw\nsource command of tclsh. It interprets the file in Tcl format and returned value is that of the last command.\nIf any error occurs, it will just stop there and skip the rest of file.\n\nCompare to the raw command of tclsh, it is enhanced with three options for tracing the issues during\nexecution. The first is option -echo. By specifying this option, it will displays every complete command\nlines before really executes it. The second is option -verbose. By specifying this option, the result of\nevery complete command lines executed will be displayed, not only the last one. The third is option -\ncontinue_on_error. With this option, it will ignore the error and continue on the rest commands.\n\nExamples\n\n11",
                "chunk_size": 279
            },
            {
                "doc_id": "_xtop_handbook_0010",
                "chunk_id": "_xtop_handbook_0010_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nstart_gui --Starts the GUI.\n\nSynopsis\nstart_gui [-display display_name]\n\nstring display\n\nArguments\n-display display_name Display name to show GUI on.\n\nDescription\nThis command starts the GUI from tcl shell. It will fail if the display is not available. If the GUI has already\nbeen started, it will just ignore this command.\n\nExamples\nSee Also\n\nstop_gui\n\n12",
                "chunk_size": 84
            },
            {
                "doc_id": "_xtop_handbook_0011",
                "chunk_id": "_xtop_handbook_0011_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nstop_gui --Stops the GUI.\n\nSynopsis\nstop_gui\n\nDescription\nThis command stops the gui for the tcl shell. If the GUI is not on, this command is just ignored.\n\nExamples\nSee Also\n\nstart_gui\n\n13",
                "chunk_size": 53
            },
            {
                "doc_id": "_xtop_handbook_0012",
                "chunk_id": "_xtop_handbook_0012_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_parameter --Gets value of the specified parameter.\n\nSynopsis\nstring get_parameter param_name\n\nstring param_name\n\nArguments\nparam_name Parameter name.\n\nDescription\nThis command gets the value of the specified parameter. It returns the value of the parameter on success.\n\nExamples\n\n% get_parameter vendor_name\nempyrean\n      \n\nSee Also\nset_parameter report_parameter\n\n14",
                "chunk_size": 78
            },
            {
                "doc_id": "_xtop_handbook_0013",
                "chunk_id": "_xtop_handbook_0013_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nlist_parameter --Returns name of specified parameters.\n\nSynopsis\nstring_list list_parameter [[ -fixed_string | -regex ] name_patterns ]\n\nflag fixed_string\n\nflag regex\n\nstring_list name_patterns\n\nArguments\n-fixed_string Matches pattern as fixed string.\n\n-regex Matches pattern as regular expression.\n\nname_patterns Patterns to match parameters.\n\nDescription\nThis command returns the name of specified parameters. If no pattern is specified or it is empty, it tries\nto return all parameters.\n\nBy default, the parameters are matched by wildcard mode. Using -regex to switch to regular expression,\nor -fixed_string to match by only fixed string.\n\nExamples\n\n% list_parameter vendor*\nvendor_name\n      \n\nSee Also\nset_parameter get_parameter report_parameter\n\n15",
                "chunk_size": 150
            },
            {
                "doc_id": "_xtop_handbook_0014",
                "chunk_id": "_xtop_handbook_0014_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_parameter --Reports name and value of specified parameters.\n\nSynopsis\nreport_parameter [-exclude_default] [-script] [[ -fixed_string | -regex ] name_patterns ]\n\nflag exclude_default\n\nflag fixed_string\n\nflag regex\n\nflag script\n\nstring_list name_patterns\n\nArguments\n-exclude_default Only reports parameters that have been set by user.\n\n-fixed_string Matches pattern as fixed string.\n\n-regex Matches pattern as regular expression.\n\n-script Reports parameters in format of set_parameter.\n\nname_patterns Patterns to match parameters.\n\nDescription\nThis command reports the name and value of specified parameters. If no pattern is specified or it is empty,\nit tries to report all parameters.\n\nWhile -script is enabled, it reports all the parameters with syntax of set_parameter one by one.\n\nWhile -exclude_default is enabled, it only reports those parameters that have been set by users.\n\nBy default, the parameters are matched by wildcard mode. Using -regex to switch to regular expression,\nor -fixed_string to match by only fixed string.\n\nExamples\n\n% report_parameter vendor_name\nvendor_name = empyrean\n% report_parameter vendor_name -script\nset_parameter vendor_name {empyrean}\n      \n\nSee Also\nset_parameter get_parameter\n\n16",
                "chunk_size": 247
            },
            {
                "doc_id": "_xtop_handbook_0015",
                "chunk_id": "_xtop_handbook_0015_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_parameter --Sets parameter to specified value.\n\nSynopsis\nset_parameter param_name [ -reset | param_value ]\n\nflag reset\n\nstring param_name\n\ncollection param_value\n\nArguments\n-reset Reset parameter to default.\n\nparam_name Parameter name.\n\nparam_value The tcl object or string representation of value.\n\nDescription\nThis command sets one defined parameter to the specified value. If the value is not given, it will just display\nthe value of specified parameter. If option -reset is specified, it will reset this parameter to the default value.\n\nThis command supports abbreviated parameter name. It does not need always to give the full name of the\nparameter. It is enough just give a abbreviation that can uniquely identify this parameter.\n\nThis command will first check if the parameter name is legal. And while the value is specified, it will\ncheck if it can be converted to the specified type, and is in the defined range. It will return false while\nany step of above failed.\n\nFor point and pointf type, the format is the coordinates separated by command and enclosed with\nparenthesis, like (x, y). For rect and rectf, there are two formats to specify it, one is like (x0, y0, width,\nheight), and the other is like ((x0, y0) (x1, y1)).\n\nExamples\n\n% set_parameter vendor_name empyrean\n      \n\nSee Also\nget_parameter report_parameter\n\n17",
                "chunk_size": 297
            },
            {
                "doc_id": "_xtop_handbook_0016",
                "chunk_id": "_xtop_handbook_0016_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nadd_to_collection --Add objects to a collection, keep the original collection unchanged and return a new\ncollection.\n\nSynopsis\nadd_to_collection [-unique] collection0 object_list\n\nflag unique\n\ncollection collection0\n\ncollection object_list\n\nArguments\n-unique Indicates that duplicated objects will no be added to result.\n\ncollection0 Specifies the base collection that object will be added.\n\nobject_list Specifies object list that will be added to base collection.\n\nDescription\nThis command adds the specified object list into to the base collection, and returns a new collection as a\nresult. The original collection keeps unchanged. For the object in the object list that already exists in the\noriginal collection, it will just add it unless the option unique is specified.\n\nIt the original collection is homogeneous, this command allows the object list to be other types more than\ncollection. It will search the object of the same type as original collection in database. If the base collection\nis heterogeneous, all the non-collection objects are ignored.\n\nExamples\n\nThe following example shows how to add the object list to the collection.\n  % add_to_collection  [get_cells u*]  [get_cells uu*]\n  \"u1\", \"u2\", \"uu1\", \"uu2\", \"uu1\", \"uu2\"\n  % add_to_collection  [get_cells u*]  [get_cells uu*] -unique\n  \"u1\", \"u2\", \"uu1\", \"uu2\"\n    \n\nSee Also\nappend_to_collection\n\n18",
                "chunk_size": 311
            },
            {
                "doc_id": "_xtop_handbook_0017",
                "chunk_id": "_xtop_handbook_0017_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nappend_to_collection --Append objects to the specified variable and return the result.\n\nSynopsis\nappend_to_collection [-unique] var_name object_list\n\nflag unique\n\nstring var_name\n\ncollection object_list\n\nArguments\n-unique Indicates that duplicated objects will no be added to result.\n\nvar_name Specifies variable name to be appended.\n\nobject_list Specifies object list that will be appended to base collection.\n\nDescription\nThis command append the specified object list to the collection with name of the specified variable, and\nreturns the collection as the result. If the variable with the specified name does not exist, it will create\na new one.\n\nExamples\n\nThe following example shows how to append the collection to the variable.\n  % set a [get_cells u1]\n  % append_to_collection a [get_cells u3]\n  % echo $a\n  \"u1\", \"u3\"\n    \n\nSee Also\nadd_to_collection\n\n19",
                "chunk_size": 189
            },
            {
                "doc_id": "_xtop_handbook_0018",
                "chunk_id": "_xtop_handbook_0018_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncompare_collections --Compares two collections, return 0 if they are the same.\n\nSynopsis\ncompare_collections [-order_dependent] collection0 collection1\n\nflag order_dependent\n\ncollection collection0\n\ncollection collection1\n\nArguments\n-order_dependent Considers the order of elements in collection.\n\ncollection0 Specifies the first collection to compare.\n\ncollection1 Specifies the second collection to compare.\n\nDescription\nThis command compares the two specified collections, and returns 0 if they are the same. Two empty\ncollections are considered as the same.\n\nExamples\n\nThe following example shows how to compare two collections.\n  % get_cells {I3 I6}\n  \"I3\", \"I6\"\n  % get_dont_touch_cells \n  \"I6\", \"I3\"\n  % compare_collections [get_cells {I3 I6}] [get_dont_touch_cells]\n  0\n  % compare_collections [get_cells {I3 I6}] [get_dont_touch_cells] \\\n                        -order_dependent \n  -1\n    \n\n20",
                "chunk_size": 215
            },
            {
                "doc_id": "_xtop_handbook_0019",
                "chunk_id": "_xtop_handbook_0019_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncopy_collection --Duplicate the contents of a collection and return as a new collection.\n\nSynopsis\ncopy_collection collection0\n\ncollection collection0\n\nArguments\ncollection0 Specifies the collection to be copied to the result.\n\nDescription\nThis command duplicates the contents of a collection and return as a new collection.\n\nExamples\n\nThe following example shows how to copy a collection.\n  % set a1 [get_cells u*]\n  \"uuu1\", \"uuu2\", \"uuu3\", \"uuu4\"\n  % set a2 [copy_collection $a1]\n  \"uuu1\", \"uuu2\", \"uuu3\", \"uuu4\"\n    \n\n21",
                "chunk_size": 142
            },
            {
                "doc_id": "_xtop_handbook_0020",
                "chunk_id": "_xtop_handbook_0020_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncreate_empty_collection --Create an empty collection.\n\nSynopsis\ncreate_empty_collection\n\nDescription\nThis command creates an empty collection for further object group operations such as\nappend_to_collection, add_to_collection etc. The collection is a container which stores objects created by\nget_cells, get_pins, get_nets etc. It serves as TCL interface to user.\n\nPlease pay attention to that a collection is not equivalent to a string. That means if user wants to define an\nempty collection, please use this command instead of normal tcl command: set empty_coll \"\".\n\nExamples\nTo create an empty collection, type:\n\n    % set coll [create_empty_collection]\n      \n\n22",
                "chunk_size": 138
            },
            {
                "doc_id": "_xtop_handbook_0021",
                "chunk_id": "_xtop_handbook_0021_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nforeach_in_collection --Iterate element in a collection.\n\nSynopsis\nforeach_in_collection iter_var collection body\n\nstring iter_var\n\ncollection collection\n\nstring body\n\nArguments\niter_var Indicates name of the iterator variable.\n\ncollection Specifies a collection to iterate over.\n\nbody Specifies the body string that will be executed for every iteration.\n\nDescription\nThis command iterates element in the specified collection.\n\nExamples\n\nThe following example shows how to remove dont_touch for each cell.\n  % foreach_in_collection i [get_dont_touch_cells] \\\n    {set_dont_touch [get_cells $i] 0}\n    \n\n23",
                "chunk_size": 126
            },
            {
                "doc_id": "_xtop_handbook_0022",
                "chunk_id": "_xtop_handbook_0022_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nindex_collection --Find the object in the specified collection with the specified index, put into a new\ncollection and return it.\n\nSynopsis\nindex_collection collection0 index\n\ncollection collection0\n\nint index in \"[0,inf)\"\n\nArguments\ncollection0 Specifies the collection to find the specified object.\n\nindex Specifies the index of object in the specified collection.\n\nDescription\nThis command finds the object in the specified collection with the specified index, puts into a new\ncollection and returns it. The original collection keeps unchanged.\n\nExamples\n\nThe following example shows how to get the 3rd pin of collection.\n  % index_collection [get_pins ] 3\n    \n\n24",
                "chunk_size": 135
            },
            {
                "doc_id": "_xtop_handbook_0023",
                "chunk_id": "_xtop_handbook_0023_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nquery_objects --Display specified objects.\n\nSynopsis\nquery_objects [-verbose] [-truncate count] [-class class_name] object_list\n\nstring class\n\nint truncate in \"[-1,inf)\"\n\nflag verbose\n\ncollection object_list\n\nArguments\n-class class_name Specifies the class name for the specified non-collection object list.\n\n-truncate count Specified the maximum number of objects to display, tcl variable\ncollection_result_display_limit will be used as default.\n\n-verbose Displays the detail information of each object.\n\nobject_list Specifies the objects to query and display.\n\nDescription\nThis command queries and display the specified objects in the specified object list.\n\nWhile option -verbose is specified, class name will also be displayed for each object, otherwise, only object\nname will be displayed.\n\nWhile option -truncate is specified, the specified number is used as the upper bound of objects to display,\notherwise tcl variable collection_result_display_limit is used as the truncate number. While a negative\nnumber is specified , it means to display all the objects. While 0 is specified, it will be reset to the default\nnumber 100.\n\nExamples\n\n25",
                "chunk_size": 232
            },
            {
                "doc_id": "_xtop_handbook_0024",
                "chunk_id": "_xtop_handbook_0024_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nremove_from_collection --Remove objects from collection, result in a new collection, and keep original\ncollection unchanged.\n\nSynopsis\nremove_from_collection [-intersect] collection0 object_list\n\nflag intersect\n\ncollection collection0\n\ncollection object_list\n\nArguments\n-intersect Removes objects not found in the specified object list.\n\ncollection0 Specifies the result to be copied to the result.\n\nobject_list Specified the objects to be removed from collection.\n\nDescription\nThis command removes objects from collection, results in a new collection, and keeps original collection\nunchanged.\n\nGenerally, it removes the objects that exists in the specified object list. But while the option intersect is\nspecified, it will operate in reversed mode.\n\nExamples\n\nThe following example shows how to get cells without dont touch.\n  % remove_from_collection [get_cells -hierarchical *] \\\n                           [get_dont_touch_cells -hierarchical *]\n    \n\n26",
                "chunk_size": 184
            },
            {
                "doc_id": "_xtop_handbook_0025",
                "chunk_id": "_xtop_handbook_0025_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nsizeof_collection --Reports size of the specified collection.\n\nSynopsis\nsizeof_collection collection\n\ncollection collection\n\nArguments\ncollection Indicates the collection.\n\nDescription\nThis command report the size of the specified collection. If the specified variable is not collection, it will\nreport error.\n\nExamples\n\nThe following example shows how to get the size of the collection:\n  % sizeof_collection [get_cells -hierarchical *]\n    \n\n27",
                "chunk_size": 86
            },
            {
                "doc_id": "_xtop_handbook_0026",
                "chunk_id": "_xtop_handbook_0026_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nall_registers --Return a cell (or pin) collection of register cells.\n\nSynopsis\nall_registers [ -cells | {[-data_pins] [-clock_pins] [-async_pins] [-output_pins]}] [-no_hierarchy] [-\nlevel_sensitive] [-edge_triggered]\n\nflag async_pins\n\nflag cells\n\nflag clock_pins\n\nflag data_pins\n\nflag edge_triggered\n\nflag level_sensitive\n\nflag no_hierarchy\n\nflag output_pins\n\nArguments\n-async_pins Return collection of register async (preset and clear) pins.\n\n-cells Return collection of cells, it's default behavior.\n\n-clock_pins Return collection of register clock pins.\n\n-data_pins Return collection of register data pins.\n\n-edge_triggered Only consider edge-triggered flip-flops.\n\n-level_sensitive Only consider level-sensitive latches.\n\n-no_hierarchy Only search at the current instance.\n\n-output_pins Return collection of register output pins.\n\nDescription\nThis command creates a cell (or pin) collection of register cells. Default the tool gets result from [get_cells\n-hier *], please use -no_hierarchy when only search the current instance.\n\nExamples\nThe following example gets the async pins of registers:\n\n% all_registers -async_pins \n\"u_fibre_ctrl_core/u_srio/csr_usr_reg_1_reg_0_/RDN\", \"u_fibre_ctrl_core/u_srio/csr_usr_reg_1_reg_1_/RDN\",\n...\n    \n\nThe following example gets the edge triggered registers:\n\n% all_registers -edge_triggered\n\"u_fibre_ctrl_core/u_srio/csr_usr_reg_1_reg_0_\",\n\"u_fibre_ctrl_core/u_srio/csr_usr_reg_1_reg_1_\",\n...\n    \n\nThe following example gets the output pins of level_sensitive registers:\n\n% all_registers -level_sensitive -output_pins\n\"u_fibre_ctrl_core/u_fc_core/test_out_reg_0_/Q\", ...\n    \n\n29",
                "chunk_size": 382
            },
            {
                "doc_id": "_xtop_handbook_0028",
                "chunk_id": "_xtop_handbook_0028_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nanalyze_create_port_when_split_net --Analyze whether to create logical port when split net.\n\nSynopsis\nanalyze_create_port_when_split_net -loaders buffer_pins [-module module_name]\n[-verbose]\n\ncollection loaders\n\nstring module\n\nflag verbose\n\nArguments\n-loaders buffer_pins Which pins to be buffered when split_net.\n\n-module module_name Specifies the module which contains the new buffer.\n\n-verbose Report more internal message when true.\n\nDescription\nThis command tell you whether to create logical port when split net.\n\nExamples\n\n30",
                "chunk_size": 107
            },
            {
                "doc_id": "_xtop_handbook_0029",
                "chunk_id": "_xtop_handbook_0029_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncurrent_instance --Sets current working instance, and sets related commands to work in relative of it.\n\nSynopsis\nstring current_instance [instance]\n\nstring instance\n\nArguments\ninstance Specifies the instance to set as current.\n\nDescription\nThis command sets the working instance. An instance is a cell in the hierarchy of a design. It traverses the\ndesign hierarchy similar to the way the UNIX \"cd\" command traverses the file hierarchy. This command\noperates with a variety of instance arguments.\n\n--If no instance argument is specified, it return to the top level of the hierarchy.\n\n--If instance is \".\", the current instance is returned and no change is made.\n\n--If instance is \"..\", the current instance is moved up one level in the design hierarchy.\n\n--If instance is a valid cell at the current level of hierarchy, the current instance is moved down to that\nlevel of the design hierarchy.\n\n--Multiple levels of hierarchy can be traversed in a single call to current_instance by separating multiple\ncell names with slashes.\n\nExamples\nThe following example sets the working instance in the hierarchy of a design.\n\n% current_instance top/sub/sub_sub\ntop/sub/sub_sub\n\n% current_instance ..\ntop/sub\n    \n\n31",
                "chunk_size": 246
            },
            {
                "doc_id": "_xtop_handbook_0030",
                "chunk_id": "_xtop_handbook_0030_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nfilter_collection --Filters an existing collection.\n\nSynopsis\ncollection filter_collection base_collection expression [-regexp] [-nocase]\n\nflag nocase\n\nflag regexp\n\ncollection base_collection\n\nstring expression\n\nArguments\n-nocase Makes the pattern match case-insensitive.\n\n-regexp Expression is treated as a regular expression.\n\nbase_collection Specifies the base collection to be filtered.\n\nexpression Specifies an expression with which to filter collection.\n\nDescription\nFilters an existing collection, resulting in a new collection. The base collection remains unchanged.\n\nExamples\nThe following example shows how to create a new collection by filtering the existing collection.\n\n% filter_collection [get_pins *] \"is_hierarchical == true\"\n\"alu/a[4]\", \"alu/b[4]\", \"alu/op[0]\", \"alu/y[4]\"\n\n% filter_collection [get_cells -hierarchical] \"dont_touch == true\"\n\"U43\", \"U50\", \"regs/U1\", \"regs/U9\", \"regs/U10\"\n\n% filter_collection [get_nets] \"number_of_leaf_pins > 30\"\n\"clk_in_1\", \"reset\", \"global_tie0\", \"n252\"\n\n% filter_collection [get_cells -hierarchical] \"full_name =~ U\\[0-9\\]+\" -regexp\n\"U210\", \"U224\", \"U220\", \"U292\", \"U295\"\n      \n\n32",
                "chunk_size": 298
            },
            {
                "doc_id": "_xtop_handbook_0031",
                "chunk_id": "_xtop_handbook_0031_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_attribute --Get the value of an attribute on an object or on an collection of objects.\n\nSynopsis\nget_attribute object_spec attr_name [-quiet] [-class class_name] [-scenario sce]\n\nenum class in \"design pin cell port net lib_cell lib_pin lib timing_path\"\n\nflag quiet\n\nstring scenario\n\ncollection object_spec\n\nstring attr_name\n\nArguments\n-class class_name Specifies the class name of the object, if the specified object is a name.\n\n-quiet Prevents the reporting of messages.\n\n-scenario sce Which scenario to get attribute values. If no scenario is specified, the reference\nscenario will be used.\n\nobject_spec Specifies the object to return attribute value. It must be a collection of objects\nor an object name. If an object name is specified, the -class option must be\nused to find the object.\n\nattr_name Specifies the attribute name to get.\n\nDescription\nThis command get the value of an attribute on an object or on a collection of objects. The object could be\na name of one object, or a collection of objects. The return value is a string or a list of strings.\n\nExamples\nThe following example shows how to get the reference name of the cell.\n\n  % get_attribute [get_cells U43] ref_name\n  AN4XD1BWP12T\n      \n\nThe following example shows how to get the GBA slack of pin.\n\n  % get_attribute [get_pins stacklevel_reg_1_/D] min_fall_gba_slack\n  4.3688\n\n  % get_attribute [get_pins stacklevel_reg_1_/D] min_fall_gba_slack -scenario func_best\n  4.0978\n\n  % get_attribute stacklevel_reg_1_/D min_fall_gba_slack -scenario func_worst -class pin\n  4.3688\n      \n\n34",
                "chunk_size": 392
            },
            {
                "doc_id": "_xtop_handbook_0032",
                "chunk_id": "_xtop_handbook_0032_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_cells --Create a collection of cells relative to current instance.\n\nSynopsis\ncollection get_cells [-hierarchical] [-quiet] [ -regex | -exact ] [-nocase] [ patterns | -of_objects\nobjects ] [-filter expression]\n\nflag exact\n\nstring filter\n\nflag hierarchical\n\nflag nocase\n\ncollection of_objects\n\nflag quiet\n\nflag regex\n\ncollection patterns\n\nArguments\n-exact Uses fixed string, and disable wildcard match.\n\n-filter expression Filter every object with the specified expression.\n\n-hierarchical Searches for cells level-by-level relative to the current instance.\n\n-nocase Makes the matching mode case-insensitive.\n\n-of_objects objects Creates a collection of cells connected to the specified objects.\n\n-quiet Suppress error and warning messages if no cells match.\n\n-regex Views the patterns argument as real regular expressions rather than simple\nwildcard patterns.\n\npatterns Specifies the patterns used to match cells.\n\nDescription\nThis command creates a collection of cells relative to current instance.\n\nExamples\nThe following example shows how to get cells connected to a net.\n\n% get_cells -of_objects [get_nets n81]\n\"U180\", \"sub/U503\"\n\nThe following example shows how to get cells connected to a collection of pins.\n\n% get_cells -of_objects [get_pins */D]\n\"d1\", \"d2\"\n    \n\nThe following example shows how to get cells whose names begin with \"U\" while the ref_name attribute\nis BUFFD2.\n\n% get_cells U* -filter \"ref_name==BUFFD2\"\n\"U395\"\n    \n\n36",
                "chunk_size": 321
            },
            {
                "doc_id": "_xtop_handbook_0033",
                "chunk_id": "_xtop_handbook_0033_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_lib_cells --Create a collection of library cells.\n\nSynopsis\ncollection get_lib_cells [-corner corner_name] [-quiet] [ -regex | -exact ] [-nocase] [\npatterns | -of_objects objects ] [-filter expression]\n\nstring corner\n\nflag exact\n\nstring filter\n\nflag nocase\n\ncollection of_objects\n\nflag quiet\n\nflag regex\n\ncollection patterns\n\nArguments\n-corner corner_name The corner to get lib cells, use reference corner if not specified.\n\n-exact Uses fixed string, and disable wildcard match.\n\n-filter expression Filter every object with the specified expression.\n\n-nocase Makes the matching mode case-insensitive.\n\n-of_objects objects Creates a collection of library cells of the specified cells.\n\n-quiet Suppress error and warning messages if no lib cell match.\n\n-regex Views the patterns argument as real regular expressions rather than simple\nwildcard patterns.\n\npatterns Specifies the patterns used to match lib cell name.\n\nDescription\nThis command creates a collection of library cells of the specified corner.\n\nExamples\nThe following example shows how to get lib cells for instance.\n\n% get_lib_cells -of_objects [get_cells U*]\n\"library/INV1\", \"libray/INV8\"\n\nThe following example shows how to get pad cells used in your design.\n\n% get_lib_cells -of_objects [get_cells -hierarchical] -filter \"is_pad_cell==true\"\n\"pad_worst/PISRNC\", \"pad_worst/PICDRNC\"\n    \n\n38",
                "chunk_size": 297
            },
            {
                "doc_id": "_xtop_handbook_0034",
                "chunk_id": "_xtop_handbook_0034_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_lib_pins --Create a collection of library pins.\n\nSynopsis\ncollection get_lib_pins [-corner corner_name] [-quiet] [ -regex | -exact ] [-nocase] [\npatterns | -of_objects objects ] [-filter expression]\n\nstring corner\n\nflag exact\n\nstring filter\n\nflag nocase\n\ncollection of_objects\n\nflag quiet\n\nflag regex\n\ncollection patterns\n\nArguments\n-corner corner_name The corner to get lib pins, use reference corner if not specified.\n\n-exact Uses fixed string, and disable wildcard match.\n\n-filter expression Filter every object with the specified expression.\n\n-nocase Makes the matching mode case-insensitive.\n\n-of_objects objects Creates a collection of library pins of the specified lib cells or netlist pins.\n\n-quiet Suppress error and warning messages if no lib pin match.\n\n-regex Views the patterns argument as real regular expressions rather than simple\nwildcard patterns.\n\npatterns Specifies the patterns used to match lib pin name.\n\nDescription\nThis command creates a collection of library pins of the specified corner.\n\nExamples\nThe following example shows how to get lib pins for lib cell.\n\n% get_lib_pins -of_objects [get_lib_cells U*]\n\"library/INV1/I\", \"library/INV1/Z\", \"libray/INV8/I\", \"libray/INV8/Z\"\n\nThe following example shows how to get preset lib pins.\n\n% get_lib_pins */* -filter \"is_preset_pin==true\"\n\"worst/SDFC12T/SDN\", \"worst/SDFKCSNQ12T/SN\"...",
                "chunk_size": 319
            },
            {
                "doc_id": "_xtop_handbook_0035",
                "chunk_id": "_xtop_handbook_0035_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_libs --Create a collection of libraries.\n\nSynopsis\ncollection get_libs [-corner corner_name] [-quiet] [ -regex | -exact ] [-nocase] [ patterns\n| -of_objects objects ] [-filter expression]\n\nstring corner\n\nflag exact\n\nstring filter\n\nflag nocase\n\ncollection of_objects\n\nflag quiet\n\nflag regex\n\ncollection patterns\n\nArguments\n-corner corner_name The corner to get libraries, use reference corner if not specified.\n\n-exact Uses fixed string, and disable wildcard match.\n\n-filter expression Filter every object with the specified expression.\n\n-nocase Makes the matching mode case-insensitive.\n\n-of_objects objects Creates a collection of libraries of the specified lib cells.\n\n-quiet Suppress error and warning messages if no library match.\n\n-regex Views the patterns argument as real regular expressions rather than simple\nwildcard patterns.\n\npatterns Specifies the patterns used to match library name.\n\nDescription\nThis command creates a collection of libraries of the specified corner.\n\nExamples\nThe following example shows how to get libraries for lib cell.\n\n% get_libs -of_objects [get_lib_cells U*]\n\"library\"\n\nThe following example shows how to get libraries with specified file name.\n\n% get_libs -filter \"source_file_name == /path/a.lib\"\n\"library\"",
                "chunk_size": 259
            },
            {
                "doc_id": "_xtop_handbook_0036",
                "chunk_id": "_xtop_handbook_0036_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_mib_pins --Create a collection of MIB pins of specified pin.\n\nSynopsis\ncollection get_mib_pins pins\n\ncollection pins\n\nArguments\npins Creates a collection of MIB pins of these pins.\n\nDescription\nThis command creates a collection of MIB pins of specified pin. If there's no MIB pin, specified pin is\nreturned.\n\nExamples\nThe following example shows how to get MIB pins of a given pin:\n\n% get_mib_pins [get_pins debug0/ucross/ZN]\n\"debug0/ucross/ZN\" \"debug1/ucross/ZN\" \"debug2/ucross/ZN\"\n    \n\n43",
                "chunk_size": 138
            },
            {
                "doc_id": "_xtop_handbook_0037",
                "chunk_id": "_xtop_handbook_0037_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_nets --Create a collection of nets relative to current instance.\n\nSynopsis\ncollection get_nets [-hierarchical] [-quiet] [ -regex | -exact ] [-nocase] [-\ntop_net_of_hierarchical_group] [-segments] [ patterns | {[-boundary_type btype] -of_objects\nobjects }] [-filter expression]\n\nenum boundary_type in \"lower upper both\"\n\nflag exact\n\nstring filter\n\nflag hierarchical\n\nflag nocase\n\ncollection of_objects\n\nflag quiet\n\nflag regex\n\nflag segments\n\nflag top_net_of_hierarchical_group\n\ncollection patterns\n\nArguments\n-boundary_type btype Specifies what to do when getting nets of boundary pins.\n\n-exact Uses fixed string, and disable wildcard match.\n\n-filter expression Filter every object with the specified expression.\n\n-hierarchical Searches for nets level-by-level relative to the current instance.\n\n-nocase Makes the matching mode case-insensitive.\n\n-of_objects objects Creates a collection of nets connected to the specified objects.\n\n-quiet Suppress error and warning messages if no nets match.\n\n-regex Views the patterns argument as real regular expressions rather than\nsimple wildcard patterns.\n\n-segments Return all global segments for given nets.\n\n-top_net_of_hierarchical_group Keep only the top net of a hierarchical group.\n\npatterns Specifies the patterns used to match nets.\n\nThis command creates a collection of nets relative to current instance.\n\nExamples\nThe following example shows how to get nets with total_capacitance_max which is more than 0.03.\n\n% get_nets -filter \"total_capacitance_max > 0.03\"\n\"n81\", \"n82\", \"n83\"",
                "chunk_size": 336
            },
            {
                "doc_id": "_xtop_handbook_0038",
                "chunk_id": "_xtop_handbook_0038_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_pins --Create a collection of pins relative to current instance.\n\nSynopsis\ncollection get_pins [-hierarchical] [-quiet] [ -regex | -exact ] [-nocase] [ patterns | {[-leaf] -\nof_objects objects }] [-filter expression]\n\nflag exact\n\nstring filter\n\nflag hierarchical\n\nflag leaf\n\nflag nocase\n\ncollection of_objects\n\nflag quiet\n\nflag regex\n\ncollection patterns\n\nArguments\n-exact Uses fixed string, and disable wildcard match.\n\n-filter expression Filter every object with the specified expression.\n\n-hierarchical Searches for pins level-by-level relative to the current instance.\n\n-leaf Only get leaf pins of specified object.\n\n-nocase Makes the matching mode case-insensitive.\n\n-of_objects objects Creates a collection of pins connected to the specified objects.\n\n-quiet Suppress error and warning messages if no pins match.\n\n-regex Views the patterns argument as real regular expressions rather than simple\nwildcard patterns.\n\npatterns Specifies the patterns used to match pins.\n\nDescription\nThis command creates a collection of pins relative to current instance.\n\nExamples\nThe following example shows how to get pins with max_fanout more than 10.\n\n% get_pins -filter \"max_fanout > 10\"\n\"U43/Z\"\n    \n\n47",
                "chunk_size": 255
            },
            {
                "doc_id": "_xtop_handbook_0039",
                "chunk_id": "_xtop_handbook_0039_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_ports --Create a collection of ports relative to current instance.\n\nSynopsis\ncollection get_ports [-quiet] [ -regex | -exact ] [-nocase] [ patterns | -of_objects objects\n] [-filter expression]\n\nflag exact\n\nstring filter\n\nflag nocase\n\ncollection of_objects\n\nflag quiet\n\nflag regex\n\ncollection patterns\n\nArguments\n-exact Uses fixed string, and disable wildcard match.\n\n-filter expression Filter every object with the specified expression.\n\n-nocase Makes the matching mode case-insensitive.\n\n-of_objects objects Creates a collection of ports connected to the specified objects.\n\n-quiet Suppress error and warning messages if no ports match.\n\n-regex Views the patterns argument as real regular expressions rather than simple\nwildcard patterns.\n\npatterns Specifies the patterns used to match ports.\n\nDescription\nThis command creates a collection of ports relative to current instance.\n\nExamples\nThe following example shows how to get ports with max_transition which is more than 1.0.\n\n% get_ports -filter \"max_transition > 1.0\"\n\"portcout[6]\", \"debugpc[10]\"\n    \n\n48",
                "chunk_size": 225
            },
            {
                "doc_id": "_xtop_handbook_0040",
                "chunk_id": "_xtop_handbook_0040_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nlist_attribute --Lists currently defined attributes.\n\nSynopsis\nlist_attribute -class class_name\n\nenum class in \"design pin cell port net lib_cell lib_pin lib timing_path\"\n\nArguments\n-class class_name Limit the listing to attributes of a single class.\n\nDescription\nThis command displays an alphabetically sorted list of currently defined attributes.\n\nExamples\n\n49",
                "chunk_size": 72
            },
            {
                "doc_id": "_xtop_handbook_0041",
                "chunk_id": "_xtop_handbook_0041_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nread_aocv --To read aocv file for given scenario.\n\nSynopsis\nread_aocv -scenario sce aocv_files\n\nstring scenario\n\nstring_list aocv_files\n\nArguments\n-scenario sce Which scenario to read aocv files.\n\naocv_files Aocv files to be read.\n\nDescription\nThis command is used to read aocv file.\n\nExamples\nThe following example shows how to read aocv files for given scenario.\n\n% read_aocv -scenario func_setup { setup_func.aocvm}\n    \n\n50",
                "chunk_size": 118
            },
            {
                "doc_id": "_xtop_handbook_0042",
                "chunk_id": "_xtop_handbook_0042_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nremove_aocv --To clear aocv and pocv coefficient data for given scenario or all scenarios.\n\nSynopsis\nremove_aocv -all -scenario sce\n\nflag all\n\nstring scenario\n\nArguments\n-all Remove aocv and pocv coefficient data for all scenarios.\n\n-scenario sce Which scenario to remove aocv and pocv coefficient data.\n\nDescription\nThis command clears aocv and pocv coefficient data for given scenario or all scenarios.\n\nExamples\n\n51",
                "chunk_size": 100
            },
            {
                "doc_id": "_xtop_handbook_0043",
                "chunk_id": "_xtop_handbook_0043_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nremove_lib_per_instance --Remove the library per instance settings for specified instance.\n\nSynopsis\nremove_lib_per_instance [-corner corner_name] [instance]\n\nstring corner\n\nstring instance\n\nArguments\n-corner corner_name The corner to remove lib, all corner if not specified.\n\ninstance The name of module instance, all if not specified.\n\nDescription\nThis command removes the library per instance settings for specified instance. if no instance specified,\nit will remove for all instances.\n\nDifference from set_lib_per_instance, if no corner specified, it means remove for all corners.\n\nExamples\nSee Also\n\nset_lib_per_instance get_lib_cells\n\n52",
                "chunk_size": 128
            },
            {
                "doc_id": "_xtop_handbook_0044",
                "chunk_id": "_xtop_handbook_0044_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_aocv --To report detailed aocv data for given scenario.\n\nSynopsis\nreport_aocv -scenario sce\n\nstring scenario\n\nArguments\n-scenario sce Which scenario to report aocv data.\n\nDescription\nThis command reports aocv data for given scenario.\n\nExamples\n\n53",
                "chunk_size": 64
            },
            {
                "doc_id": "_xtop_handbook_0045",
                "chunk_id": "_xtop_handbook_0045_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_fanin_arc --Report physical timing arc to given pin.\n\nSynopsis\nreport_fanin_arc pins\n\ncollection pins\n\nArguments\npins Which pin to report fanin timing arc.\n\nDescription\nThis command reports the physical timing arc to given pin.\n\nExamples\nThe following example shows how to report the fanin timing arc.\n\n% report_fanin_arc [get_dont_touch_pins]\nTotally 1 fanin timing arc to U5/A :\n  U2/YB\n    \n\n54",
                "chunk_size": 104
            },
            {
                "doc_id": "_xtop_handbook_0046",
                "chunk_id": "_xtop_handbook_0046_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_fanout_arc --Report physical timing arc from given pin.\n\nSynopsis\nreport_fanout_arc pins\n\ncollection pins\n\nArguments\npins Which pin to report fanout timing arc.\n\nDescription\nThis command reports the physical timing arc from given pin.\n\nExamples\nThe following example shows how to report the fanout timing arc.\n\n% report_fanout_arc [get_dont_touch_pins]\nTotally 1 fanout timing arc from U2/YB :\n  U5/A\n    \n\n55",
                "chunk_size": 104
            },
            {
                "doc_id": "_xtop_handbook_0047",
                "chunk_id": "_xtop_handbook_0047_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_lib_per_instance --Report the library per instance settings for specified instance.\n\nSynopsis\nreport_lib_per_instance [-corner corner_name] [instance]\n\nstring corner\n\nstring instance\n\nArguments\n-corner corner_name The corner to report lib, all corner if not specified.\n\ninstance The name of module instance, all if not specified.\n\nDescription\nThis command reports the library per instance settings for specified instance. if no instance specified, it\nwill report for all instances.\n\nDifference from set_lib_per_instance, if no corner specified, it means report for all corners.\n\nExamples\nSee Also\n\nset_lib_per_instance remove_lib_per_instance get_lib_cells\n\n56",
                "chunk_size": 133
            },
            {
                "doc_id": "_xtop_handbook_0048",
                "chunk_id": "_xtop_handbook_0048_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_path --Report timing path with the same format as read.\n\nSynopsis\nreport_path [-truncate path_count] path_list\n\nint truncate\n\ncollection path_list\n\nArguments\n-truncate path_count The maximum number of paths allowed to output, zero or negative value\n\nmeans no limitation. Default is 10.\n\npath_list Path list to report.\n\nDescription\nThis command reports timing path with the same format as read in. Since it is slow to write on terminal, an upper\nbound of path count is set to truncate the result. If you really want to dump a large number of paths,\nremember to redirect the result to file and set a reasonable truncate number.\n\nExamples\n\n57",
                "chunk_size": 139
            },
            {
                "doc_id": "_xtop_handbook_0049",
                "chunk_id": "_xtop_handbook_0049_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_lib_per_instance --Set the libraries to use for the specified module instance.\n\nSynopsis\nset_lib_per_instance [-corner corner_name] instance libs\n\nstring corner\n\nstring instance\n\nstring_list libs\n\nArguments\n-corner corner_name The corner to set lib, use reference corner if not specified.\n\ninstance The name of module instance.\n\nlibs Libraries or library files for the specified instance.\n\nDescription\nThis command sets the libraries to use for the specified module instance. It will work recursively. All the\ncells in the specified module will try to find the library cell only within the specified libraries.\n\nThe library can be just the library name, library file name or the file name with full path. The library or\nfile must be already linked to the specified corner. Otherwise, it will report error.\n\nIf want to clear the settings for a path, just specify an empty library list.\n\nExamples\nThe following example shows how to set the bc library in fast corner to use in C3 module instance.\n\n% set_lib_per_instance {regs/dram1/C3} {_bc.lib} -corner fast\n    \n\nSee Also\nremove_lib_per_instance get_lib_cells\n\n58",
                "chunk_size": 235
            },
            {
                "doc_id": "_xtop_handbook_0050",
                "chunk_id": "_xtop_handbook_0050_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_rail_voltage --Set rail voltage on cells.\n\nSynopsis\nset_rail_voltage [-min] [-max] [-not_recursive] [ -scenario scenarios | -corner corners | -\nmode mode ] -rail_value voltage cells\n\nstring_list corner\n\nflag max\n\nflag min\n\nstring_list mode\n\nflag not_recursive\n\nfloat rail_value in \"(0.1,10)\"\n\nstring_list scenario\n\ncollection cells\n\nArguments\n-corner corners Specifies the corner to be set voltage.\n\n-max Set voltage for the max condition.\n\n-min Set voltage for the min condition.\n\n-mode mode Specifies the mode to be set voltage.\n\n-not_recursive Dont set value on lower cells of hierarchy cell.\n\n-rail_value voltage The voltage value.\n\n-scenario scenarios Specifies the scenario to be set voltage.\n\ncells Which cells to set rail voltage.\n\nDescription\nThis command sets rail voltage on cells. When set on hierarchical cells, all lower cells will be set the same\nvalue. Or use option not_recursive to stop it.\n\nIf you do not specify either the -min or -max option, tool sets value for both min/max options.\n\nIf not specify scenario/corner/mode, tool sets value for all scenarios.\n\nIf nothing was found for given scenario/corner/mode, just skip this command.\n\nPlease use get_scenario/get_corner/get_mode for wildcard scenario pattern etc.\n\nExamples\nThe following example shows how to set rail voltage.\n\n% set_rail_voltage -max -rail_value 0.88 [get_cells I_PCS3]\n% set_rail_voltage -min -rail_value 0.92 [get_cells I_PCS3]\n    \n60",
                "chunk_size": 333
            },
            {
                "doc_id": "_xtop_handbook_0051",
                "chunk_id": "_xtop_handbook_0051_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\n_new_identify_io_path_pins --New method to identify io interface pins, a debug command.\n\nSynopsis\n_new_identify_io_path_pins [[-ref_buffer ref_buffer] -count buf_count ]\n\nfloat count in \"[1,100]\"\n\nstring ref_buffer\n\nArguments\n-count buf_count Buffer count when analyze.\n\n-ref_buffer ref_buffer Reference buffer when analyze.\n\nDescription\nA debug command to test new method.\n\nExamples\n\n61",
                "chunk_size": 91
            },
            {
                "doc_id": "_xtop_handbook_0052",
                "chunk_id": "_xtop_handbook_0052_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\n_report_pin_raw_data --Debug command to report raw annotated timing data of specified pins.\n\nSynopsis\n_report_pin_raw_data [-precision digits_precision] pins\n\nint precision\n\ncollection pins\n\nArguments\n-precision digits_precision Specifies report value precision.\n\npins Specifies the pins to report.\n\nDescription\nThis command reports all timing data of specified pins that read in from files. This is a debug command\nused by empyrean rd, so do not use it.\n\nExamples\n\n62",
                "chunk_size": 99
            },
            {
                "doc_id": "_xtop_handbook_0053",
                "chunk_id": "_xtop_handbook_0053_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\n_test_get_annotated_data --Test run time of getting net/pin annotated data.\n\nSynopsis\n_test_get_annotated_data [-truncate val]\n\nint truncate\n\nArguments\n-truncate val Truncates the number to test, zero or negative value means all.\n\nDescription\nTest run time of getting net/pin annotated data.\n\nExamples\nThe following example shows how to run the command:\n\n% _test_get_annotated_data -truncate 10000\nTest getting 10000 pins anno data... done.  1.684s wall, 1.684s user \\\n                                 + 0.000s system = 1.684s CPU (100.0%)\n      \n\n63",
                "chunk_size": 162
            },
            {
                "doc_id": "_xtop_handbook_0054",
                "chunk_id": "_xtop_handbook_0054_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nall_fanin --Creates a collection of pins, contains all fanin pins to specified objects.\n\nSynopsis\ncollection all_fanin -to fanin_to_list [-levels cell_level_count] [-pin_levels\npin_level_count] [-startpoints_only]\n\nint levels in \"[1,inf)\"\n\nint pin_levels in \"[1,inf)\"\n\nflag startpoints_only\n\ncollection to\n\nArguments\n-levels cell_level_count Set the depth of search of cell_level_count hops.\n\n-pin_levels pin_level_count Set the depth of search of pin_level_count hops.\n\n-startpoints_only Includes only the timing startpoints in the result.\n\n-to fanin_to_list Specifies a collection of pins or ports in the design, fanin pins of\ntheses objects will be added to result.\n\nDescription\nThis command creates a collection of pins contains fanin.\n\nExamples\nThe following example gets fanin pins to I_SP/PS1/I1_LUT/U175/ZN, where only 1 level cell is traced:\n\n% all_fanin -to [get_pins I_SP/PS1/I1_LUT/U175/ZN] -levels 1\n  \"I_SP/PS1/I1_LUT/U175/ZN\", \"I_SP/PS1/I1_LUT/U175/A1\", \n  \"I_SP/PS1/I1_LUT/U175/B1\"\n      \n\nThe following example gets fanin pins to I_SP/PS1/I1_LUT/EN, with startpoint only:\n\n% all_fanin -to [get_pins I_SP/PS1/I1_LUT/EN] -startpoints_only\n  \"DIU_DFT_ON\", \"LUT_WR\", \n  \"I_IGA/U_REGBLK/U_REGBLK_CR/cr33_reg_reg_4_/CP\", \n  \"U_FPI_REG/sr47_tmp_reg_1_/CP\", \"U_FPI_REG/sr47_tmp_reg_2_/CP\"\n      \n\n64",
                "chunk_size": 420
            },
            {
                "doc_id": "_xtop_handbook_0055",
                "chunk_id": "_xtop_handbook_0055_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nall_fanout --Creates a collection of pins, contains all fanout pins from specified objects.\n\nSynopsis\ncollection all_fanout -from fanout_from_list [-levels cell_level_count] [-\npin_levels pin_level_count] [-endpoints_only]\n\nflag endpoints_only\n\ncollection from\n\nint levels in \"[1,inf)\"\n\nint pin_levels in \"[1,inf)\"\n\nArguments\n-endpoints_only Includes only the timing endpoints in the result.\n\n-from fanout_from_list Specifies a collection of pins or ports in the design, fanout pins of\nthese objects will be added to result.\n\n-levels cell_level_count Set the depth of search of cell_level_count hops.\n\n-pin_levels pin_level_count Set the depth of search of pin_level_count hops.\n\nDescription\nThis command creates a collection of pins contains fanout.\n\nExamples\nThe following example get fanout pins from pin I_SP/PS1/I1_LUT/U1/EN:\n\n% all_fanout -from [get_pins I_SP/PS1/I1_LUT/U1/EN]\n  \"I_SP/PS1/I1_LUT/U1/EN\", \"I_SP/PS1/I1_LUT/U1/Q\",\n  \"I_SP/PS1/I1_LUT/wdata_1st_reg_0_/SI\"\n      \n\nThe following example get fanout pins from pin I_SP/PS1/I1_LUT/U1/EN, with endpoint only:\n\n% all_fanout -from [get_pins I_SP/PS1/I1_LUT/U1/EN] -endpoints_only\n  \"I_SP/PS1/I1_LUT/wdata_1st_reg_0_/SI\"\n      \n\nThe following example get fanout pins from pin LUT_IOPHS[1], where only 1 level pin is traced:\n\n% all_fanout -from [get_pins {LUT_IOPHS[1]}] -pin_levels 1\n  \"LUT_IOPHS[1]\", \"I_SP/PS1/I1_LUT/U13/I\", \"I_SP/PS2/I1_LUT/U11/I\"\n      \nThe following example get fanout pins from pin LUT_IOPHS[1], where only 1 level cell is traced:\n\n% all_fanout -from [get_pins {LUT_IOPHS[1]}] -levels 1\n  \"LUT_IOPHS[1]\", \"I_SP/PS1/I1_LUT/U13/I\", \n  \"I_SP/PS2/I1_LUT/U11/I\", \"I_SP/PS1/I1_LUT/U13/ZN\", \n  \"I_SP/PS2/I1_LUT/U11/ZN\"",
                "chunk_size": 569
            },
            {
                "doc_id": "_xtop_handbook_0056",
                "chunk_id": "_xtop_handbook_0056_0001",
                "summary": "Commands\n\nName\nanalyze_scenario_reduction --Analyze hold or setup violation for given timing data, and return a dropped scenario list.\n\nSynopsis\nstring_list analyze_scenario_reduction -data_dir path [ -hold_top_n hold_val | -hold_coverage hold_cov ] [ -setup_top_n setup_val | -setup_coverage setup_cov ] [- must_include must_include_scenario_names] [-factor gain_factor] [-force_read] [ -verbose [ -hold_uncovered hold_limit | -setup_uncovered setup_limit ]]\n\nstring data_dir\n\nfloat factor in \"[0.3,3]\"\n\nflag force_read\n\nfloat hold_coverage in \"[0.2,1]\"\n\nint hold_top_n in \"[1,300]\"\n\nint hold_uncovered in \"[1,inf)\"\n\nstring_list must_include\n\nfloat setup_coverage in \"[0.2,1]\"\n\nint setup_top_n in \"[1,300]\"\n\nint setup_uncovered in \"[1,inf)\"\n\nflag verbose",
                "keywords": "",
                "content": "Arguments\n-hold_uncovered hold_limit Also print uncovered hold violated pins for current selected scenarios.\n\n-setup_uncovered setup_limit Also print uncovered setup violated pins for current selected scenarios.\n\nDescription\nWhen this command is called, XTop read GBA slacks and rail voltage(optional) from all scenarios, and some top scenarios with worst end point violation are picked out according to user's input. When read_timing_data is called, only the timing data of scenarios in that list will be read, so memory usage and runtime will be decreased. User can call this command repeatedly with different input to get a wanted result, and use reduce_scenario to implement the behavior.\n\nCommand report_dropped_scenarios can be called to report scenarios that are dropped by reduce_scenario. If this command is called again after a valid redution, \"top_n\" and \"coverage\" will be calculated according to latest scenarios, and timing data will also be read again.\n\nSkipped scenario setting will be honored in reduction.\n\nThe command must be called before read_timing_data and after build_timing_graph.",
                "chunk_size": 415
            },
            {
                "doc_id": "_xtop_handbook_0056",
                "chunk_id": "_xtop_handbook_0056_0002",
                "summary": "Commands\n\nName\nanalyze_scenario_reduction --Analyze hold or setup violation for given timing data, and return a dropped scenario list.\n\nSynopsis\nstring_list analyze_scenario_reduction -data_dir path [ -hold_top_n hold_val | -hold_coverage hold_cov ] [ -setup_top_n setup_val | -setup_coverage setup_cov ] [- must_include must_include_scenario_names] [-factor gain_factor] [-force_read] [ -verbose [ -hold_uncovered hold_limit | -setup_uncovered setup_limit ]]\n\nstring data_dir\n\nfloat factor in \"[0.3,3]\"\n\nflag force_read\n\nfloat hold_coverage in \"[0.2,1]\"\n\nint hold_top_n in \"[1,300]\"\n\nint hold_uncovered in \"[1,inf)\"\n\nstring_list must_include\n\nfloat setup_coverage in \"[0.2,1]\"\n\nint setup_top_n in \"[1,300]\"\n\nint setup_uncovered in \"[1,inf)\"\n\nflag verbose",
                "keywords": "",
                "content": "Arguments\n-hold_top_n hold_val Get top n worst scenario for hold.\n\n-hold_coverage hold_cov Get worst hold scenarios to satisfy given coverage.\n\n-setup_top_n setup_val Get top n worst scenario for setup.\n\n-setup_coverage setup_cov Get worst setup scenarios to satisfy given coverage.\n\nDescription\nUser can set -hold_top_n/-hold_coverage or -setup_top_n/-setup_coverage, or both, to get a scenario list for hold or setup, or both. If \"top_n\" is given, the worst top n scenario will be selected. If \"coverage\" is given, XTop picks scenarios from the worst one, until total end point violation coverage is satisfied. If none of them are given, no scenario will be selected, so that reduction is not allowed.",
                "chunk_size": 359
            },
            {
                "doc_id": "_xtop_handbook_0056",
                "chunk_id": "_xtop_handbook_0056_0003",
                "summary": "Commands\n\nName\nanalyze_scenario_reduction --Analyze hold or setup violation for given timing data, and return a dropped scenario list.\n\nSynopsis\nstring_list analyze_scenario_reduction -data_dir path [ -hold_top_n hold_val | -hold_coverage hold_cov ] [ -setup_top_n setup_val | -setup_coverage setup_cov ] [- must_include must_include_scenario_names] [-factor gain_factor] [-force_read] [ -verbose [ -hold_uncovered hold_limit | -setup_uncovered setup_limit ]]\n\nstring data_dir\n\nfloat factor in \"[0.3,3]\"\n\nflag force_read\n\nfloat hold_coverage in \"[0.2,1]\"\n\nint hold_top_n in \"[1,300]\"\n\nint hold_uncovered in \"[1,inf)\"\n\nstring_list must_include\n\nfloat setup_coverage in \"[0.2,1]\"\n\nint setup_top_n in \"[1,300]\"\n\nint setup_uncovered in \"[1,inf)\"\n\nflag verbose",
                "keywords": "",
                "content": "Arguments\n-verbose Print detail for selected scenario.\n\nDescription\n-verbose could be set to get detail info for picked scenarios, violation count and TNS of each scenario will be shown there.",
                "chunk_size": 242
            },
            {
                "doc_id": "_xtop_handbook_0056",
                "chunk_id": "_xtop_handbook_0056_0004",
                "summary": "Commands\n\nName\nanalyze_scenario_reduction --Analyze hold or setup violation for given timing data, and return a dropped scenario list.\n\nSynopsis\nstring_list analyze_scenario_reduction -data_dir path [ -hold_top_n hold_val | -hold_coverage hold_cov ] [ -setup_top_n setup_val | -setup_coverage setup_cov ] [- must_include must_include_scenario_names] [-factor gain_factor] [-force_read] [ -verbose [ -hold_uncovered hold_limit | -setup_uncovered setup_limit ]]\n\nstring data_dir\n\nfloat factor in \"[0.3,3]\"\n\nflag force_read\n\nfloat hold_coverage in \"[0.2,1]\"\n\nint hold_top_n in \"[1,300]\"\n\nint hold_uncovered in \"[1,inf)\"\n\nstring_list must_include\n\nfloat setup_coverage in \"[0.2,1]\"\n\nint setup_top_n in \"[1,300]\"\n\nint setup_uncovered in \"[1,inf)\"\n\nflag verbose",
                "keywords": "",
                "content": "Arguments\n-factor gain_factor Factor to scaling gains between scenarios, if it is set larger, it is more likely that two scenarios will be regarded as same.\n\nDescription\nAs this is a quick analysis, it is not guaranteed that every violation can be covered in real fix action. A factor is provided to adjust the gain ratio between scenarios, when it is set larger, two scenarios at a same violation end point will be more likely to regarded as same. The factor is 1.0 by default.",
                "chunk_size": 304
            },
            {
                "doc_id": "_xtop_handbook_0056",
                "chunk_id": "_xtop_handbook_0056_0005",
                "summary": "Commands\n\nName\nanalyze_scenario_reduction --Analyze hold or setup violation for given timing data, and return a dropped scenario list.\n\nSynopsis\nstring_list analyze_scenario_reduction -data_dir path [ -hold_top_n hold_val | -hold_coverage hold_cov ] [ -setup_top_n setup_val | -setup_coverage setup_cov ] [- must_include must_include_scenario_names] [-factor gain_factor] [-force_read] [ -verbose [ -hold_uncovered hold_limit | -setup_uncovered setup_limit ]]\n\nstring data_dir\n\nfloat factor in \"[0.3,3]\"\n\nflag force_read\n\nfloat hold_coverage in \"[0.2,1]\"\n\nint hold_top_n in \"[1,300]\"\n\nint hold_uncovered in \"[1,inf)\"\n\nstring_list must_include\n\nfloat setup_coverage in \"[0.2,1]\"\n\nint setup_top_n in \"[1,300]\"\n\nint setup_uncovered in \"[1,inf)\"\n\nflag verbose",
                "keywords": "",
                "content": "Arguments\n-must_include Scenarios that must be included in list. must_include_scenario_names\n\nDescription\nIf scenario name is specified in -must_include, the scenario will always be added to list, however, if it is not contained in list by previous analysis, it will be marked a \"(*)\" in detail.",
                "chunk_size": 267
            },
            {
                "doc_id": "_xtop_handbook_0056",
                "chunk_id": "_xtop_handbook_0056_0006",
                "summary": "Commands\n\nName\nanalyze_scenario_reduction --Analyze hold or setup violation for given timing data, and return a dropped scenario list.\n\nSynopsis\nstring_list analyze_scenario_reduction -data_dir path [ -hold_top_n hold_val | -hold_coverage hold_cov ] [ -setup_top_n setup_val | -setup_coverage setup_cov ] [- must_include must_include_scenario_names] [-factor gain_factor] [-force_read] [ -verbose [ -hold_uncovered hold_limit | -setup_uncovered setup_limit ]]\n\nstring data_dir\n\nfloat factor in \"[0.3,3]\"\n\nflag force_read\n\nfloat hold_coverage in \"[0.2,1]\"\n\nint hold_top_n in \"[1,300]\"\n\nint hold_uncovered in \"[1,inf)\"\n\nstring_list must_include\n\nfloat setup_coverage in \"[0.2,1]\"\n\nint setup_top_n in \"[1,300]\"\n\nint setup_uncovered in \"[1,inf)\"\n\nflag verbose",
                "keywords": "",
                "content": "Arguments\n-data_dir path The directory contains the timing data.\n\n-force_read Force to read pin timing files specified by -data_dir.\n\nDescription\nTo speedup the process, pin slack files will be only read once. XTop will only read files again if -data_dir has been changed by user, or -force_read is specified.",
                "chunk_size": 271
            },
            {
                "doc_id": "_xtop_handbook_0056",
                "chunk_id": "_xtop_handbook_0056_0007",
                "summary": "Commands\n\nName\nanalyze_scenario_reduction --Analyze hold or setup violation for given timing data, and return a dropped scenario list.\n\nSynopsis\nstring_list analyze_scenario_reduction -data_dir path [ -hold_top_n hold_val | -hold_coverage hold_cov ] [ -setup_top_n setup_val | -setup_coverage setup_cov ] [- must_include must_include_scenario_names] [-factor gain_factor] [-force_read] [ -verbose [ -hold_uncovered hold_limit | -setup_uncovered setup_limit ]]\n\nstring data_dir\n\nfloat factor in \"[0.3,3]\"\n\nflag force_read\n\nfloat hold_coverage in \"[0.2,1]\"\n\nint hold_top_n in \"[1,300]\"\n\nint hold_uncovered in \"[1,inf)\"\n\nstring_list must_include\n\nfloat setup_coverage in \"[0.2,1]\"\n\nint setup_top_n in \"[1,300]\"\n\nint setup_uncovered in \"[1,inf)\"\n\nflag verbose",
                "keywords": "",
                "content": "Examples\nThe following example uses scenario reduction for hold violations, and then read_timing_data.\n\n% build_timing_graph\n% analyze_scenario_reduction -hold_top_n 2 -data_dir timing_data_dir -verbose 2 of total 4 scenarios have been selected.\n\nSelected Scenario    Hold Count     Hold TNS    Setup Count    Setup TNS ------------------------------------------------------------------------- func_fast                   854    -240.6051              0       0.0000 test_fast                   853    -232.4843              0       0.0000\n\nHold covered 100.00% (892/892)    Setup covered 0.00% (0/1029)\n\nFollowing scenarios will be dropped after reduction:   func_slow   test_slow\n\nfunc_slow test_slow\n% reduce_scenario {func_slow test_slow} 2 scenarios are dropped.\n% read_timing_data -data_dir timing_data_dir       \n\nThe following example analyzes scenario reduction for hold coverage over 95%.\n\n% build_timing_graph\n% analyze_scenario_reduction -hold_coverage 0.95 \\n                             -must_include mode0_best0 \\n                             -data_dir timing_data_dir -verbose 3 of total 5 scenarios have been selected.\n\nSelected Scenario    Hold Count       Hold TNS    Setup Count      Setup TNS ----------------------------------------------------------------------------- mode0_worst0             13069      -4933.2574            466       -19.8865 mode0_worst1             13066      -4597.3354            139        -6.9144 mode0_best0 (*)             11           -0.35              0         0.0000 \n\nHold covered 99.75% (13078/13111)    Setup covered 90.00% (486/540)\n\nFollowing scenarios will be dropped after reduction:   mode0_best1   ...        See Also reduce_scenario get_dropped_scenarios report_dropped_scenarios build_timing_graph",
                "chunk_size": 668
            },
            {
                "doc_id": "_xtop_handbook_0058",
                "chunk_id": "_xtop_handbook_0058_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nanalyze_tmlib_trend --Analyze all timing library cells trend loaded in current workspace.\n\nSynopsis\nanalyze_tmlib_trend [[ -fixed_string | -regex ] name_patterns ]\n\nflag fixed_string\n\nflag regex\n\nstring_list name_patterns\n\nArguments\n-fixed_string Match pattern as fixed string.\n\n-regex Match pattern as regular expression.\n\nname_patterns Patterns to match the cells, all if not specified.\n\nDescription\nThis command analyze all timing library cells trend in current workspace. it to check a cell's trend for\ndifference drive strength in different VT and channel. And this command also check cell's performance in\ndifferent process, voltage and temperature.Commonly, there are six important properties to justify a cell,\nand they are represented by an uppercase letter respectively.\n\n--A: cell area.\n\n--L: leakage power.\n\n--I: internal power.\n\n--D: cell delay.\n\n--T: output transition.\n\n--C: pin cap.\n\nAnd beside these six properties, user can use a command set_tmlib_cell_property_formula to specify\nits own property to justify a cell.If you want to analyze a cell's different property in different corner, you\nmust specify which corner to get specified property through parameters:cell_delay_transition_corner,\ncell_internal_power_corner, cell_leakage_power_corner, cell_capacitance_corner;If one of these\nparameter has not been specified, or the specified corner is not in current workspace, it will not\nanalyze mixed corner cell trend. To analyze cell trend, user need to specify cell's drive strength\npattern and vt and channel length keywords, through parameter: cell_name_drive_strength_pattern,\ncell_name_vt_keywords and cell_name_channel_length_keywords.Normally, we recognize Int\nnumber as drive strength, if you library use float like '0p00','1p67' as drive strength, please tell as what\nchar represent decimal point through parameter decimal_point_tokens, otherwise we can't recognize\nit.In this example you should specify 'p' as decimal point tokens.\n\nWhen calculate cell's properties, there some parameters have an effect on the\nresult, these parameters are: tmlib_table_sample_method, tmlib_cell_evaluation_principle,\ntmlib_sequential_delay_definition, tmlib_latch_timing_arc_definition,\ntmlib_arc_evaluation_principle, tmlib_edge_evaluation_principle, tmlib_table_excision_depth,\ntmlib_fanout_factor, tmlib_input_transition, tmlib_clock_transition, tmlib_fanout_load. After\ntrend analysis, user can check the timing trend on GUI. If any parameter above has been changed, user\nMUST run this command to refresh the result. Otherwise, GUI just show the last analyzed result.",
                "chunk_size": 561
            },
            {
                "doc_id": "_xtop_handbook_0059",
                "chunk_id": "_xtop_handbook_0059_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nbuild_timing_graph --Build timing graph from imported design.\n\nSynopsis\nbuild_timing_graph\n\nDescription\nThis command builds timing graph from design. If build_timing_graph has been conducted before\nread_timing_data, then read_timing_data will skip building timing graph. If not, read_timing_data will\nbuild it first. If timing graph has been built earlier, it won't rebuild it.\n\nExamples\nThe following example shows how to build timing graph into XTop.\n\n% source design_setup.tcl    ;# Create workspace and import design\n% source mcmm.tcl      ;# Create scenario and link timing library\n% build_timing_graph\n                             ;# ... when timing data is ready ...\n% read_timing_data...        ;# Read timing data\n...        \n      \n\n72",
                "chunk_size": 158
            },
            {
                "doc_id": "_xtop_handbook_0060",
                "chunk_id": "_xtop_handbook_0060_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncheck_inst_reference_library --Check if reference library cells are valid for all cell instances.\n\nSynopsis\nbool check_inst_reference_library [ -include_instance [-truncate count]]\n\nflag include_instance\n\nint truncate in \"[0,inf)\"\n\nArguments\n-include_instance Show instances which refers to invalid cell.\n\n-truncate count Number of instance upper bound for invalid cell, default is 100.\n\nDescription\nThis command checks if reference library cells are valid for all cell instances. If any reference cell is\ninvalid, it will report this cell and return false. It can also show instances which refers to invalid cells,\nrespectively, by specifying -include_instance; the number of instances(by default 100) being shown can\nbe controlled by -truncate.\n\nExamples\nThe following examples check if reference library cells are valid for all instances.\n\n% check_inst_reference_library\nNo issue found.\n1\n% check_inst_reference_library\nInvalid reference cells: 1\n  OR2D1: 5\n0\n      \n\nThe following examples check if reference library cells are valid for all instances, and list out instance\nnames.\n\n% check_inst_reference_library -include_instance -truncate 3\nInvalid reference cells: 2\n  BUFFD4BWP12T: 4\n      U1/U3/buf1\n      buf1\n      U1/buf1\n  EDFQD4BWP12T: 6\n      U1/U3/B2/dff1\n      U1/U3/B2/dff2\n      U1/U3/B2/rdff0\n0\nSee Also\ncheck_inst_timing_library check_library_completeness",
                "chunk_size": 344
            },
            {
                "doc_id": "_xtop_handbook_0061",
                "chunk_id": "_xtop_handbook_0061_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncheck_inst_timing_library --Check if timing library cells are valid for all cell instances in all corners.\n\nSynopsis\nbool check_inst_timing_library [-truncate max_count]\n\nint truncate in \"[1,inf)\"\n\nArguments\n-truncate max_count A limitation of reported cell count, default is 10000.\n\nDescription\nThis command checks if timing library cells are valid for all cell instances in all corners. If any timing cell\nis invalid, it will report this cell and return false.\n\nGenerally, it only to check if all the used library cells are valid in all corners. But once libraries are set\nfor some instance with command set_lib_per_instance, it needs to check instance by instance. In this\ncondition, the issue is reported by instance, and the item count may be large. To avoid large size of report,\nan option -truncate is provide to limit the instances reported, and the default value of it is 10000.\n\nExamples\nThe following examples check if timing library cells are valid for all cell instances in all corners.\n\n% check_inst_timing_library\nNo issue found.\n1\n% check_inst_timing_library\nInvalid timing library: 1\nOR2D1\n      \n\nSee Also\ncheck_inst_reference_library check_library_completeness\n\n75",
                "chunk_size": 263
            },
            {
                "doc_id": "_xtop_handbook_0062",
                "chunk_id": "_xtop_handbook_0062_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncheck_library_completeness --Check if the libraries, both reference library and timing libraries are\ncomplete.\n\nSynopsis\ncheck_library_completeness\n\nDescription\nThis command checks if the libraries, both reference library and timing libraries are complete. Those cells\nthat are not complete for reference library and timing libraries, will be filtered out in ECO process.\n\nThe timing library cells must match between every two corners. This command will compare all the other\ncorners with the reference corner, and report all the missing, extra, and pin mismatched cells.\n\nThis command will also compare reference library with the reference corner of timing library, and report\nall the missing, extra, and pin mismatched cells.\n\nExamples\nThis is an example of the check_library_completeness output. cell CLXL1 and ANDXL1 has pin A in\ntiming library mismatched with LEF. Timing library missing a cell sub_1. There's no extra cells in timing\nlibrary. There's no mismatching between each corners.\n\n% check_library_completeness\nCheck reference vs. timing:\nmismatched                2\n  CLXL1                   1\n    A\n  ANDXL1                  1\n    A\nmissing                   1\n  sub_1\nextra                     0\n\nCheck timing vs. timing:\nworst_cor:max             0\n  mismatched              0\n  missing                 0\n  extra                   0\n      \n\n76",
                "chunk_size": 301
            },
            {
                "doc_id": "_xtop_handbook_0063",
                "chunk_id": "_xtop_handbook_0063_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncheck_placement_overlap --Check the overlap of the current placement.\n\nSynopsis\ncheck_placement_overlap [-verbose] [designs] [-ignore_blockage]\n\nflag ignore_blockage\n\nflag verbose\n\nstring_list designs\n\nArguments\n-ignore_blockage Not to print cells overlapping with blockages. By default, the command reports\n\nboth cells overlapping each other and cells overlapping with blockages.\n\n-verbose Prints a detailed report of all possible violations. By default, the command\nreports only a summary of all violations.\n\ndesigns Specifies the pattern list to match the design. If no pattern is specified, it means\nall designs.\n\nDescription\nThis command checks if: 1. Cells overlapping each other. 2. Cells overlapping with blockages in the design.\n\nIt reports for fixed placement cells and non-fixed placement cells separately.\n\nFixed placement means COVER | FIXED instances.\n\nIn detailed reports(-verbose), each victim instance is followed by several indented aggressors(instance or\nblockage-geometry). By specifying victim/aggressors, we mean aggressors overlap with the victim.\n\nIf violated instance has a halo definition in def file, we will add 'halo' after its name in the report.\n\nExamples\nThe following example shows the command for printing out a summary of all violations:\n\n% check_placement_overlap -verbose\n***********************************************************\nCheck_overlap for design( cpu ): Report for Fixed Placement Cells\nINFO #1: Fixed placement means COVER | FIXED instances.\nINFO #2: In detailed reports(-verbose), each victim instance is followed\n         by several indented aggressors(instance or blockage-geometry).\n***********************************************************\n(fixed placement) Cells Overlaps                : 2\n(fixed placement) Cells Overlapping Blockages   : 1\n***********************************************************\nsram_1\n    sram_2\n    ( 68.335 210.31 ) ( 163.1 295.465 ) \n\nsram_2\n    sram_1\n\n***********************************************************\n\n***********************************************************\nCheck_overlap for design( cpu ): Report for Non-fixed Placement Cells\nINFO #1: Fixed placement means COVER | FIXED instances.\nINFO #2: In detailed reports(-verbose), each victim instance is followed\n         by several indented aggressors(instance or blockage-geometry).\n***********************************************************\n(non-fixed placement) Cells Overlaps                    : 2\n(non-fixed placement) Cells Overlapping Blockages       : 0\n***********************************************************\nidec/U42   halo\n    idec/U120   halo\n\nidec/U120   halo\n    idec/U42   halo\n\n***********************************************************\n      \n\n78",
                "chunk_size": 538
            },
            {
                "doc_id": "_xtop_handbook_0064",
                "chunk_id": "_xtop_handbook_0064_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncheck_placement_readiness --Check if the specified designs are ready for eco placement.\n\nSynopsis\nint check_placement_readiness [-truncate num] [designs]\n\nint truncate\n\nstring_list designs\n\nArguments\n-truncate num Specifies the maximum objects to print for each error or warning, a non-positive\n\nvalue means all.\n\ndesigns Specifies the pattern list to match the design.\n\nDescription\nThis command checks if the specified designs are ready for eco placement.\n\nThe designs are matched with wildcard, and it means all designs if no pattern specified.\n\nThe return value of this command is the number of failed designs.\n\nExamples\nThe following example shows a placement readiness of checking report:\n\n% check_placement_readiness\ndesign: cpu_top              errors: 0               warnings: 0\ndesign: reg_sub              errors: 0               warnings: 0\nTotally checked 2 designs, 0 failed.\n0\n      \n\n79",
                "chunk_size": 188
            },
            {
                "doc_id": "_xtop_handbook_0065",
                "chunk_id": "_xtop_handbook_0065_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nclear_highlight --Clear all highlighted objects on the open layout.\n\nSynopsis\nclear_highlight\n\nDescription\nThis command clears all highlighted objects on the open layout. If the GUI is not on or layout is not open,\nit does nothing.\n\nExamples\nThe following example clears all highlighted objects on the opened layout:\n\n% clear_highlight\n      \n\n80",
                "chunk_size": 71
            },
            {
                "doc_id": "_xtop_handbook_0066",
                "chunk_id": "_xtop_handbook_0066_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nclose_workspace --Close current workspace.\n\nSynopsis\nclose_workspace [-force] [-purge_timing_libraries]\n\nflag force\n\nflag purge_timing_libraries\n\nArguments\n-force Force to close without saving even if workspace has been modified.\n\n-purge_timing_libraries Purge all timing libraries and release the memories.\n\nDescription\nThis command closes current workspace. If the workspace has been modified without saving, it will report\nerror unless option -force is specified.\n\nBy default, all the timing libraries are kept in memory for reusing. And it will save the time to load\ntiming libraries if the next workspace to create or open uses the same libraries as the previous. Option\n-purge_timing_libraries can be specified to release the memories if you really want to. However, it is\nrecommended to exit and start a new XTop instead of using this option to avoid extra time cost.\n\nExamples\n\n% close_workspace\n      \n\nSee Also\ncreate_workspace open_workspace\n\n81",
                "chunk_size": 197
            },
            {
                "doc_id": "_xtop_handbook_0067",
                "chunk_id": "_xtop_handbook_0067_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncompare_slack_difference --A debug command to compare slack between xtop and user given slack file.\n\nSynopsis\ncompare_slack_difference -scenario scenario_name -slack_file global_slack_file -\noutput_file output_file [-time_unit time_unit] [-abs_threshold abs_error] [-skip_setup] [-\nskip_hold] [-only_endpoint]\n\nfloat abs_threshold\n\nflag only_endpoint\n\nstring output_file\n\nstring scenario\n\nflag skip_hold\n\nflag skip_setup\n\nstring slack_file\n\nenum time_unit in \"ps ns\"\n\nArguments\n-abs_threshold abs_error Absolute threshold to record difference, using xtop time unit.\n\n-only_endpoint Only compare slack for end points.\n\n-output_file output_file Output file to record slack difference.\n\n-scenario scenario_name Which scenario to be compared.\n\n-skip_hold Dont compare hold slack.\n\n-skip_setup Dont compare setup slack.\n\n-slack_file global_slack_file Global slack file to be compared with.\n\n-time_unit time_unit Time unit in global slack file.\n\nDescription\nThis command reports the slack difference between xtop and given slack data.\n\nExamples\n\n82",
                "chunk_size": 216
            },
            {
                "doc_id": "_xtop_handbook_0068",
                "chunk_id": "_xtop_handbook_0068_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncompare_tmlib --Compare liberty cells in timing library.\n\nSynopsis\ncompare_tmlib [-name compare_name] [-source_corner corner_name] [-target_corner\ncorner_name] [ -cell_map_file file_name | -cell_map_keywords keyword_pair ] [[ -fixed_string\n| -regex ] source_name_patterns [target_name_patterns]]\n\nstring cell_map_file\n\nstring_list cell_map_keywords\n\nflag fixed_string\n\nstring name\n\nflag regex\n\nstring source_corner\n\nstring target_corner\n\nstring_list source_name_patterns\n\nstring_list target_name_patterns\n\nArguments\n-cell_map_file file_name Cell name mapping files of source and target if the source and target\n\nuse different naming rule.\n\n-cell_map_keywords keyword_pair Keywords to match cell names between source and target.\n\n-fixed_string Use fixed string to match pattern.\n\n-name compare_name Compare session name.\n\n-regex Use regular expression to match pattern.\n\n-source_corner corner_name Source corner for comparison.\n\n-target_corner corner_name Target corner for comparison.\n\nsource_name_patterns Name patterns of the source cells.\n\ntarget_name_patterns Name patterns of the target cells.\n\nDescription\nThis command compares cells in the library. It can also compare cells cross corners, or just inside one\ncorner.\n\nUser can specify a name for the compare action. Through this name, it can reload, merge or delete compare\nresults. If user not specify name, it will assign an inner name for this comparison.\n\nWhile the cells to compare are named with different name styles, for example, libraries from different\nvendors, it needs to define the mapping rule to build the cell pairs.\n\n--Specify a map file with a simple format: one cell pair on each line.\n\n--Specify a map rule with keywords. For example, comparing between normal VT and low VT\ncells: \"AND2\", \"OR2\", \"AND2LVT\", and \"OR2LVT\", just specify keywords like {\"\" \"LVT\"}.For\na 2-dimension keywords, please combine the keywords with separator '@', like {\"LVT@20p\",\n\"HVT@35p\"}\n\nExamples\n\n84",
                "chunk_size": 424
            },
            {
                "doc_id": "_xtop_handbook_0069",
                "chunk_id": "_xtop_handbook_0069_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nconfigure_design_definition --Configure design definition.\n\nSynopsis\nconfigure_design_definition -name design_name [-new_name design_name] -verilogs\nfile_list [-def file_name]\n\nstring def\n\nstring name\n\nstring new_name\n\nstring_list verilogs\n\nArguments\n-def file_name DEF file for this design.\n\n-name design_name Name of the design.\n\n-new_name design_name New name of the design.\n\n-verilogs file_list Verilog files for this design.\n\nDescription\nThis command configures design definition. It modifies the settings of existing design. For detail, please\nrefer to command create_design_definition.\n\nExamples\nThe following example configures an existing design by a new design:\n\n% create_design_definition -name sub   \\\n    -verilogs {/home/user/date/sub.v}  \\\n    -def {/home/user/date/sub.def}\n% configure_design_definition -name sub -new_name sub1 \\\n    -verilogs {/home/user/date/sub1.v} \\\n    -def {/home/user/date/sub1.def}\n      \n\nSee Also\ncreate_design_definition\n\n85",
                "chunk_size": 225
            },
            {
                "doc_id": "_xtop_handbook_0070",
                "chunk_id": "_xtop_handbook_0070_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncreate_corner --Create corner.\n\nSynopsis\ncreate_corner corner_name\n\nstring corner_name\n\nArguments\ncorner_name Corner name to create.\n\nDescription\nThis command creates corner.\n\nExamples\nThe following example creates a corner named \"worst\" for the design.\n\n% create_corner worst\n      \n\n86",
                "chunk_size": 62
            },
            {
                "doc_id": "_xtop_handbook_0071",
                "chunk_id": "_xtop_handbook_0071_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncreate_design_definition --Create design definition.\n\nSynopsis\ncreate_design_definition [-overwrite] [-name design_name] -verilogs file_list [-def\nfile_name]\n\nstring def\n\nstring name\n\nflag overwrite\n\nstring_list verilogs\n\nArguments\n-def file_name DEF file for this design.\n\n-name design_name Name of the design.\n\n-overwrite Overwrite the design if already exists.\n\n-verilogs file_list Verilog files for this design.\n\nDescription\nThis command creates design definition. Generally, a design consists Verilog files and one DEF file which\nrepresent the logical and physical view respectively. Files for both views must be specified except that the\nworkspace is defined as logical only.\n\nFor a block hierarchical design, it needs to create all the design definitions from bottom up to the top\ndesign. For a general hierarchical design with DEF files, define_designs can help to create all the design\ndefinitions by analyzing the verilog and DEF files.\n\nOnce all design definitions have been created, it needs to check if all the sites are matched with those in\nreference library. Some PR tools write a meaningless site name in DEF file in the exporting process. And\nit needs to set a correct site map with command set_site_map before import designs.\n\nIf technology groups other than the default are defined while linking the reference library, it needs to\nset correct technology group for the design with command set_tech_group. Otherwise, the design will\nreference the default library while importing.\n\nExamples\nThe following example creates a sub design with DEF file:\n\n% create_design_definition -name sub \\\n    -verilogs /home/user/date/sub.v -def /home/user/date/sub.def\n      \n\nThe following example creates a sub design without DEF file:\n% create_design_definition -name sub1 \\\n    -verilogs /home/user/date/sub1.v\n      \n\nThe following example creates a 2-level hierarchical design:\n\n% create_design_definition -name sub2 \\\n    -verilogs /home/user/date/sub2.v -def /home/user/date/sub2.def\n% create_design_definition -name top  \\\n    -verilogs /home/user/date/top.v -def /home/user/date/top.def\n      \n\nThe following example creates an already existing design:\n\n% create_design_definition -overwrite -name top \\\n    -verilogs /home/user/date/top.v -def /home/user/date/top.def\n      \nSee Also\nconfigure_design_definition remove_design_definition define_designs import_designs",
                "chunk_size": 502
            },
            {
                "doc_id": "_xtop_handbook_0072",
                "chunk_id": "_xtop_handbook_0072_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncreate_mode --Create mode.\n\nSynopsis\ncreate_mode mode_name\n\nstring mode_name\n\nArguments\nmode_name Mode name to create.\n\nDescription\nThis command creates mode.\n\nExamples\nThe following example creates a mode named \"func\" for the design.\n\n% create_mode func\n      \n\n89",
                "chunk_size": 61
            },
            {
                "doc_id": "_xtop_handbook_0073",
                "chunk_id": "_xtop_handbook_0073_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncreate_scenario --Create scenario.\n\nSynopsis\ncreate_scenario {{ -corner corner_name -mode mode_name } | -auto } scenario_name [-\ntemperature scenario_temperature]\n\nflag auto\n\nstring corner\n\nstring mode\n\nfloat temperature in \"[-100,200]\"\n\nstring scenario_name\n\nArguments\n-auto Create scenarios automatically by sweeping corners and modes.\n\n-corner corner_name Specify the corner.\n\n-mode mode_name Specify the mode.\n\n-temperature scenario_temperature Specify temperature of current scenario, for library interpolation\npurpose only.\n\nscenario_name Scenario name to create.\n\nDescription\nThis command creates scenario.\n\nExamples\nThe following example creates a scenario named \"func\" which corner is \"worst\" and mode is \"func\".\n\n% create_scenario func_worst -corner worst -mode func\n      \n\nThe following example creates a scenario named \"func_worst\" at 105 degrees centigrade, and it is\ninterpolated from libraries of other temperature when link_timing_library.\n\n% create_scenario func_worst -corner worst -mode func -temperature 105\n      \n\n90",
                "chunk_size": 220
            },
            {
                "doc_id": "_xtop_handbook_0074",
                "chunk_id": "_xtop_handbook_0074_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncreate_workspace --Create a workspace for timing optimization.\n\nSynopsis\ncreate_workspace [-overwrite] [-logical_only] workspace_path\n\nflag logical_only\n\nflag overwrite\n\nstring workspace_path\n\nArguments\n-logical_only For logical only design.\n\n-overwrite Force to overwrite if the specified directory is not empty.\n\nworkspace_path The path to create the workspace.\n\nDescription\nThis command tries to create a workspace for timing optimization. If the path does not exist, it will create\nit automatically. If the path already exists and is NOT empty, it will report error, and ask user to specify\n-overwrite to continue.\n\nIt will report error if failed to create the directory or the directory is not writable. On success, it will return\na string of full path to the workspace.\n\nExamples\nThe following example uses the create_workspace command to create a workspace for timing\noptimization.\n\n% create_workspace /home/user/tutorial\n      \n\nThe following example shows to create a workspace for logical only design. After that, user can only use\nthe -verilogs option of the create_design_definition command to create logical only design.\n\n% create_workspace -logical_only /home/user/tutorial\n      \n\nIf the path already exists and is not empty, use the -overwrite option can continue to create a workspace.\n\n% create_workspace -overwrite /home/user/tutorial\n      \n\nSee Also\nopen_workspace close_workspace\n\n91",
                "chunk_size": 280
            },
            {
                "doc_id": "_xtop_handbook_0075",
                "chunk_id": "_xtop_handbook_0075_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncurrent_workspace --Return path to current workspace.\n\nSynopsis\nstring current_workspace\n\nDescription\nThis command returns the path to current workspace. If no workspace has been open, it returns an empty\nstring.\n\nExamples\n\n% current_workspace\nworkspace1\n      \n\nSee Also\ncreate_workspace open_workspace close_workspace\n\n92",
                "chunk_size": 66
            },
            {
                "doc_id": "_xtop_handbook_0076",
                "chunk_id": "_xtop_handbook_0076_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ndefine_designs --Define designs automatically with Verilog and DEF files.\n\nSynopsis\ndefine_designs [-force] -verilogs file_list -defs file_list\n\nstring_list defs\n\nflag force\n\nstring_list verilogs\n\nArguments\n-defs file_list All the def files.\n\n-force Force to continue on even some of the specified files do not exist or are\nnot readable.\n\n-verilogs file_list All the verilog files.\n\nDescription\nThis command creates all design definitions automatically by analyze the give Verilog and DEF files. For\na block hierarchical design, it needs to define each design from bottom up one by one. This command\nanalyzes all the Verilog and DEF files and creates all the definitions in the dependency order. The decisions\nmade by this command are all depend on the files specified, so it is always recommended to review the\ncreated designs carefully on GUI or with command report_design_definition before importing them.\n\nBy default, if any of the specified Verilog or DEF files does not exist or is not readable, this command\nwill break down and report an error. However, you can skip this error by specify option -force, and this\ncommand will keep going on execution.\n\nExamples\nThe following example defines a 2-level hierarchical design:\n\n% define_designs \\\n    -verilogs \"/home/user/date/sub1.v /home/user/date/top.v\" \\\n    -def \"/home/user/date/sub1.def /home/user/date/top.def\"\n      \n\nSee Also\ncreate_design_definition\n\n93",
                "chunk_size": 312
            },
            {
                "doc_id": "_xtop_handbook_0077",
                "chunk_id": "_xtop_handbook_0077_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_capacitance_violated_pins --Get capacitance violated pins.\n\nSynopsis\ncollection get_capacitance_violated_pins [-pin_type type]\n\nenum pin_type in \"all clock data\"\n\nArguments\n-pin_type type Specifies pin type, default is all.\n\nDescription\nThis command creates a collection of capacitance violated pins in all scenarios.If a pin's capacitance is\nviolated in more than one scenarios, it will return the worst violated value.\n\nExamples\nThe following example gets capacitance violated pins:\n\n% get_capacitance_violated_pins\n      \n\n94",
                "chunk_size": 123
            },
            {
                "doc_id": "_xtop_handbook_0078",
                "chunk_id": "_xtop_handbook_0078_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_cells_in_region --Get cells in the specified region.\n\nSynopsis\ncollection get_cells_in_region [-design design_name] [-include_hierarchical] [-\nenclosed] -rect region [cells]\n\nstring design\n\nflag enclosed\n\nflag include_hierarchical\n\nrectf rect\n\ncollection cells\n\nArguments\n-design design_name Design to query the cells, top if not specified.\n\n-enclosed The cell must be enclosed in the region.\n\n-include_hierarchical Include hierarchical cell, leaf cells only if not specified.\n\n-rect region Specify a rectangle to query in design.\n\ncells The original cells to filter from.\n\nDescription\nThis command get cells in the specified region. It uses the coordinate system in the specified design, top if\nnot specified. By default, it will get all the cells overlap with the specified region. Specify option -enclosed\nto get only those cells totally enclosed in the region.\n\nIf you want to get the cells in this region from a specific cell set, just specify the collection of cells as\nthe input of this command.\n\nAll the queried cells will be mapped to STA cells in the top design. So, some physical cells, like fillers\nwill be filtered automatically. And if you query in a multiple instantiated sub-design, matched cells in all\ninstances will be returned.\n\nBy default, only leaf cells will be returned, to include the hierarchical cells, specify the option -\ninclude_hierarchical.\n\nExamples\nGet cells in a specified region.\n\n% get_cells_in_region -rect ((314,306)(315,307))\n% get_cells_in_region -rect \"((314,306) (315,307))\"\n% get_cells_in_region -rect {((314,306) (315,307))}\n\nGet cells matched with specified name pattern in specified region.\n\n% get_cells_in_region -rect ((314,306)(315,307)) [get_cells -hierarchical *buf*]\n      \n\n96",
                "chunk_size": 422
            },
            {
                "doc_id": "_xtop_handbook_0079",
                "chunk_id": "_xtop_handbook_0079_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_corner --Get corners of specified patterns.\n\nSynopsis\nstring_list get_corner -of_scenario scenario_name {[ -fixed_string | -regex ] patterns }\n\nflag fixed_string\n\nstring of_scenario\n\nflag regex\n\nstring_list patterns\n\nArguments\n-fixed_string Match pattern as fixed string.\n\n-of_scenario scenario_name Scenario to get corner.\n\n-regex Match pattern as regular expression.\n\npatterns Patterns to match corners.\n\nDescription\nThis command gets corners of specified patterns.\n\nExamples\nThe following examples get the corner of the design.\n\n%  get_corner -of_scenario func_worst\nworst\n% get_corner -fixed_string best\nbest\n      \n\n97",
                "chunk_size": 131
            },
            {
                "doc_id": "_xtop_handbook_0080",
                "chunk_id": "_xtop_handbook_0080_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_critical_gba_path --Create a collection of pins to imitate a path.\n\nSynopsis\ncollection get_critical_gba_path -delay_type delay_type { -from from_pin | -\nthrough middle_pin | -to to_pin } [-scenario reference_scenario]\n\nenum delay_type in \"min max\"\n\ncollection from\n\nstring scenario\n\ncollection through\n\ncollection to\n\nArguments\n-delay_type delay_type Specifies which type slack to use when trace critical path.\n\n-from from_pin Specifies the start point when trace critical path, you can only use\none of the -from, -through, -to.\n\n-scenario reference_scenario Only use slack data of referenced scenario to trace critical path.\nIf not specify referenced scenario, use the worst slack of all non-\nskipped scenarios. That means, if scenario_A is skipped, then\nignore it when trace critical path.\n\n-through middle_pin Specifies the middle point when trace critical path, you can only\nuse one of the -from, -through, -to.\n\n-to to_pin Specifies the end point when trace critical path, you can only use\none of the -from, -through, -to.\n\nDescription\nThis command creates a collection of pins to imitate a path.\n\nExamples\nThe following example gets the pins on critical gba path.\n\n% get_critical_gba_path -to status_reg_2_/D -delay_type min \\\n                        -scenario func_fast\n\"fsr_reg_1_/CP\", \"fsr_reg_1_/Q\", \"U453/A2\", \"U453/ZN\", \"U382/B1\", \n\"U382/ZN\", \"U343/A1\", \"U343/Z\", \"status_reg_2_/D\"\n      \n\nThis is an example to report the fail reasons of the pins on the critical path to specified endpoints after\nfix_hold_gba_violations.\nCommands\n\n% report_fail_reasons -pins \\\n    [get_critical_gba_path -to st_reg_2_/D -delay_type min \\\n     -scenario func_fast]\nPin           Insert Buffer         Size Cell Split Net ...\n-----------------------------------------------------------\nfsr_reg_1_/CP -                     -         -         -\nfsr_reg_1_/Q  -                     -         -         -\nU453/A2       break_setup_of_driver -         -         -\nU453/ZN       -                     -         -         -\nU382/B1       break_setup_of_driver -         -         -\nU382/ZN       -                     -         -         -\nU343/A1       -                     -         -         -\nU343/Z        -                     -         -         -\nst_reg_2_/D   break_setup_of_driver -         -         -",
                "chunk_size": 569
            },
            {
                "doc_id": "_xtop_handbook_0081",
                "chunk_id": "_xtop_handbook_0081_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_dont_touch_cells --Get dont touch cells matched with the specified patterns.\n\nSynopsis\ncollection get_dont_touch_cells [-hierarchical] [-quiet] [ -regex | -exact ] [-nocase]\n[patterns]\n\nflag exact\n\nflag hierarchical\n\nflag nocase\n\nflag quiet\n\nflag regex\n\nstring_list patterns\n\nArguments\n-exact Uses fixed string, and disable wildcard match.\n\n-hierarchical Searches for cells level-by-level relative to the current instance.\n\n-nocase Makes the matching mode case-insensitive.\n\n-quiet Suppress error and warning messages if no cells match.\n\n-regex Views the patterns argument as real regular expressions rather than simple wildcard\npatterns.\n\npatterns Specifies the patterns used to match cells.\n\nDescription\nThis command gets dont touch cells matched with the specified patterns. By default, the patterns are\nmatched in wildcard mode, and it means all if no pattern is specified. While option -excat or -regex is\nspecified, the patterns are matched in fixed string and regular expression respectively, and it gets nothing\nif no pattern is specified.\n\nExamples\nThe following example gets all dont touch cells level-by-level relative to the current instance:\n\n% get_dont_touch_cells -hierarchical *\n      \n\nThe following example gets dont touch cells such as U62, U76 ...:\n\n% get_dont_touch_cells -regex {U[0-9]{2}}\n\nSee Also\nget_dont_touch_nets get_dont_touch_pins is_dont_touch restore_user_dont_touch\nsave_user_dont_touch set_dont_touch set_hier_path_dont_touch set_module_dont_touch\n\n101",
                "chunk_size": 331
            },
            {
                "doc_id": "_xtop_handbook_0082",
                "chunk_id": "_xtop_handbook_0082_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_dont_touch_nets --Get dont touch nets matched with the specified patterns.\n\nSynopsis\ncollection get_dont_touch_nets [-hierarchical] [-quiet] [ -regex | -exact ] [-nocase]\n[patterns]\n\nflag exact\n\nflag hierarchical\n\nflag nocase\n\nflag quiet\n\nflag regex\n\nstring_list patterns\n\nArguments\n-exact Uses fixed string, and disable wildcard match.\n\n-hierarchical Searches for nets level-by-level relative to the current instance.\n\n-nocase Makes the matching mode case-insensitive.\n\n-quiet Suppress error and warning messages if no nets match.\n\n-regex Views the patterns argument as real regular expressions rather than simple wildcard\npatterns.\n\npatterns Specifies the patterns used to match nets.\n\nDescription\nThis command gets dont touch nets matched with the specified patterns. By default, the patterns are\nmatched in wildcard mode, and it means all if no pattern is specified. While option -excat or -regex is\nspecified, the patterns are matched in fixed string and regular expression respectively, and it gets nothing\nif no pattern is specified.\n\nExamples\nThe following example gets dont touch nets matched n* and N* level-by-level relative to the current\ninstance:\n\n% get_dont_touch_nets -nocase -hierarchical n*\n\"nAOE_SSOE\", \"NAOE_SSOE_io\"\n      \n\nThe following example gets dont touch nets such as n2, n4 ...:\n\n% get_dont_touch_nets -regex {n[0-9]}\n\"n1\", \"n2\", \"n4\"\n      \n\nSee Also\nget_dont_touch_cells get_dont_touch_pins is_dont_touch restore_user_dont_touch\nsave_user_dont_touch set_dont_touch set_hier_path_dont_touch set_module_dont_touch\n\n103",
                "chunk_size": 369
            },
            {
                "doc_id": "_xtop_handbook_0083",
                "chunk_id": "_xtop_handbook_0083_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_dont_touch_pins --Get dont touch pins matched with the specified patterns.\n\nSynopsis\ncollection get_dont_touch_pins [-hierarchical] [-quiet] [ -regex | -exact ] [-nocase]\n[patterns]\n\nflag exact\n\nflag hierarchical\n\nflag nocase\n\nflag quiet\n\nflag regex\n\nstring_list patterns\n\nArguments\n-exact Uses fixed string, and disable wildcard match.\n\n-hierarchical Searches for pins level-by-level relative to the current instance.\n\n-nocase Makes the matching mode case-insensitive.\n\n-quiet Suppress error and warning messages if no pins match.\n\n-regex Views the patterns argument as real regular expressions rather than simple wildcard\npatterns.\n\npatterns Specifies the patterns used to match pins.\n\nDescription\nThis command gets dont touch pins matched with the specified patterns. By default, the patterns are\nmatched in wildcard mode, and it means all if no pattern is specified. While option -excat or -regex is\nspecified, the patterns are matched in fixed string and regular expression respectively, and it gets nothing\nif no pattern is specified.\n\nExamples\nThe following example gets dont touch pins matched U*/* and u*/* level-by-level relative to the current\ninstance:\n\n% get_dont_touch_pins -hierarchical -nocase u*/*\n\"core/srio/u_clk_mux_cell/I0\", \"core/u_clk_mux_cell/I1\"\n      \n\nThe following example gets dont touch pins such as U43/A1, U43/A2 and so on:\n\n% get_dont_touch_pins -regex {U[0-9]+/.*}\n\"U3/A1\", \"U43/A1\", \"U43/A2\"\n      \n\nSee Also\nget_dont_touch_cells get_dont_touch_nets is_dont_touch restore_user_dont_touch\nsave_user_dont_touch set_dont_touch set_hier_path_dont_touch set_module_dont_touch\n\n105",
                "chunk_size": 392
            },
            {
                "doc_id": "_xtop_handbook_0084",
                "chunk_id": "_xtop_handbook_0084_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_dropped_scenarios --Return string list of dropped scenarios.\n\nSynopsis\nstring_list get_dropped_scenarios\n\nDescription\nThis command return dropped scenarios, similar to report_dropped_scenarios.\n\nExamples\nThe following example get dropped scenario:\n\n% get_dropped_scenarios\ntest_fast test_slow\n      \n\nSee Also\nreport_dropped_scenarios\n\n106",
                "chunk_size": 77
            },
            {
                "doc_id": "_xtop_handbook_0085",
                "chunk_id": "_xtop_handbook_0085_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_fanout_violated_pins --Get fanout violated pins.\n\nSynopsis\ncollection get_fanout_violated_pins [-pin_type type]\n\nenum pin_type in \"all clock data\"\n\nArguments\n-pin_type type Specifies pin type, default is all.\n\nDescription\nThis command creates a collection of max fanout violated pins. Pin's max fanout constraint is defined by\nparameter 'max_fanout',if pin's fanout is larger than 'max_fanout', it will be returned.\n\nExamples\nThe following example gets max fanout violated pins:\n\n% get_fanout_violated_pins\n\"U1/Z\", \"U21/Z\"\n      \n\n107",
                "chunk_size": 144
            },
            {
                "doc_id": "_xtop_handbook_0086",
                "chunk_id": "_xtop_handbook_0086_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_highlighted_cells --Get highlighted cells on the layout and return as a collection.\n\nSynopsis\ncustomized get_highlighted_cells\n\nDescription\nThis command gets cells highlighted on layout. The cells will be mapped to STA cells in the top design.\nSo, some physical cells, like fillers will be filtered automatically. And if the layout shows a multiple\ninstantiated sub-design, cells will be mapped in all instances.\n\nExamples\nThe following example gets cells of highlighted on gui.\n\n% get_highlighted_cells\n\"U1/U3/rdff0\"\n      \n\n108",
                "chunk_size": 120
            },
            {
                "doc_id": "_xtop_handbook_0087",
                "chunk_id": "_xtop_handbook_0087_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_highlighted_nets --Get highlighted nets on the layout and return as a collection.\n\nSynopsis\ncustomized get_highlighted_nets\n\nDescription\nThis command gets nets highlighted on layout. The nets will be mapped to STA nets in the top design.\nAnd if the layout shows a multiple instantiated sub-design, nets will be mapped in all instances.\n\nExamples\nThe following example gets nets of highlighted on gui.\n\n% get_highlighted_nets\n\"U1/U3/B2/dnet1\", \"U1/U3/B3/dnet1\", \"U1/B1/dnet1\"\n      \n\n109",
                "chunk_size": 128
            },
            {
                "doc_id": "_xtop_handbook_0088",
                "chunk_id": "_xtop_handbook_0088_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_highlighted_pins --Get highlighted pins on the layout and return as a collection.\n\nSynopsis\ncustomized get_highlighted_pins\n\nDescription\nThis command gets pins highlighted on layout. The pins will be mapped to STA pins in the top design.\nSo, pins on physical only cells fillers will be filtered automatically. And if the layout shows a multiple\ninstantiated sub-design, pins will be mapped in all instances.\n\nExamples\nThe following example gets pins of highlighted on gui.\n\n% get_highlighted_pins\n\"U1/buf2/Z\", \"U1/buf3/I\", \"U1/rdff0/Q\"\n      \n\n110",
                "chunk_size": 135
            },
            {
                "doc_id": "_xtop_handbook_0089",
                "chunk_id": "_xtop_handbook_0089_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_hold_gba_violated_pins --Get hold GBA violated pins.\n\nSynopsis\ncollection get_hold_gba_violated_pins [-endpoint_only] [-exclude_path]\n\nflag endpoint_only\n\nflag exclude_path\n\nArguments\n-endpoint_only Only get endpoint pins.\n\n-exclude_path Get slack only from GBA data.\n\nDescription\nThis command create a collection of hold GBA violated pins.If a pin violated in one scenario, it will\nbe return. If specified endpoint only, it only return endpoint violated pin, by default, it will return all. If\nspecified excludePath, it will only get slack from GBA, by default, it will take path slack prior if any path\nthrough this pin.\n\nExamples\nThe following example gets hold gba violated pins:\n\n% get_hold_gba_violated_pins -excludePath \n      \n\n111",
                "chunk_size": 176
            },
            {
                "doc_id": "_xtop_handbook_0090",
                "chunk_id": "_xtop_handbook_0090_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_io_path_pins --Get pins on IO path of design.\n\nSynopsis\ncollection get_io_path_pins [ -hold | -setup ]\n\nflag hold\n\nflag setup\n\nArguments\n-hold Only pins of hold path included.\n\n-setup Only pins of setup path included.\n\nDescription\nThis command gets pins that are on IO path of design. Notice that if identify_io_path_pins is not called,\nthe returned pins are just the collection that dumped from third party STA tools which are read as timing\ndata.\n\nIf no argument specified, both hold and setup path are included. But if timing path is not read, there will\nbe no difference for the argument.\n\nExamples\nThe following example gets pins on IO path of design.\n\n% get_io_path_pins\n\"stack1_reg_1_/D\", \"stack1_reg_2_/D\", \"stack1_reg_2_/E\", ...\n      \n\nThe following example sets IO path pins as dont touch.\n\n% set_dont_touch [get_io_path_pins]\n      \n\nSee Also\nidentify_io_path_pins\n\n112",
                "chunk_size": 216
            },
            {
                "doc_id": "_xtop_handbook_0091",
                "chunk_id": "_xtop_handbook_0091_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_mode --Get modes of specified patterns.\n\nSynopsis\nstring_list get_mode -of_scenario scenario_name {[ -fixed_string | -regex ] patterns }\n\nflag fixed_string\n\nstring of_scenario\n\nflag regex\n\nstring_list patterns\n\nArguments\n-fixed_string Match pattern as fixed string.\n\n-of_scenario scenario_name Scenario to get mode.\n\n-regex Match pattern as regular expression.\n\npatterns Patterns to match modes.\n\nDescription\nThis command gets modes of specified patterns.\n\nExamples\nThe following examples get the mode of the design.\n\n% get_mode -of_scenario func_worst\nfunc\n% get_mode  -regex func.*\nfunc\n      \n\n113",
                "chunk_size": 130
            },
            {
                "doc_id": "_xtop_handbook_0092",
                "chunk_id": "_xtop_handbook_0092_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_no_annotated_data_nets --Return a collection of nets which no valid wire capacitance data.\n\nSynopsis\ncollection get_no_annotated_data_nets\n\nDescription\nThis command return top nets which no valid wire capacitance data in some scenarios. That means, those\nnets have not wire capacitance or wire capacitance are too small (less than 2e-6*Capacitance_Unit).\n\nYou can use report_annotated_timing_data -verbose -net xxx_net to check.\n\nExamples\n\n114",
                "chunk_size": 112
            },
            {
                "doc_id": "_xtop_handbook_0093",
                "chunk_id": "_xtop_handbook_0093_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_no_annotated_data_pins --Return a collection of pins which no annotated timing data.\n\nSynopsis\ncollection get_no_annotated_data_pins\n\nDescription\nThis command return leaf pins which no annotated timing data. That means, those pins not appear in any\nslack/timing/clock files.\n\nExamples\n\n115",
                "chunk_size": 69
            },
            {
                "doc_id": "_xtop_handbook_0094",
                "chunk_id": "_xtop_handbook_0094_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_path_groups --Return clock groups of the specified paths.\n\nSynopsis\nstring_list get_path_groups [[-regex] -filter patterns ] [paths]\n\nstring_list filter\n\nflag regex\n\ncollection paths\n\nArguments\n-filter patterns Patterns to filter the groups by name.\n\n-regex Match the filter in regular expression format.\n\npaths Paths to get clock groups.\n\nDescription\nThis command returns clock groups of the specified paths. If paths are not specified, clock groups of all\npaths will be returned.\n\nOnce filters are specified, the clock groups that do not exactly match any of the specified filters will\nbe ignored. If the option -regex is specified, the names will be matched with regular expression syntax,\notherwise, wildcard is used as default.\n\nExamples\n\n116",
                "chunk_size": 155
            },
            {
                "doc_id": "_xtop_handbook_0095",
                "chunk_id": "_xtop_handbook_0095_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_paths --Create a collection of paths.\n\nSynopsis\ncollection get_paths [-quiet] [-completely_conflict] [-path_names names] [ -within\nwithin_module | -across across_module ] [-from_hierarchy from_hierarchy_name] [-\nto_hierarchy to_hierarchy_name] [-delay_type dtype] [-path_type ptype] [-lower_bound\nlower_bound] [-upper_bound upper_bound] [-scenario scenario] [-group group] [-\nthrough_points through] [-start_points start] [-end_points end] [-filter expression]\n\nstring across\n\nflag completely_conflict\n\nenum delay_type in \"all min max\"\n\nstring_list end_points\n\nstring filter\n\nstring from_hierarchy\n\nstring_list group\n\nfloat lower_bound\n\nstring_list path_names\n\nenum_list path_type in \"r2r in2r r2out in2out clock_gating async\"\n\nflag quiet\n\nstring_list scenario\n\nstring_list start_points\n\nstring_list through_points\n\nstring to_hierarchy\n\nfloat upper_bound\n\nstring within\n\nArguments\n-across across_module Specify the module name that path across.\n\n-completely_conflict Searches for paths that which is completely conflict.\n\n-delay_type dtype Specifies delay type of path, default is All.\n\n-end_points end Specifies end point or cell patterns.\n\n-filter expression Filter every object with the specified expression.\n\n-from_hierarchy Specify the hierarchy name that path starts from.\nfrom_hierarchy_name\n\n-group group Specifies path group.\n\n-lower_bound lower_bound Specifies path slack lower bound with unit ns, default is -1.0e6.\n\n-path_names names Specify the path name or id list.\n\n-path_type ptype Specifies the path type, it will return all types by default.\n The types are\n- **Reg2Reg**: A path from one register's output to another register's input, typically describing sequential logic between two flip-flops.\n- **Reg2Out**: A path from a register to an output pin, representing the logic that drives an output from a registered value.\n- **In2Reg**: A path from an input pin to a register's input, describing the flow of data from the external world to a register.\n- **In2Out**: A path from an input pin to an output pin, representing combinational logic directly connecting inputs to outputs without going through a register.\n- **Clock Gating**: A path involving control signals that selectively enable or disable the clock to certain registers, optimizing power consumption by preventing unnecessary clock activity.\n- **Async**: A path involving asynchronous signals or crossings, where timing may not be governed by the main clock domain and can involve metastability or timing challenges.\n\n-quiet Keep quiet, do not report message for those wrong names while\nfind path by names.\n\n-scenario scenario Specifies path scenarios.\n\n-start_points start Specifies start point or cell patterns.\n\n-through_points through Specifies through point or cell patterns.\n\n-to_hierarchy to_hierarchy_name Specify the hierarchy name that paths ends.\n\n-upper_bound upper_bound Specifies path slack upper bound with unit ns, default is 1.0e6.\n\n-within within_module Specify the module name that path within.\n\nDescription\nThis command creates a collection of paths.\n\nExamples\nThe following example gets the paths with endpoint status_reg_0_/D, delay_type includes max and min,\nand scenario is func_slow.\n\n% get_paths -end_points status_reg_0_/D  -delay_type all \\\n            -scenario func_slow\n\"Path_59\", \"Path_71\", \"Path_75\", \"Path_83\" ...\n      \n\nThe following example is used to skip points those slacks are smaller than the lower bound threshold value.\n\n% get_paths -end_points status_reg_0_/D -delay_type min \\\n            -scenario func_fast -lower_bound -0.2\n\"Path_45\"(0.0097), \"Path_58\"(-0.1271), \"Path_62\"(0.0405) ...\n      \n\nThe following example is used to skip points whose slacks are larger than the upper bound threshold value.\n\n% get_paths -end_points status_reg_0_/D -delay_type max \\\n            -scenario func_fast -upper_bound 0.005\n\"Path_71\"(0.0012), \"Path_78\"(0.0008), \"Path_90\"(-0.0074) ...\n      \n\nThe following example shows how to get paths with clock uncertainty which is more than -3.0.\n\n% get_paths -filter \"clock_uncertainty > -3.0\"\n\"Path_14220\", \"Path_14231\", \"Path_14242\"",
                "chunk_size": 769
            },
            {
                "doc_id": "_xtop_handbook_0098",
                "chunk_id": "_xtop_handbook_0098_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_ref_cells --Get reference cell names for the given name patterns.\n\nSynopsis\nget_ref_cells cell_name\n\nstring_list cell_name\n\nArguments\ncell_name Specifies the pattern list to match the cell.\n\nDescription\nThis command get all reference cell names which match the given name patterns.\n\nExamples\nThe following example shows all library cells that match the specified pattern list.\n\n% get_ref_cells IOA21*\nIOA21X4T IOA21X0T IOA21X4THVT IOA21X2T IOA21X2THVT IOA21X1T\n      \n\n120",
                "chunk_size": 134
            },
            {
                "doc_id": "_xtop_handbook_0099",
                "chunk_id": "_xtop_handbook_0099_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_reference_corner --Get the reference corner.\n\nSynopsis\nstring get_reference_corner\n\nDescription\nThis command get the reference corner.\n\nExamples\nThe following example gets the reference corner of the design.\n\n% get_reference_corner\nworst\n      \n\nSee Also\ncreate_corner remove_corner set_reference_corner\n\n121",
                "chunk_size": 65
            },
            {
                "doc_id": "_xtop_handbook_0100",
                "chunk_id": "_xtop_handbook_0100_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_reference_mode --Get the reference mode.\n\nSynopsis\nstring get_reference_mode\n\nDescription\nThis command get the reference mode.\n\nExamples\nThe following example gets the reference mode of the design.\n\n % get_reference_mode\n func\n      \n\nSee Also\ncreate_mode remove_mode set_reference_mode\n\n122",
                "chunk_size": 64
            },
            {
                "doc_id": "_xtop_handbook_0101",
                "chunk_id": "_xtop_handbook_0101_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_reference_scenario --Get the reference scenario.\n\nSynopsis\nstring get_reference_scenario\n\nDescription\nThis command get the reference scenario.\n\nExamples\nThe following example gets the reference scenario of the design.\n\n% get_reference_scenario\nfunc_slow\n      \n\nSee Also\ncreate_scenario remove_scenario set_reference_scenario\n\n123",
                "chunk_size": 65
            },
            {
                "doc_id": "_xtop_handbook_0102",
                "chunk_id": "_xtop_handbook_0102_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_scenario --Get scenarios of specified patterns.\n\nSynopsis\nstring_list get_scenario [-of_corner corner_name] [-of_mode mode_name] [ -\nfixed_string | -regex ] { patterns | -by_id scenario_id }\n\nint by_id\n\nflag fixed_string\n\nstring of_corner\n\nstring of_mode\n\nflag regex\n\nstring_list patterns\n\nArguments\n-by_id scenario_id Get scenario through its id.\n\n-fixed_string Match pattern as fixed string.\n\n-of_corner corner_name Only get scenarios that belong to specified corner.\n\n-of_mode mode_name Only get scenarios that belong to specified mode.\n\n-regex Match pattern as regular expression.\n\npatterns Patterns to match scenarios.\n\nDescription\nThis command gets scenarios of specified patterns.\n\nExamples\nThe following examples get the scenario of the design.\n\n% get_scenario -of_corner worst -of_mode func func_worst\nfunc_worst\n% get_scenario -of_mode func *\nfunc_best func_worst\n% get_scenario *\nfunc_best func_worst test_best test_worst\n% get_scenario -by_id 1\nfunc_worst\n      \n\n124",
                "chunk_size": 218
            },
            {
                "doc_id": "_xtop_handbook_0103",
                "chunk_id": "_xtop_handbook_0103_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_selected_cells --Get selected cells on the layout and return as a collection.\n\nSynopsis\ncustomized get_selected_cells\n\nDescription\nThis command gets cells selected on layout. The cells will be mapped to STA cells in the top design.\nSo, some physical cells, like fillers will be filtered automatically. And if the layout shows a multiple\ninstantiated sub-design, cells will be mapped in all instances.\n\nExamples\nThe following example gets cells of selected on gui.\n\n% get_selected_cells\n\"U1/U3/B2/rdff0\", \"U1/U3/B3/rdff0\", \"U1/B1/rdff0\"\n      \n\n125",
                "chunk_size": 141
            },
            {
                "doc_id": "_xtop_handbook_0104",
                "chunk_id": "_xtop_handbook_0104_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_selected_nets --Get selected nets on the layout and return as a collection.\n\nSynopsis\ncustomized get_selected_nets\n\nDescription\nThis command gets nets selected on layout. The nets will be mapped to STA nets in the top design. And\nif the layout shows a multiple instantiated sub-design, nets will be mapped in all instances.\n\nExamples\nThe following example gets nets of selected on gui.\n\n% get_selected_nets\n\"U1/U3/dnet7\"\n      \n\n126",
                "chunk_size": 104
            },
            {
                "doc_id": "_xtop_handbook_0105",
                "chunk_id": "_xtop_handbook_0105_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_selected_pins --Get selected pins on the layout and return as a collection.\n\nSynopsis\ncustomized get_selected_pins\n\nDescription\nThis command gets pins selected on layout. The pins will be mapped to STA pins in the top design. So,\npins on physical only cells will be filtered automatically. And if the layout shows a multiple instantiated\nsub-design, pins will be mapped in all instances.\n\nExamples\nThe following example gets pins of selected on gui.\n\n% get_selected_pins\n\"U1/U2/buf7/I\", \"U1/U2/buf6/Z\", \"U1/U2/buf7/Z\"\n      \n\n127",
                "chunk_size": 134
            },
            {
                "doc_id": "_xtop_handbook_0106",
                "chunk_id": "_xtop_handbook_0106_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_setup_gba_violated_pins --Get setup GBA violated pins.\n\nSynopsis\ncollection get_setup_gba_violated_pins [-endpoint_only] [-exclude_path]\n\nflag endpoint_only\n\nflag exclude_path\n\nArguments\n-endpoint_only Only get endpoint pins.\n\n-exclude_path Get slack only from GBA data.\n\nDescription\nThis command create a collection of setup GBA violated pins.If a pin violated in one scenario, it will\nbe return. If specified endpoint only, it only return endpoint violated pin, by default, it will return all. If\nspecified excludePath, it will only get slack from GBA, by default, it will take path slack prior if any path\nthrough this pin.\n\nExamples\nThe following example gets setup gba violated pins:\n\n% get_setup_gba_violated_pins -excludePath \n      \n\n128",
                "chunk_size": 176
            },
            {
                "doc_id": "_xtop_handbook_0107",
                "chunk_id": "_xtop_handbook_0107_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_si_violated_pins --Get si violated pins.\n\nSynopsis\ncollection get_si_violated_pins [-pin_type type]\n\nenum pin_type in \"all clock data\"\n\nArguments\n-pin_type type Specifies the pin type, data or clock, default is all.\n\nDescription\nThis command returns a collection of pins which si is larger than constraint. The constraint value is\nspecified by the parameter max_si. Only driver pins will be returned.\n\nExamples\nThe following example gets data path si violations.\n\n% get_si_violated_pins -pin_type data \n\"alu/U136/ZN\", \"alu/U141/ZN\", \"alu/U142/ZN\", \"alu/U143/ZN\",...\n      \n\n129",
                "chunk_size": 156
            },
            {
                "doc_id": "_xtop_handbook_0108",
                "chunk_id": "_xtop_handbook_0108_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_specific_lib_cells --Get specific library cells for specified design.\n\nSynopsis\nstring_list get_specific_lib_cells [-design design_name] [-hier_path\nhier_path_name]\n\nstring design\n\nstring hier_path\n\nArguments\n-design design_name Design to get specific lib cells.\n\n-hier_path hier_path_name Hierarchy path name of design.\n\nDescription\nThis command get all specific lib cells for specified design, and return as a list of string. If no design is\nspecified, it means the top design. It will only return the exact cells that is set by set_specific_lib_cells,\nwhich means no expansion for hierarchy path if -hier_path given.\n\nExamples\nThe following example shows the get_specific_lib_cells output.\n\n% set_specific_lib_cells -design cpu -recursive BUFFX4T\n% get_specific_lib_cells -design regs\nBUFFX4T\n      \n\nSee Also\nset_specific_lib_cells report_specific_lib_cells purge_specific_lib_cells\n\n130",
                "chunk_size": 198
            },
            {
                "doc_id": "_xtop_handbook_0109",
                "chunk_id": "_xtop_handbook_0109_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_tech_group --Get technology group of specified design.\n\nSynopsis\nstring get_tech_group -design design_name\n\nstring design\n\nArguments\n-design design_name Design to get technology group.\n\nDescription\nThis command gets technology group of the specified design. If no technology group has been defined or\nset, a string \"default\" will be returned.\n\nExamples\nSee Also\n\nset_tech_group\n\n131",
                "chunk_size": 87
            },
            {
                "doc_id": "_xtop_handbook_0110",
                "chunk_id": "_xtop_handbook_0110_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_tmlib_cell_property --Get property of certain tmlib cell on specified corner.\n\nSynopsis\nget_tmlib_cell_property -corner corner_name cell [property]\n\nstring corner\n\nstring cell\n\nenum property in \"delay transition internal_power leakage_power area capacitance\"\n\nArguments\n-corner corner_name Indicates the corner to find cell.\n\ncell Indicates the cell name.\n\nproperty Indicates the property to get.\n\nDescription\nThis command gets the property of certain tmlib cell on specified corner. The cell name specified is\nmatched using fixing string and is case sensitive. The supported properties are:\n\n--delay\n\n--transition\n\n--internal_power\n\n--leakage_power\n\n--area\n\n--capacitance\n\nFor different properties, the raw data is defined on different levels, such as cell level, pin level, arc level\n(timing/internal_group with related_pin attribute). About the detailed calculation,\n\n--delay/transition/internal_power :\n\nplease refer to tmlib_cell_evaluation_principle,tmlib_arc_evaluation_principle,\ntmlib_edge_evaluation_principle,tmlib_table_sample_method.\n\n--leakage_power : please refer to tmlib_cell_evaluation_principle.\n\n--area : a fixed floating number on cell level.\n\n--capacitance : capacitance defined on input/inout pins are taken into evaluation based on\ntmlib_cell_evaluation_principle. For sequential cells, scan/preset/clear pins are ignored. For clock\ngating cells, clock gating enable/test pins are ignored.\n\nExamples\n\n% get_tmlib_cell_property -corner ca cell_a delay\n      \n\nSee Also\ntmlib_cell_evaluation_principle tmlib_arc_evaluation_principle\ntmlib_edge_evaluation_principle tmlib_table_sample_method\n\n133",
                "chunk_size": 356
            },
            {
                "doc_id": "_xtop_handbook_0111",
                "chunk_id": "_xtop_handbook_0111_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_tmlib_cell_property_formula --Get tmlib cell property formula.\n\nSynopsis\nget_tmlib_cell_property_formula\n\nDescription\nThis command returns the tmlib cell property formula.\n\nExamples\nSee Also\n\nset_tmlib_cell_property_formula\n\n134",
                "chunk_size": 59
            },
            {
                "doc_id": "_xtop_handbook_0112",
                "chunk_id": "_xtop_handbook_0112_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_tmlib_score_formula --Get tmlib score formula.\n\nSynopsis\nget_tmlib_score_formula\n\nDescription\nThis command returns the tmlib score formula.\n\nExamples\nSee Also\n\nset_tmlib_score_formula\n\n135",
                "chunk_size": 54
            },
            {
                "doc_id": "_xtop_handbook_0113",
                "chunk_id": "_xtop_handbook_0113_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_transition_violated_pins --Get transition violated pins.\n\nSynopsis\ncollection get_transition_violated_pins [-pin_type type]\n\nenum pin_type in \"all clock data\"\n\nArguments\n-pin_type type Specifies pin type, default is all.\n\nDescription\nThis command creates a collection of transition violated pins.it will search all scenario in current\nworkspace. if a pin's transition is violated in more than one scenarios, it will return the worst violated value.\n\nExamples\nThe following example gets transition violated pins:\n\n% get_transition_violated_pins\n\"U377/B1\", \"U368/A2\", \"U200/A3\", \"U341/ZN\", ...\n      \n\n136",
                "chunk_size": 149
            },
            {
                "doc_id": "_xtop_handbook_0114",
                "chunk_id": "_xtop_handbook_0114_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_wire_length_violated_pins --Get violated driver pins which connected net's length is longer than\nconstraint.\n\nSynopsis\ncollection get_wire_length_violated_pins [-pin_type type]\n\nenum pin_type in \"all clock data\"\n\nArguments\n-pin_type type Specifies pin type, default is all.\n\nDescription\nThis command returns a collection of pins which connected net's wire length is longer than constraint.\nThe constraint value is specified by parameter 'max_wire_length'. It will return the driver pin of net if the\nnet is violated.\n\nExamples\nThe following example gets max wire length violated pins on data path:\n\n% get_wire_length_violated_pins -pin_type data\n\"U213/ZN\", \"U214/ZN\", \"U260/ZN\"\n      \n\n137",
                "chunk_size": 167
            },
            {
                "doc_id": "_xtop_handbook_0115",
                "chunk_id": "_xtop_handbook_0115_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nhighlight_objects --Highlight the objects in the specified collection in layout.\n\nSynopsis\nhighlight_objects [-auto_zoom] [-append] collection\n\nflag append\n\nflag auto_zoom\n\ncollection collection\n\nArguments\n-append Highlight in append mode, do not clear the already highlighted objects.\n\n-auto_zoom Zoom to all highlighted objects automatically.\n\ncollection Collection of objects to highlight.\n\nDescription\nThis command highlights the objects in the specified collection in layout. It only accepts STA objects that\ncan get with commands like: get_cells, get_nets, and so on. For those physical only cells, it needs\nto search and highlight on GUI.\n\nIf the GUI is not on, it does nothing.\n\nExamples\nThe following example highlights the pins matched */*/A2 and auto zoom to them:\n\n% highlight_objects [get_pins */*/A2] -auto_zoom\n      \n\nThe following example highlights the cells matched *io* without clearing the already highlighted objects:\n\n% highlight_objects [get_cells *io*] -append\n      \n\n138",
                "chunk_size": 206
            },
            {
                "doc_id": "_xtop_handbook_0116",
                "chunk_id": "_xtop_handbook_0116_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nidentify_io_path_pins --Identify pins that belong to IO path of design in XTop.\n\nSynopsis\nidentify_io_path_pins [-include_common_path]\n\nflag include_common_path\n\nArguments\n-include_common_path Include pins which have both r2r and io path.\n\nDescription\nThis command automatically identify pins of IO path by XTop. It will clear all previously marked pins\nthat are read from ilm files. It is suggested to include timing path report in XTop to get a better result.\n\nFor some pins, have both r2r and io path passing through, -include_common_path could be used to include\nthese pins as IO path pin.\n\nExamples\nThe following example shows a common usage of this command by setting IO path pins as dont touch.\n\n% identify_io_path_pins\n% set_dont_touch [get_io_path_pins]\n      \n\nSee Also\nget_io_path_pins\n\n139",
                "chunk_size": 186
            },
            {
                "doc_id": "_xtop_handbook_0117",
                "chunk_id": "_xtop_handbook_0117_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nimport_designs --Import the contents of verilog and DEF files into defined designs.\n\nSynopsis\nimport_designs\n\nDescription\nThis command imports the contents of verilog and DEF files into the defined designs. Designs will be\nsaved automatically saved.\n\nOnce fatal error encountered, the file will be marked as failed and all its contents are ignored. At the end\nof this command, it will print a brief summary of how many designs have been failed to build. The detail\nparse log can be reviewed on GUI or with command report_design_file_status. Even though there is\nno failed file, it is also recommended to review all the warnings and nonfatal errors with this command\nto detect the issues as early as possible.\n\nExamples\nThe following examples show how a 2-level hierarchical design imports:\n\n% define_designs \\\n    -verilogs \"/home/user/date/sub1.v /home/user/date/top.v\" \\\n    -def \"/home/user/date/sub1.def /home/user/date/top.def\"\n% import_designs\nSetup importing tasks...done.\nBegin to import 2/2 designs.\nImport design 'sub1'...\nImport design 'top'...\nSucceeded to import design 'sub1'.\nSucceeded to import design 'top'.\nOpen all designs...done.\nResolve design links...done.\nInitialize region query...done.\n      \n\nSee Also\ndefine_designs report_design_file_status\n\n140",
                "chunk_size": 289
            },
            {
                "doc_id": "_xtop_handbook_0118",
                "chunk_id": "_xtop_handbook_0118_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nimport_power_domain --Import power domain configuration from UPF and region file.\n\nSynopsis\nimport_power_domain [-design design_name] [ -upf_file file_name | -cpf_file\ncpf_file_name ] [-region_file file_name]\n\nstring cpf_file\n\nstring design\n\nstring region_file\n\nstring upf_file\n\nArguments\n-cpf_file cpf_file_name Specifies the CPF file name.\n\n-design design_name Design to import UPF and region file.\n\n-region_file file_name File that define map between power domain and physical region.\n\n-upf_file file_name Specifies the UPF file name.\n\nDescription\nThis command imports power domain configuration from UPF or region file.\n\nUPF command \"create_power_domain domain_name -elements element_list -exclude_elements\nexclude_list\" is supported to describe which power domain the instance belongs to. Tool will take it into\nconsideration while performing the timing optimization.\n\nIt is recommended to put this command before read_timing_data.\n\nExamples\nThe following example shows how to import the UPF and region file.\n\n% import_power_domain -design TOP \\\n    -upf_file {/home/user/design/data/test.upf} \\\n    -region_file {/home/user/design/data/top.pd}\n      \n\nUser is allowed to only import region file when there is no UPF file. However, an UPF file is highly\nrecommended.\n\n% import_power_domain -design TOP \\\n                      -region_file {/home/user/design/data/top.pd}\n\nSee Also\npurge_power_domain report_power_domain\n\n142",
                "chunk_size": 311
            },
            {
                "doc_id": "_xtop_handbook_0119",
                "chunk_id": "_xtop_handbook_0119_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nis_dont_touch --Return if the specified cell, net, pin or library cell is dont touch.\n\nSynopsis\nbool is_dont_touch object\n\ncollection object\n\nArguments\nobject A collection of one cell, net, or pin.\n\nDescription\nThis command returns if the specified cell, net, pin or library cell is dont touch. Generally, the dont touch\nattribute is set by user with commands. This command will also return true if this object is set in dont\ntouch file while parameter honor_annotated_dont_touch is set to true.\n\nFor cell, while its library cell is set as dont touch, this command will return true even if it is not set as dont\ntouch. For library cells, the library name is ignored since the design might have more than one corners.\n\nFor net, it uses the same rule as set_dont_touch. The logical net segment will be mapped to top level\nfirst before querying the dont touch attribute.\n\nExamples\nThe following example returns if net n73 is dont touch:\n\n% is_dont_touch [get_nets n73]\n1\n      \n\nSee Also\nset_dont_touch set_module_dont_touch set_hier_path_dont_touch save_user_dont_touch\nrestore_user_dont_touch get_dont_touch_cells get_dont_touch_nets get_dont_touch_pins\n\n143",
                "chunk_size": 277
            },
            {
                "doc_id": "_xtop_handbook_0120",
                "chunk_id": "_xtop_handbook_0120_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nlink_reference_library --Link reference library files.\n\nSynopsis\nlink_reference_library [-force] [-format type_name] [-tech_group grp_name] files\n\nflag force\n\nenum format in \"lef timing oa\"\n\nstring tech_group\n\nstring_list files\n\nArguments\n-force Force to load while the format changed or designs imported.\n\n-format type_name Indicates the format of the specified file.\n\n-tech_group grp_name A marker for reference library of different technology.\n\nfiles Files to link.\n\nDescription\nThis command links files to build reference library. The files can be LEF and OpenAccess library\ndefinition. And for logical only workspace, timing libraries can also be used. For LEF files, it is\nrecommended to put the technology LEF file in front of list though this command can identify it\nautomatically.\n\nBuilding reference library is the first step to build the whole design. Once any design data has been\nimported, option -force must be specified to modify the reference library, and all design data will be purged.\n\nGenerally, for hierarchical designs, all of the designs reference the same library and technology. For\nmodern designs, a top design may consist of parts with different reference libraries and technologies. And\nIt needs to define an independent group for each technology by specifying a unique name. The name\n\"default\" is reserved for the default technology group. If no technology group is specified, the files will\nbe linked into the default group.\n\nOnce fatal error encountered, the file will be marked as failed and all its contents are ignored. At the end\nof this command, it will print a brief summary of how many files have been failed to load. The detail parse\nlog can be reviewed on GUI or with command report_reference_library_file_status. Even though there\nis no failed file, it is also recommended to review all the warnings and nonfatal errors with this command\nto detect the issues as early as possible.\n\nExamples\nThe following examples show how to link the reference library with different options. It is recommended\nthat LEF files are linked as reference library.\n\n% link_reference_library -format lef /home/user/data/fast.lef\n\nThe following example shows how to link multiple reference libraries using technology groups.\n\n% link_reference_library -format lef  -tech_group t40_lef  $t40_lef_files\n% link_reference_library -format lef  -tech_group t65_lef  $t65_lef_files\n% define_designs -verilogs $top_verilog_files -defs $top_def_files\n% set_tech_group -design cpu  t40_lef\n% set_tech_group -design regs t65_lef\n% import_designs\n      \n\nTiming library or LEF can be linked as reference library when the workspace is logical only, but only LEF\nis accepted if workspace is not logical only.\n\n% create_workspace work -logic_only\n% link_reference_library -format timing /home/user/data/fast.lib\n% link_reference_library -format lef /home/user/data/slow.lef\n      \n\nThe following example shows if timing files already linked, how to use -force option to load another\nformat file.\n\n% link_reference_library -format timing /home/user/data/fast.lib\n% link_reference_library -force -format lef /home/user/data/tech.lef\n      \n\nSee Also\nunlink_reference_library report_reference_library_file_status set_tech_group",
                "chunk_size": 700
            },
            {
                "doc_id": "_xtop_handbook_0121",
                "chunk_id": "_xtop_handbook_0121_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nlink_timing_library --Link timing library files.\n\nSynopsis\nlink_timing_library -corner corner_name [-search_type mode_name] files\n\nstring corner\n\nenum search_type in \"min max min_max\"\n\nstring_list files\n\nArguments\n-corner corner_name Corner to link.\n\n-search_type mode_name Search type: min, max, or min_max, default is min_max.\n\nfiles Files to link.\n\nDescription\nThis command links timing library files to the specified corner. By default, the library is used for both min\nand max analysis in this corner. However, for compatibility, this command provides search_type option\nto link a library file only for min or max. Please make sure to link both min and max type for one corner,\notherwise there will be error during read_timing_data.\n\nOnce fatal error encountered, the file will be marked as failed and all its contents are ignored. At the end\nof this command, it will print a brief summary of how many files have been failed to load. The detail parse\nlog can be reviewed on GUI or with command report_timing_library_file_status. Even though there is\nno failed file, it is also recommended to review all the warnings and nonfatal errors with this command\nto detect the issues as early as possible.\n\nExamples\nThe following example links timing library files for the specified corner.\n\n% create_corner slow\n% link_timing_library -corner {slow} \\\n    -search_type min_max {./idb/tutorialwc.idb ./idb/sram.idb}\n      \nSee Also\nunlink_timing_library report_timing_library_file_status\n\n146",
                "chunk_size": 323
            },
            {
                "doc_id": "_xtop_handbook_0122",
                "chunk_id": "_xtop_handbook_0122_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nopen_workspace --Open an existing workspace.\n\nSynopsis\nopen_workspace workspace_path\n\nstring workspace_path\n\nArguments\nworkspace_path Path to the existing workspace.\n\nDescription\nThis command opens an existing workspace. Once a workspace is open, it is locked by current process,\nand cannot be opened by any other process again.\n\nIf the process is abnormally terminated in some special situations, the workspace cannot be correctly\nunlocked, and it will report error while trying to open it again. For this situation, it needs to remove the\nhidden lock file \".lock\" just under the workspace directory manually.\n\nExamples\nThis example opens a XTop workspace in a directory named \"tutorial\".\n\n% open_workspace /home/user/tutorial\n      \n\nSee Also\ncreate_workspace close_workspace\n\n147",
                "chunk_size": 157
            },
            {
                "doc_id": "_xtop_handbook_0123",
                "chunk_id": "_xtop_handbook_0123_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\npurge_power_domain --Purge power domain of specified design.\n\nSynopsis\npurge_power_domain [-design name_patterns]\n\nstring_list design\n\nArguments\n-design name_patterns Name patterns to match designs.\n\nDescription\nThis command purges the power domain of specified design. If the design is not specified, it purges all\nthe imported power domains.\n\nExamples\nThe following example shows how to purge power domain information.\n\n% purge_power_domain -design TOP\n      \n\nSee Also\nimport_power_domain report_power_domain\n\n148",
                "chunk_size": 108
            },
            {
                "doc_id": "_xtop_handbook_0124",
                "chunk_id": "_xtop_handbook_0124_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\npurge_specific_lib_cells --Purge all specific library cells.\n\nSynopsis\npurge_specific_lib_cells\n\nDescription\nThis command purges all specific library cells.\n\nExamples\nThe following example shows how to purge the specific lib cells.\n\n% purge_specific_lib_cells\n      \n\nSee Also\nset_specific_lib_cells get_specific_lib_cells report_specific_lib_cells\n\n149",
                "chunk_size": 76
            },
            {
                "doc_id": "_xtop_handbook_0125",
                "chunk_id": "_xtop_handbook_0125_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\npurge_timing_paths --Purge all timing paths.\n\nSynopsis\npurge_timing_paths\n\nDescription\nThis command purge all timing paths.\n\nExamples\nThe following example uses to delete all the timing paths.\n\n% purge_timing_paths\n      \n\n150",
                "chunk_size": 53
            },
            {
                "doc_id": "_xtop_handbook_0126",
                "chunk_id": "_xtop_handbook_0126_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\npurge_tmlib_trend_result --Purge tmlib trend result from workspace.\n\nSynopsis\npurge_tmlib_trend_result\n\nDescription\nThis command purges tmlib trend analyze result from current workspace.\n\nExamples\n\n       % purge_tmlib_trend_result\n       \n\nSee Also\nanalyze_tmlib_trend\n\n151",
                "chunk_size": 76
            },
            {
                "doc_id": "_xtop_handbook_0127",
                "chunk_id": "_xtop_handbook_0127_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nread_timing_data --Read timing data.\n\nSynopsis\nread_timing_data -data_dir path [-ignore_timing_report] [-memory_saving_mode] [-\nignore_data_for_sdf]\n\nstring data_dir\n\nflag ignore_data_for_sdf\n\nflag ignore_timing_report\n\nflag memory_saving_mode\n\nArguments\n-data_dir path The directory contains the timing data.\n\n-ignore_data_for_sdf Skip read all other data except global slack for write incremental sdf\nflow.\n\n-ignore_timing_report Dont read timing report files.\n\n-memory_saving_mode Discard unused data when read TurboMode data.\n\nDescription\nThis command read timing data from files. The files are generated with the corresponding scripts from\nSTA tools with a pre-defined naming format. This command will match files for each scenario in the\nspecified directory. If all the obligated files are available, it will read in all the timing data. Otherwise,\nit will report error.\n\nWhen turn on memory_saving_mode and given TurboMode data, tool will discard data for unused pins.\nNot recommend to adjust path slack or append other scenario's timing_report in this mode. Because\nclock_pin info and timing data are lost for many pins.\n\nExamples\nThe following example shows how to read timing data into XTop.\n\n% read_timing_data -data_dir \"/home/user/sta_data\"\n      \n\n152",
                "chunk_size": 269
            },
            {
                "doc_id": "_xtop_handbook_0128",
                "chunk_id": "_xtop_handbook_0128_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nread_timing_report --Read timing report.\n\nSynopsis\nread_timing_report [-pretend] [-scenario scenario] timing_reports\n\nflag pretend\n\nstring scenario\n\nstring_list timing_reports\n\nArguments\n-pretend Not really read the file, but put in file cache.\n\n-scenario scenario Specified the scenario to import timing reports.\n\ntiming_reports Specified timing reports to read.\n\nDescription\nThis command reads timing report for specified scenario. -scenario must be specified unless there's only\none scenario.\n\nIn order to support reading timing reports of multiple scenarios in parallel, option -pretend is added. While\nthis option is specified it just record down the information of file. Once a command without this option\nis applied, all the files will be read in parallel.\n\nExamples\nThe following example show how to use read_timing_report to manually add timing report file.\n\n% read_timing_report -scenario fast_worst \\\n    /home/sta_data/cpu_data_timing_rpt.txt\nscenario: fast_worst\n  timing_rpt  ok\n/home/user/sta_data/cpu_data_timing_rpt.txt\n      \n\nThe following example show how to use -pretend option to read timing reports of multiple scenarios in\nparallel. Only the last command will really read those timing reports.\n\n%read_timing_report -pretend -scenario test_slow {1.rpt.gz  2.rpt.gz}\n%read_timing_report -pretend -scenario func_slow {3.rpt.gz}\n%read_timing_report          -scenario func_slow {4.rpt.gz}\n\n      \n\nSee Also\npurge_timing_paths\n\n153",
                "chunk_size": 323
            },
            {
                "doc_id": "_xtop_handbook_0129",
                "chunk_id": "_xtop_handbook_0129_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreduce_scenario --Reduce scenario after analyzing.\n\nSynopsis\nreduce_scenario list\n\nstring_list list\n\nArguments\nlist Scenario list to reduce.\n\nDescription\nThis command can be called with the result from analyze_scenario_reduction or user specified\nscenarios. It will delete the scenarios in list, and once they are dropped, they can not be found back unless\ncreate them and rebuild timing graph. report_dropped_scenarios and get_dropped_scenarios are two\ncommands for the reduction result.\n\nThe command must be called before read_timing_data and after build_timing_graph.\n\nExamples\nThe following example reduce scenarios.\n\n% set sces [analyze_scenario_reduction -hold_top_n 2 -data_dir timing_data_dir]\n2 of total 4 scenarios have been selected.\n% reduce_scenario $sces\n2 scenarios are dropped.\n      \n\nSee Also\nanalyze_scenario_reduction report_dropped_scenarios\n\n154",
                "chunk_size": 182
            },
            {
                "doc_id": "_xtop_handbook_0130",
                "chunk_id": "_xtop_handbook_0130_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nremove_corner --Remove corner.\n\nSynopsis\nremove_corner [ -fixed_string | -regex ] corner_list\n\nflag fixed_string\n\nflag regex\n\nstring_list corner_list\n\nArguments\n-fixed_string Match pattern as fixed string.\n\n-regex Match pattern as regular expression.\n\ncorner_list List of corners to be removed.\n\nDescription\nThis command removes corner.\n\nExamples\nThe following example removes the corners defined by create_corner.\n\n% remove_corner slow\n      \n\n155",
                "chunk_size": 93
            },
            {
                "doc_id": "_xtop_handbook_0131",
                "chunk_id": "_xtop_handbook_0131_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nremove_design_definition --Remove the specified design definitions.\n\nSynopsis\nremove_design_definition [ -fixed_string | -regex ] design_list\n\nflag fixed_string\n\nflag regex\n\nstring_list design_list\n\nArguments\n-fixed_string Match pattern as fixed string.\n\n-regex Match pattern as regular expression.\n\ndesign_list List of designs to be removed.\n\nDescription\nThis command removes the specified definitions.\n\nExamples\nThe following examples show how to use -fixed_string option and -regex option to remove design\ndefinition:\n\n% remove_design_definition -fixed_string cpu\n% remove_design_definition -regex sub_\\[0-9]\n      \n\nSee Also\ncreate_design_definition\n\n156",
                "chunk_size": 134
            },
            {
                "doc_id": "_xtop_handbook_0132",
                "chunk_id": "_xtop_handbook_0132_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nremove_mode --Remove mode.\n\nSynopsis\nremove_mode [ -fixed_string | -regex ] mode_list\n\nflag fixed_string\n\nflag regex\n\nstring_list mode_list\n\nArguments\n-fixed_string Match pattern as fixed string.\n\n-regex Match pattern as regular expression.\n\nmode_list List of modes to be removed.\n\nDescription\nThis command removes mode.\n\nExamples\nThe following example removes the modes defined by create_mode.\n\n% create_mode func\n% create_mode test\n% remove_mode func\n% report_mode *\n-----------------------------------------------\nMode : test\nCreated scenarios : 2\n  test_fast\n  test_slow\n      \n\n157",
                "chunk_size": 127
            },
            {
                "doc_id": "_xtop_handbook_0133",
                "chunk_id": "_xtop_handbook_0133_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nremove_scenario --Remove scenario.\n\nSynopsis\nremove_scenario [ -fixed_string | -regex ] scenario_list\n\nflag fixed_string\n\nflag regex\n\nstring_list scenario_list\n\nArguments\n-fixed_string Match pattern as fixed string.\n\n-regex Match pattern as regular expression.\n\nscenario_list List of scenarios to be removed.\n\nDescription\nThis command removes scenario.\n\nExamples\nThe following example removes the scenario that was defined by create_scenario command.\n\n% remove_scenario -fixed_string test_slow\n      \n\n158",
                "chunk_size": 100
            },
            {
                "doc_id": "_xtop_handbook_0134",
                "chunk_id": "_xtop_handbook_0134_0001",
                "summary": "Commands\n\nName\nreport_annotated_timing_data --Report timing data of specified objects that read in from files.\n\nSynopsis\nreport_annotated_timing_data [ -verbose | -scenarios scenario_list ] [-truncate val] [- include_skipped] { -pins name_list | -cells name_list | -nets name_list }\n\ncollection cells\n\nflag include_skipped\n\ncollection nets\n\ncollection pins\n\nstring_list scenarios\n\nint truncate\n\nflag verbose",
                "keywords": "",
                "content": "Arguments\n-cells name_list Specifies the cells to report.\n\n-nets name_list Specifies the nets to report.\n\n-pins name_list Specifies the pins to report.\n\n-scenarios scenario_list Specifies the scenarios to report, all if not specified.\n\n-truncate val Truncates the objects found, zero or negative value means all.\n\n-verbose Display verbose information or just a summary.\n\nDescription\nThis command reports timing data of specified objects that read in from files.",
                "chunk_size": 186
            },
            {
                "doc_id": "_xtop_handbook_0134",
                "chunk_id": "_xtop_handbook_0134_0002",
                "summary": "Commands\n\nName\nreport_annotated_timing_data --Report timing data of specified objects that read in from files.\n\nSynopsis\nreport_annotated_timing_data [ -verbose | -scenarios scenario_list ] [-truncate val] [- include_skipped] { -pins name_list | -cells name_list | -nets name_list }\n\ncollection cells\n\nflag include_skipped\n\ncollection nets\n\ncollection pins\n\nstring_list scenarios\n\nint truncate\n\nflag verbose",
                "keywords": "",
                "content": "Arguments\n-include_skipped Include timing of skipped scenarios.\n\nDescription\nBy default the timing of those skipped scenarios are shown with symbol \"-\" instead of real value, unless option -include_skipped is specified.",
                "chunk_size": 137
            },
            {
                "doc_id": "_xtop_handbook_0134",
                "chunk_id": "_xtop_handbook_0134_0003",
                "summary": "Commands\n\nName\nreport_annotated_timing_data --Report timing data of specified objects that read in from files.\n\nSynopsis\nreport_annotated_timing_data [ -verbose | -scenarios scenario_list ] [-truncate val] [- include_skipped] { -pins name_list | -cells name_list | -nets name_list }\n\ncollection cells\n\nflag include_skipped\n\ncollection nets\n\ncollection pins\n\nstring_list scenarios\n\nint truncate\n\nflag verbose",
                "keywords": "",
                "content": "Examples\nThe following example reports the annotated timing data of a cell:\n\n% report_annotated_timing_data -cells cpu/sub_1/U123 cell: cpu/sub_1/U123 Name             Value    Scenario           --------------------------------------------- setup derate     1.000    slow_worst hold  derate     1.000    slow_worst setup voltage        *    slow_worst hold  voltage        *    slow_worst (-): skipped     (*): meaningless       \n\nThe following example reports the annotated timing data of net with verbose information:\n\n% report_annotated_timing_data -verbose \\n    -nets {sub_1/n179 Net1568} net: sub_1/n179 Scenario    S_Wire_Cap H_Wire_Cap S_Wire_Res H_Wire_Res ... ----------------------------------------------------------- slow_worst  0.008      0.008      0.061      0.061      ... fast_worst  0.008      0.008      0.061      0.061      ... net: Net1568 Scenario    S_Wire_Cap H_Wire_Cap S_Wire_Res H_Wire_Res ... ----------------------------------------------------------- slow_worst  0.006      0.006      0.068      0.068      ... fast_worst  0.006      0.006      0.068      0.068      ... (-): skipped     (*): meaningless       \n\nThe following is an example of a pin report by using -include_skipped option to show annotated timing data:\n\n% set_skip_scenarios -min -max slow_worst true Skip 1 matched scenarios:   slow_worst\n% report_annotated_timing_data -include_skipped \\n    -pins cpu/sub_1/U286/A pin: cpu/sub_1/U286/A Name                 Value    Scenario ------------------------------------------------- setup slack         -1.581    fast_worst hold  slack          2.513    fast_worst setup transition     0.053    fast_worst hold  transition     0.024    fast_worst max   transition     0.500    fast_worst setup cap                *    fast_worst hold  cap                *    fast_worst max   cap                *    fast_worst setup path slack    -1.578    fast_worst hold  path slack         *    fast_worst (-): skipped     (*): meaningless       \n\nThe following example shows how to use -truncate option to truncate the objects found and report a cell of annotated timing data:\n\n%  report_annotated_timing_data -truncate 3 -cells cpu/sub_1/U* cell: cpu/sub_1/U23 Name             Value    Scenario                    ---------------------------------------------         setup derate     1.000    slow_worst hold  derate     1.000    slow_worst setup voltage        *    slow_worst hold  voltage        *    slow_worst cell: cpu/sub_1/U24 Name             Value    Scenario --------------------------------------------- setup derate     1.000    slow_worst hold  derate     1.000    slow_worst setup voltage        *    slow_worst hold  voltage        *    slow_worst cell: cpu/sub_1/U26 Name             Value    Scenario --------------------------------------------- setup derate     1.000    slow_worst hold  derate     1.000    slow_worst setup voltage        *    slow_worst hold  voltage        *    slow_worst",
                "chunk_size": 891
            },
            {
                "doc_id": "_xtop_handbook_0135",
                "chunk_id": "_xtop_handbook_0135_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_cell --Show cell property.\n\nSynopsis\nreport_cell name_path\n\ncollection name_path\n\nArguments\nname_path Cell name to show.\n\nDescription\nThis command shows cell property.\n\nExamples\nThe following example reports a cell in the current design.\n\n% report_cell regs/C3/U313\nName             Value\n--------------------------------------\nName             regs/C3/U313\nCell             OA21X1TH\nPlacement        placed\nOrigin           (316.6000, 135.0000)\nOrient           R0\nConnections      4\n    CP             n253\n    D              N786\n    E              N667\n    Q              fsr_3_\n      ...\n      \n\n162",
                "chunk_size": 163
            },
            {
                "doc_id": "_xtop_handbook_0136",
                "chunk_id": "_xtop_handbook_0136_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_corner --Report corners of specified patterns.\n\nSynopsis\nreport_corner [ -fixed_string | -regex ] patterns\n\nflag fixed_string\n\nflag regex\n\nstring_list patterns\n\nArguments\n-fixed_string Match pattern as fixed string.\n\n-regex Match pattern as regular expression.\n\npatterns Patterns to match corners.\n\nDescription\nThis command reports corners of specified patterns.\n\nExamples\nThe following example reports the corner defined by create_corner.\n\n% report_corner *\n----------------------------------------------------\nCorner : best\nTiming library files :\n  /rts/RTS_TEST/COMMON_FILES/tmlib/tutorialbc.idb\nCreated scenarios : 1\n  func_best\n----------------------------------------------------\n      \n\n163",
                "chunk_size": 133
            },
            {
                "doc_id": "_xtop_handbook_0137",
                "chunk_id": "_xtop_handbook_0137_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_design_definition --Report design definition of specified designs.\n\nSynopsis\nreport_design_definition [ -fixed_string | -regex ] design_list\n\nflag fixed_string\n\nflag regex\n\nstring_list design_list\n\nArguments\n-fixed_string Match pattern as fixed string.\n\n-regex Match pattern as regular expression.\n\ndesign_list List of designs to report.\n\nDescription\nThis command reports design definition of specified designs. It will list the verilog and DEF files, and\nthe sites for each DEF file.\n\nExamples\nThis is an example of the report_design_definition output, by using -fixed_string option:\n\n% report_design_definition -fixed_string sub1\n------------------------------------------------------\ndesign: sub1\nverilog files : 1\n    /home/user/data/sub1.v\ndef file :\n      /home/user/data/sub1.def\nsites: CORE2800\n      \n\nThis is an example of the report_design_definition output, by using -regex option:\n\n% report_design_definition -regex sub\\[0-9]\n------------------------------------------------------\ndesign: sub1\nverilog files : 1\n    /home/user/data/sub1.v\ndef file :\n      /home/user/data/sub1.def\nsites: CORE2800\n      \nSee Also\ncreate_design_definition",
                "chunk_size": 251
            },
            {
                "doc_id": "_xtop_handbook_0138",
                "chunk_id": "_xtop_handbook_0138_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_design_file_status --Report Verilog and DEF files linked.\n\nSynopsis\nreport_design_file_status [-only_error] [-truncate count] [-designs pattern_list]\n\nstring_list designs\n\nflag only_error\n\nint truncate in \"[0,inf)\"\n\nArguments\n-designs pattern_list Wildcard patterns to match designs, all if not specified.\n\n-only_error Only report error information, no warning.\n\n-truncate count Error and warning message upper bound for each file, default is 100.\n\nDescription\nThis command reports status of Verilog and DEF files linked. The error and warning messages in parsing\nwill also be reported.\n\nTo avoid large size of report, an option -truncate is provided to limit the warning and error count of each\nfile. Value 0 means only report file status without any warning and error message.\n\nExamples\nThe following example shows how to report the design file status:\n\n% report_design_file_status -designs sub_design\nDesign : sub_design\n  Verilog : succeeded\n     /home/user/design/data/verilog/sub_design.v\n  DEF : succeeded\n     /home/user/design/data/def/sub_design.def.gz\n      \n\nThe following example shows how to report the only one error message count of the top design file:\n\n% report_design_file_status -only_error -truncate 1 -designs top\nDesign : top\n  Verilog : succeeded\n     /home/user/design/data/verilog/top.v\n  DEF : succeeded\n     /home/user/design/data/def/top.def.gz\n    Errors   : 2\n      Error(line: 8746-8751) : NET net3156: \n                  This net was not found in the existing design.",
                "chunk_size": 353
            },
            {
                "doc_id": "_xtop_handbook_0139",
                "chunk_id": "_xtop_handbook_0139_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_design_hierarchy --Report design hierarchy.\n\nSynopsis\nreport_design_hierarchy\n\nDescription\nThis command reports designs' hierarchy structure. Each design name is followed by the number of its\ninstantiation.\n\nExamples\nThe following example reports the hierarchy structure of 4-level design, each design name is followed by\nthe number of its instantiation:\n\n% report_design_hierarchy\nTOP: 0\n+-------LEVEL_2_MODULE: 1\n        +-------B_MODULE: 1\n        +-------LEVEL_3_MODULE_1: 1\n        |       +-------A_MODULE: 4\n        +-------LEVEL_3_MODULE_2: 1\n                +-------B_MODULE: 2\n      \n\n168",
                "chunk_size": 149
            },
            {
                "doc_id": "_xtop_handbook_0140",
                "chunk_id": "_xtop_handbook_0140_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_design_info --Report information of design.\n\nSynopsis\nreport_design_info [-recursive] [ -with_top_n count [-sort_by sort_type]] [[ -fixed_string |\n-regex ] design_list ]\n\nflag fixed_string\n\nflag recursive\n\nflag regex\n\nenum sort_by in \"count area\"\n\nint with_top_n\n\nstring_list design_list\n\nArguments\n-fixed_string Match pattern as fixed string.\n\n-recursive Trace design recursively to the leaf.\n\n-regex Match pattern as regular expression.\n\n-sort_by sort_type The sort factor, total area or count.\n\n-with_top_n count Report the top n library cells.\n\ndesign_list List of designs to report, empty means all.\n\nDescription\nThis command reports the information of current design, including the netlist and total instance count.\nWhile option recursive is specified, it will trace all sub designs as if it has been flattened.\n\nWhile option with_top_n is specified, this command will report the top n lib cells.\n\nExamples\nThe following example reports the information of 2-level hierarchical design:\n\n% report_design_info\n### design: sub1 ###\nName           Count\n--------------------\nnetlist cell    11642\ntotal cell      18535\n### design: top ###\nName           Count\n--------------------\nnetlist cell    35456\ntotal cell      188837\n      \n\nThe following example reports the information of trace design recursively to the leaf:\n\n% report_design_info -recursive\n### design: top ###\nName           Count\n--------------------\nnetlist cell    47097\ntotal cell      207371\n      \n\nThe following example reports the information of the top 3 library cells area in the 2-level hierarchical\ndesign:\n\n% report_design_info -with_top_n 3 -sort_by area\n### design: sub1 ###\nName           Count\n--------------------\nnetlist cell    11642\ntotal cell      18535\n### top 3 lib cells ###\nLib Cell       Area\n--------------------\nBUFX1           13124.160\nBUFX4           12340.944\nCLKINVX2        11556.160\n### design: top  ###\nName           Count\n--------------------\nnetlist cell    35456\ntotal cell      188837\n### top 3 lib cells ###\nLib Cell       Area\n--------------------\nBUFX2           1.243e+06\nINVX2           1.584e+05\nsub1            1.363e+05\n      \n\nThe following example using -regex option to report the information of the top 3 library cells count in\na sub design:\n\n% report_design_info -with_top_n 3 -sort_by count -regex sub\\[0-9]\n### design: sub1 ###\nName          Count\n-------------------\nnetlist cell  11642\ntotal cell    18535\n\n### top 3 lib cells ###\nLib Cell      Count\n-------------------\nBUFX2         2149\nCLKBUFX4      1715\nINVX2         1509\n      \n\n171",
                "chunk_size": 687
            },
            {
                "doc_id": "_xtop_handbook_0141",
                "chunk_id": "_xtop_handbook_0141_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_dont_use --Report library cells marked as dont use.\n\nSynopsis\nreport_dont_use\n\nDescription\nThis command reports library cells marked as dont use. While honor_timing_library_dont_use is set as\ntrue, the cells that marked as dont use in timing library of reference corner will also be reported.\n\nExamples\nThe following example reports library cells marked as dont use:\n\n% report_dont_use\n2 library cells has been marked as dont use:\nBUFFD0\nBUFFD1\n      \n\nSee Also\nset_dont_use honor_timing_library_dont_use\n\n172",
                "chunk_size": 122
            },
            {
                "doc_id": "_xtop_handbook_0142",
                "chunk_id": "_xtop_handbook_0142_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_dropped_scenarios --Report dropped scenarios.\n\nSynopsis\nreport_dropped_scenarios\n\nDescription\nThis command reports dropped scenarios after reduce_scenario is called according to the original\nscenarios. If the command is not called, nothing returned.\n\nExamples\nThe following example reports dropped scenario:\n\n% report_dropped_scenarios\nTotally 2 scenarios have been dropped:\n  test_fast\n  test_slow\n      \n\nSee Also\nanalyze_scenario_reduction reduce_scenario get_dropped_scenarios\n\n173",
                "chunk_size": 103
            },
            {
                "doc_id": "_xtop_handbook_0143",
                "chunk_id": "_xtop_handbook_0143_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_graph_aocv_derate --To report aocv derate value for given lib_cell on STA graph.\n\nSynopsis\nreport_graph_aocv_derate -lib_cell master -ref_pin ref_pin { -clock | -data } { -early | -\nlate }\n\nflag clock\n\nflag data\n\nflag early\n\nflag late\n\nstring lib_cell\n\ncollection ref_pin\n\nArguments\n-clock Report aocv derate value for clock path.\n\n-data Report aocv derate value for data path.\n\n-early Report early aocv derate value.\n\n-late Report late aocv derate value.\n\n-lib_cell master Library cell name to be reported.\n\n-ref_pin ref_pin Referenced pin to get global logic depth data.\n\nDescription\nThis command reports aocv derate value for given lib_cell.\n\nExamples\nThe following example shows aocv derate value on gba mode.\n\n% report_graph_aocv_derate -lib_cell AOI22D0BWP16P90CPD -ref_pin I_PCS0/pcs1/eb/U21/B2 -data -late\n*Report aocv derate value for lib_cell AOI22D0BWP16P90CPD\n*RefPin I_PCS0/pcs1/eb/U21/B2 logic depth : 6\n*Scenario func_mode_ffg_0p88v_m40c\n  AOCVM derate         = 1.000000  1.000000\n  AOCVM guardband      = 1.000000  1.000000\n  Incremental derate   = 0.037000  0.037000\n  Final derate  value  = 1.037000  1.037000\n\n*Scenario func_mode_ssg_0p72v_125c\n  AOCVM derate         = 1.166689  1.166689\n  AOCVM guardband      = 1.020000  1.020000\n  Incremental derate   = 0.045000  0.045000\n  Final derate  value  = 1.235023  1.235023",
                "chunk_size": 539
            },
            {
                "doc_id": "_xtop_handbook_0144",
                "chunk_id": "_xtop_handbook_0144_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_mode --Report modes of specified patterns.\n\nSynopsis\nreport_mode [ -fixed_string | -regex ] patterns\n\nflag fixed_string\n\nflag regex\n\nstring_list patterns\n\nArguments\n-fixed_string Match pattern as fixed string.\n\n-regex Match pattern as regular expression.\n\npatterns Patterns to match modes.\n\nDescription\nThis command reports modes of specified patterns.\n\nExamples\nThe following example reports the mode defined by create_mode.\n\n% report_mode *\n---------------------------------------------\nMode : func\nCreated scenarios : 2\n  func_fast\n  func_slow\n      \n\n176",
                "chunk_size": 113
            },
            {
                "doc_id": "_xtop_handbook_0145",
                "chunk_id": "_xtop_handbook_0145_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_net --Show net property.\n\nSynopsis\nreport_net name_path\n\ncollection name_path\n\nArguments\nname_path Net name to show.\n\nDescription\nThis command shows net property.\n\nExamples\n\nThe following example shows net property.\n  %  report_net dnet1\n  Name               Value\n  --------------------------\n  Name               dnet1\n  Terms              0\n  Connections        2\n    buf1/Z           OUTPUT\n    buf2/I           INPUT\n  Setup wire cap     0.0012\n    func_best        0.0012\n    func_worst       0.0012\n  Hold wire cap      0.0012\n    func_best        0.0012\n    func_worst       0.0012\n  Setup total cap    0.0022\n    func_best        0.0024\n    func_worst       0.0022\n  Hold total cap     0.0022\n    func_best        0.0023\n    func_worst       0.0022\n    \n\n177",
                "chunk_size": 253
            },
            {
                "doc_id": "_xtop_handbook_0146",
                "chunk_id": "_xtop_handbook_0146_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_net_phy_conn --Report net physical connection information.\n\nSynopsis\nreport_net_phy_conn -design design_name -net net_name [-image_file\nimage_file_name]\n\nstring design\n\nstring image_file\n\nstring net\n\nArguments\n-design design_name Name of the design.\n\n-image_file image_file_name Name of the image file.\n\n-net net_name Name of the net.\n\nDescription\nThis command is used to check physical connectivity of a net. Result could be one of the following 3 types:\n\n1). Net has no shape.\n\n2). Net is fully connected.\n\n3). Net is open to several parts.\n\nIf (3) occurs and option -image_file is given, a image file will be generated to illustrate the open parts. In\nthe image, each part will has its own color. And net pin will be denoted by a circle in the image.\n\nExamples\nThe following example shows check result for net pdata[7] in design cpu:\n\n      report_net_phy_conn -design cpu -net pdata[7] -image_file np\n      Net is open to 2 parts!\n      \n\nImage np.npg will be generated to illustrate the two open parts of the net.\n\n178",
                "chunk_size": 243
            },
            {
                "doc_id": "_xtop_handbook_0147",
                "chunk_id": "_xtop_handbook_0147_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_pin --Show pin property.\n\nSynopsis\nreport_pin name_path\n\ncollection name_path\n\nArguments\nname_path Pin name to show.\n\nDescription\nThis command shows pin property.\n\nExamples\nThe following example shows pin property.\n\n% report_pin buf7/Z\nName                Value\n----------------------------\nName                buf7/Z\nDirection           OUTPUT\nNet                 dnet7\nCell                buf7\nSetup slack         -0.0851\n  func_best         0.3828\n  func_worst        -0.0851\nHold slack          -0.0172\n  func_best         -0.0172\n  func_worst        0.3781\nSetup transition    0.0428\n  func_best         0.0428\n  func_worst        0.0902\nHold transition     0.0293\n  func_best         0.0293\n  func_worst        0.0653\nMax transition      0.0400\n  func_best         0.0400\n  func_worst        0.0400\nMax capacitance     0.0474\n  func_best         0.0474\n  func_worst        0.0474\nNoise slack         -0.0272\n  func_best         -0.0272\n  func_worst        -0.0040  \n      \n\n179",
                "chunk_size": 339
            },
            {
                "doc_id": "_xtop_handbook_0148",
                "chunk_id": "_xtop_handbook_0148_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_placement_constraint --Report placement constraint for given design.\n\nSynopsis\nreport_placement_constraint [-design design_name]\n\nstring design\n\nArguments\n-design design_name Design for which to report constraint. If not given, global placement\n\nconstraint will be reported.\n\nDescription\nTo report user defined placement constraint for given design.\n\nExamples\nThe following example reports the placement constraint of the given design. ECO Inst Max Displacement\nequals 150*track_pitch.\n\n% set_placement_constraint -design cpu \\\n    -max_displacement {150t 5}         \\\n    -max_congestion 0.9\n% report_placement_constraint -design cpu\nConstraint Scope:               Design cpu\nECO Inst Max Displacement:      30  Micros\nOriginal Inst Max Displacement: 5  Micros\nMax Congestion:                 0.9\n      \n\nSee Also\nset_placement_constraint\n\n180",
                "chunk_size": 191
            },
            {
                "doc_id": "_xtop_handbook_0149",
                "chunk_id": "_xtop_handbook_0149_0001",
                "summary": "Commands\n\nName\nreport_placement_context --Report placement context for given inputs.\n\nSynopsis\nreport_placement_context [ -design design_name [-location coordinate] [-instance\ninstance_name]] [-cell master_name] [-inc_upper_level]\n\nstring cell\n\nstring design\n\nflag inc_upper_level\n\nstring instance\n\npointf location",
                "keywords": "",
                "content": "Arguments\n-cell master_name Name of the library cell.\n\n-design design_name Name of the design.\n\n-inc_upper_level Display upper level information of context tree.\n\n-instance instance_name Name of the instance.\n\n-location coordinate Location in the given design where to report placement context.",
                "chunk_size": 120
            },
            {
                "doc_id": "_xtop_handbook_0149",
                "chunk_id": "_xtop_handbook_0149_0002",
                "summary": "Commands\n\nName\nreport_placement_context --Report placement context for given inputs.\n\nSynopsis\nreport_placement_context [ -design design_name [-location coordinate] [-instance\ninstance_name]] [-cell master_name] [-inc_upper_level]\n\nstring cell\n\nstring design\n\nflag inc_upper_level\n\nstring instance\n\npointf location",
                "keywords": "",
                "content": "Examples\nThe following example shows the report_placement_context outputs.\n\n% report_placement_context\n/*---------------Begin Placement Technology Context---------------*/\nDatabase Units:         2000\nMetal 1 Layer:          M1\nFirst Horizontal Layer: M1 - With Pitch : 0.2\nFirst Vertical Layer:   M2 - With Pitch : 0.2\nNum of HCC Layers:      2\n                        M3 - With Pitch : 0.2\n                        M5 - With Pitch : 0.2\nNum of VCC Layers:      2\n                        M4 - With Pitch : 0.2\n                        M6 - With Pitch : 0.2\nVia 0 Layer:            CO\nNum of Basic Sites:     1\n                        core12T  0.2 BY 2.4 with Bottom PG ...\nNum of Non-Basic Sites: 5\n                 bcore12T  0.2 BY 4.8 - With basic site: core12T\n                 bcoreExt12T  0.2 BY 4.8 - With basic site: core12T\n                 ccore12T  0.2 BY 7.2 - With basic site: core12T\n                 dcore12T  0.2 BY 9.6 - With basic site: core12T\n                 gacore12T  0.8 BY 2.4 - With basic site: core12T\nMP Num Masks:           0\nPin Mask Num Assigned:  NO\nFixed Mask Colors:      NO\nMin Spacing Sites:      -1\nEdge Abutment Rule:     NOT-FOUND\nVT Implant Rule:        NOT-FOUND\nOD Jog Rule:            NOT-FOUND\n/*---------------End of Placement Technology Context--------------*/\n      \n\nThe following example shows how to report the placement context for placing the specified cell at the\nspecified location.\n\n% report_placement_context -design cpu \\\n    -location {(45.6000, 283.8000)} -cell BUFFD8EPLVT\n/*------------------Begin Placement Cell Context------------------*/\nCell Name:                    BUFFD8EPLVT\n/*------------------End of Placement Cell Context-----------------*/\n\n/*-----------------Begin Placement Sub Row Context----------------*/\nSite Name:                    core12T\nPower domain:                 NONE\n/*----------------End of Placement Sub Row Context----------------*/\n\n/*-------------Begin Inst Placement on SubRow Context-------------*/\nSite name:                    core12T   Match with sub row : YES\nPower domain:                 NONE      Match with sub row : YES\nLeft inst:                    regs/dram1/C3/U554\n                              Can Abut: 1       Min space sites: 0\nRight inst:                   regs/dram1/mem_reg_23__6_\n                              Can Abut: 1       Min space sites: 0\nLeft-most site:               151\nRight-most site:              152\nNum of current inst sites:    16\nCurrent Inst Begin Site:      145\nMargin Bounded Region:        (0 --> 265)\n/*-------------End of Inst Placement on SubRow Context------------*/",
                "chunk_size": 758
            },
            {
                "doc_id": "_xtop_handbook_0150",
                "chunk_id": "_xtop_handbook_0150_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_power_domain --Report power domain.\n\nSynopsis\nreport_power_domain [-design name_patterns]\n\nstring_list design\n\nArguments\n-design name_patterns Name patterns of designs.\n\nDescription\nThis command reports power domain of specified designs.\n\nExamples\nThe following example shows the report_power_domain outputs.\n\n% report_power_domain -design TOP\n=================================================\ndesign: TOP\nupf    file: /home/user/design/data/test.upf\nregion file: /home/user/design/data/top.pd\nstatus     : imported\nNum of power domains: 4\n-------------------------------------------------\nPower Domain - PD_TOP\n        Is Default Domain : 1\n        Instances :\n-------------------------------------------------\n\n-------------------------------------------------\nPower Domain - PD_1\n        Is Default Domain : 0\n        Instances :\n                leaves2_pd1             ---Found\n        Area rects :\n                {{17 118.8} {138 272.2}}\n        Halos :\n                0 0 0 0\n-------------------------------------------------\n\n-------------------------------------------------\nPower Domain - PD_2\n        Is Default Domain : 0\n        Instances :\n                leaves3_pd2             ---Found\n                leaves2_pd1/sinks1      ---Found\n        Area rects :\n                {{152 17} {273 170.4}}\n        Halos :\n                0 0 0 0\n-------------------------------------------------\nEnd of power domains information.",
                "chunk_size": 291
            },
            {
                "doc_id": "_xtop_handbook_0151",
                "chunk_id": "_xtop_handbook_0151_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_reference_library --Report status of reference library.\n\nSynopsis\nreport_reference_library [-verbose]\n\nflag verbose\n\nArguments\n-verbose Show verbose information, cells in each file.\n\nDescription\nThis command report status of reference library, including the files successfully linked or failed. While\noption -verbose is specified, the cells in each file will also be reported.\n\nExamples\nThis is an example of the report_reference_library output.\n\n% report_reference_library\n------------------------------------------------------\nTotal files: 4\nFile type:   Lef\n------------------------------------------------------\nSucceed files: 4\n /home/user/library/lef/tech.lef (cell: 0)\n /home/user/library/lef/stdcell.lef (cell: 282)\n   /home/user/library/lef/memory.lef (cell: 1)\n   /home/user/library/lef/sub.lef (cell: 1)\nFailed files: 0\n------------------------------------------------------\n    \n\n185",
                "chunk_size": 194
            },
            {
                "doc_id": "_xtop_handbook_0152",
                "chunk_id": "_xtop_handbook_0152_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_reference_library_file_status --Report status of files linked to reference library.\n\nSynopsis\nreport_reference_library_file_status [-only_failed] [-only_error] [-truncate count]\n\nflag only_error\n\nflag only_failed\n\nint truncate in \"[0,inf)\"\n\nArguments\n-only_error Only report error information, no warning.\n\n-only_failed Only report those files failed to link.\n\n-truncate count Error and warning message upper bound for each file, default is 100.\n\nDescription\nThis command reports status of files linked to reference library. The error and warning messages in parsing\nwill also be reported.\n\nTo avoid large size of report, an option -truncate is provided to limit the warning and error count of each\nfile. Value 0 means only report file status without any warning and error message.\n\nExamples\nThe following example shows the command output:\n\n% report_reference_library_file_status\n/home/user/library/data/lef/tech65.lef : succeeded\n  Warnings : 1\n    Warning(line: 700-760) : Cumulative Antenna ratios already set \n                             with different value.\n/home/user/library/data/lef/cell.lef : succeeded\n    \n\n186",
                "chunk_size": 244
            },
            {
                "doc_id": "_xtop_handbook_0153",
                "chunk_id": "_xtop_handbook_0153_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_removable_fillers --Report all fillers that set as removable.\n\nSynopsis\nreport_removable_fillers\n\nDescription\nThis command reports all the patterns that has been set for removable fillers, and all the library cells set\nas fillers.\n\nExamples\nThis is an example of the report_removable_fillers output result.\n\n% set_removable_fillers {FILLX2 FILLX4 BUFX2 INVX4}\nSet 4 cells as removable.\n% report_removable_fillers\nPatterns      : FILLX2 FILLX4 BUFX2 INVX4\nMatched cells : 2\n     FILLX2 FILLX4\n      \n\nSee Also\nset_removable_fillers\n\n187",
                "chunk_size": 155
            },
            {
                "doc_id": "_xtop_handbook_0154",
                "chunk_id": "_xtop_handbook_0154_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_scenario --Report scenarios of specified patterns.\n\nSynopsis\nreport_scenario [ -fixed_string | -regex ] patterns\n\nflag fixed_string\n\nflag regex\n\nstring_list patterns\n\nArguments\n-fixed_string Match pattern as fixed string.\n\n-regex Match pattern as regular expression.\n\npatterns Patterns to match scenarios.\n\nDescription\nThis command reports scenarios of specified patterns.\n\nExamples\nThe following example reports the specified scenario that was defined by create_scenario.\n\n% report_scenario -fixed_string func_fast\n--------------------------------------------------\nScenario : func_fast\nCorner   : fast\nMode     : func\n      \n\n188",
                "chunk_size": 118
            },
            {
                "doc_id": "_xtop_handbook_0155",
                "chunk_id": "_xtop_handbook_0155_0001",
                "summary": "Commands\n\nName\nreport_setup_extra_derate --Report scenario setup extra derate value for given scenarios.\n\nSynopsis\nreport_setup_extra_derate [-scenario scenario_pattern] [-cell cell_name]\n\ncollection cell\n\nstring_list scenario",
                "keywords": "",
                "content": "Arguments\ninterpolated from parameter eco_voltage_setup_extra_derate with priority. Only one cell is allowed to be reported at one time.\n\n-scenario scenario_pattern Patterns to match scenarios.\n\nDescription\nOption -scenario is to determine which scenarios to be reported, if not specified, derate of all scenarios will be reported.",
                "chunk_size": 115
            },
            {
                "doc_id": "_xtop_handbook_0155",
                "chunk_id": "_xtop_handbook_0155_0002",
                "summary": "Commands\n\nName\nreport_setup_extra_derate --Report scenario setup extra derate value for given scenarios.\n\nSynopsis\nreport_setup_extra_derate [-scenario scenario_pattern] [-cell cell_name]\n\ncollection cell\n\nstring_list scenario",
                "keywords": "",
                "content": "Arguments\n-cell cell_name When cell is given, will try to report voltage extra derate\n\nDescription\nIf -cell option is not specified, the extra derate value which is set by command set_setup_extra_derate will be reported, 1.0 is the default extra derate if that command not called.\n\nWhen cell name is given by -cell, XTop will look up cell's voltage and try to get derate from parameter eco_voltage_setup_extra_derate with priority. When the voltage is out of bound or parameter not set, the derate will be determined by set_setup_extra_derate.\n\nThe derate reported from this command will be consistent with the value that XTop uses in delay calculation.",
                "chunk_size": 195
            },
            {
                "doc_id": "_xtop_handbook_0155",
                "chunk_id": "_xtop_handbook_0155_0002",
                "summary": "Commands\n\nName\nreport_setup_extra_derate --Report scenario setup extra derate value for given scenarios.\n\nSynopsis\nreport_setup_extra_derate [-scenario scenario_pattern] [-cell cell_name]\n\ncollection cell\n\nstring_list scenario",
                "keywords": "",
                "content": "Examples\nThe following example reports setup extra derate value for all scenarios.\n\n%report_setup_extra_derate scenario             scenario derate ------------------------------------ func_fast            1.100 func_slow            1.100 test_fast            1.100 test_slow            1.100       \n\nThe following example reports setup extra derate value for specified scenarios.\n\n%report_setup_extra_derate -scenario func_fast scenario             scenario derate ------------------------------------ func_fast            1.200\n\n%report_setup_extra_derate -scenario {func_slow test_slow} scenario             scenario derate ------------------------------------ func_slow            1.200 test_slow            1.200       \n\nThe following example reports report extra derate of given cell on all scenarios, where the voltage is 0.65v for fast corner and 0.55v for slow corner. So XTop reports voltage derate from parameter.\n\n%set_parameter eco_voltage_setup_extra_derate \\\n                                   {(0.55, 1.20) (0.65, 1.15) (0.75, 1.05)}\n%report_setup_extra_derate -cell U3/DLY1 scenario         scenario derate        voltage derate        final derate -------------------------------------------------------------------------- func_fast        -                      1.150                 1.150 func_slow        -                      1.200                 1.200 test_fast        -                      1.150                 1.150 tset_slow        -                      1.200                 1.200       \n\nThe following example reports report derate of given cell on given scenario, where the voltage is 0.65v for func_fast, and not given for func_slow. So, XTop reports voltage derate from parameter for func_fast, and derate set from command for func_slow.\n\n%set_setup_extra_derate 1.02\n%set_parameter eco_voltage_setup_extra_derate \\n                                  {(0.55, 1.20) (0.65, 1.15) (0.75, 1.05)}\n%report_setup_extra_derate -scenario {func_*} -cell U3/DLY1 scenario         scenario derate        voltage derate        final derate -------------------------------------------------------------------------- func_fast        -                      1.150                 1.150 func_slow        1.020                  -                     1.020       \n\nSee Also set_setup_extra_derate",
                "chunk_size": 592
            },
            {
                "doc_id": "_xtop_handbook_0156",
                "chunk_id": "_xtop_handbook_0156_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_site_map --Report site map information for designs.\n\nSynopsis\nreport_site_map\n\nDescription\nThis command reports site map information, include the global and individual for each design if defined.\n\nExamples\nSee Also\n\nset_site_map\n\n191",
                "chunk_size": 53
            },
            {
                "doc_id": "_xtop_handbook_0157",
                "chunk_id": "_xtop_handbook_0157_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_skip_scenarios --Report skipped scenarios.\n\nSynopsis\nreport_skip_scenarios [-min] [-max]\n\nflag max\n\nflag min\n\nArguments\n-max Report for max mode.\n\n-min Report for min mode.\n\nDescription\nThis command reports skipped scenarios and the related timing mode. if no timing mode is specified, it\nwill report both min and max.\n\nExamples\nThe following example reports the skipped scenarios for the max timing mode:\n\n% report_skip_scenarios -max\nSkipped 1 scenarios for max mode:\n  func_worst\n      \n\nSee Also\nset_skip_scenarios\n\n192",
                "chunk_size": 123
            },
            {
                "doc_id": "_xtop_handbook_0158",
                "chunk_id": "_xtop_handbook_0158_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_specific_lib_cells --Report specific lib cells for all designs.\n\nSynopsis\nreport_specific_lib_cells\n\nDescription\nThis command reports specific lib cells for all designs.\n\nExamples\nThe following example shows the report_specific_lib_cells output.\n\n% set_specific_lib_cells -design SUB SP*\n% report_specific_lib_cells\nSUB : 2470\n  SPND2D2B\n  SPND2D4B\n  SPBUFD0B\n  ...\n      \n\nSee Also\nset_specific_lib_cells get_specific_lib_cells\n\n193",
                "chunk_size": 114
            },
            {
                "doc_id": "_xtop_handbook_0159",
                "chunk_id": "_xtop_handbook_0159_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_tech_group --Report all technology groups of designs.\n\nSynopsis\nreport_tech_group\n\nDescription\nThis command reports all technology groups of designs in this workspace.\n\nExamples\n\n194",
                "chunk_size": 42
            },
            {
                "doc_id": "_xtop_handbook_0160",
                "chunk_id": "_xtop_handbook_0160_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_timing_library_file_status --Report file status of timing library.\n\nSynopsis\nreport_timing_library_file_status [-only_failed] [-only_error] [-truncate count] [-\ncorners pattern_list]\n\nstring_list corners\n\nflag only_error\n\nflag only_failed\n\nint truncate in \"[0,inf)\"\n\nArguments\n-corners pattern_list Corners to report, matched by wildcard, all if not specified.\n\n-only_error Only report error information, no warning.\n\n-only_failed Only report those files failed to link.\n\n-truncate count Error and warning message upper bound for each file, default is 100.\n\nDescription\nThis command reports file status of timing library. The error and warning messages in parsing will also\nbe reported.\n\nTo avoid large size of report, an option -truncate is provided to limit the warning and error count of each\nfile. Value 0 means only report file status without any warning and error message.\n\nExamples\nThe following example shows the command output:\n\n% report_timing_library_file_status\nCorner: best\n  /home/user/library/data/tmlib/tech65_best.lib : succeeded\n  /home/user/library/data/tmlib/sub_design_ff.lib : succeeded\n  /home/user/library/data/tmlib/tech65hvt_best.lib : succeeded\nCorner: worst\n  /home/user/library/data/tmlib/tech65_worst.lib : succeeded\n  /home/user/library/data/tmlib/sub_design_ss.lib : succeeded\n  /home/user/library/data/tmlib/tech65hvt_worst.lib : succeeded\n      \n\nThe following example shows how to report the specified corner of the timing library file status:\n\n% report_timing_library_file_status -corners best\nCorner: best\n  /home/user/library/data/tmlib/tech65_best.lib : succeeded\n  /home/user/library/data/tmlib/sub_design_ff.lib : succeeded",
                "chunk_size": 388
            },
            {
                "doc_id": "_xtop_handbook_0161",
                "chunk_id": "_xtop_handbook_0161_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_unit_rc --Report unit resistance and capacitance for different length intervals.\n\nSynopsis\nreport_unit_rc\n\nDescription\nThis command reports unit resistance and capacitance for different length intervals. It divides the length\nof wire in a geometric sequence, and calculates the average unit resistance and capacitance for each of\nthem. Reference corner and max timing mode are used to look up the values.\n\nExamples\n\n% report_unit_rc\nLength      unit: 1um\nResistance  unit: 1kOhm\nCapacitance unit: 1pF\nLength               Unit R        Unit C\n-----------------------------------------------\n[0, 0.268701)        0.0109595     3.64035e-05\n[0.268701, 0.38)     0.0158831     4.47237e-05\n...\n      \n\n197",
                "chunk_size": 211
            },
            {
                "doc_id": "_xtop_handbook_0162",
                "chunk_id": "_xtop_handbook_0162_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_units --Report units of length, time, resistance, capacitance, inductance, voltage, current and\npower.\n\nSynopsis\nreport_units\n\nDescription\nThis command reports units of length, time, resistance, capacitance, inductance, voltage, current and power.\nIf you want to know what unit of length, time, resistance, capacitance, inductance, voltage, current and power is using in XTop currently, you can use this command to show the units is using.\n\nExamples:\n\n% report_units\n\nSee Also\nset_units\n\n198",
                "chunk_size": 121
            },
            {
                "doc_id": "_xtop_handbook_0163",
                "chunk_id": "_xtop_handbook_0163_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nrestore_user_dont_touch --Restore previous saved user_dont_touch pins, nets and cells.\n\nSynopsis\nrestore_user_dont_touch\n\nDescription\nThis command restore previous saved user_dont_touch pins, nets and cells. When nothing was saved, then\nnothing to do except message : No dont_touch objects were saved.\n\nExamples\nThe following example set \"U4\" as dont touch cell and save it, then set \"U5\" as dont touch cell too, so\nboth \"U4\" and \"U5\" will not be touched during optimization. Later you can restore previous saved user\ndont touch setting, which means only \"U4\" is dont touch cell, while the dont touch attribute of \"U5\" will\nbe removed.\n\n% set_dont_touch [get_cells \"U4\"]\n% save_user_dont_touch\n% set_dont_touch [get_cells \"U5\"]\n% optimize_leakage_power\n% restore_user_dont_touch\n      \n\nSee Also\nset_dont_touch set_module_dont_touch set_hier_path_dont_touch is_dont_touch\nsave_user_dont_touch get_dont_touch_cells get_dont_touch_nets get_dont_touch_pins\n\n199",
                "chunk_size": 251
            },
            {
                "doc_id": "_xtop_handbook_0164",
                "chunk_id": "_xtop_handbook_0164_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nsave_user_dont_touch --Save current user_dont_touch pins, nets and cells.\n\nSynopsis\nsave_user_dont_touch\n\nDescription\nThis command save current user_dont_touch pins, nets and cells, then user can restore them later.\n\nWhen current STA design is closed, saved data will be cleared.\n\nWhen save_user_dont_touch again, the saved result will be overwritten.\n\nThe user_dont_touch is dont_touch attribute set by set_dont_touch or set_hier_path_dont_touch or\nset_module_dont_touch.\n\nExamples\nThe following example set \"U4\" as dont touch cell and save it, then set \"U5\" as dont touch cell too, so\nboth \"U4\" and \"U5\" will not be touched during optimization. Later you can restore previous saved user\ndont touch setting, which means only \"U4\" is dont touch cell, while the dont touch attribute of \"U5\" will\nbe removed.\n\n% set_dont_touch [get_cells \"U4\"]\n% save_user_dont_touch\n% set_dont_touch [get_cells \"U5\"]\n% optimize_leakage_power\n% restore_user_dont_touch\n      \n\nSee Also\nset_dont_touch set_module_dont_touch set_hier_path_dont_touch is_dont_touch\nrestore_user_dont_touch get_dont_touch_cells get_dont_touch_nets get_dont_touch_pins\n\n200",
                "chunk_size": 295
            },
            {
                "doc_id": "_xtop_handbook_0165",
                "chunk_id": "_xtop_handbook_0165_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nsave_workspace --Save current workspace.\n\nSynopsis\nsave_workspace [ -as path [-overwrite]]\n\nstring as\n\nflag overwrite\n\nArguments\n-as path Path to save current workspace.\n\n-overwrite Force to overwrite if the specified directory exists.\n\nDescription\nThis command saves current workspace. All the designs, timing data, eco actions, user settings will be\nsaved into the directory of workspace. Once the saved workspace is reopened again, all the data and eco\nactions are consistent except that the manual eco action cannot be undone since all check points have been\ncleaned.\n\nWhile the workspace is saved as another name, current workspace will keep unchanged.\n\nExamples\nThe following example saves current workspace as current directory:\n\n% save_workspace\n      \n\nThe following example saves current workspace as another name or another path:\n\n% save_workspace -as /home/user/new_work/tutorial_new\n      \n\nThe following example use the -overwrite option to save current workspace if the specified directory exists:\n\n% save_workspace -as /home/user/tutorial -overwrite\n      \n\nSee Also\nopen_workspace\n\n201",
                "chunk_size": 214
            },
            {
                "doc_id": "_xtop_handbook_0166",
                "chunk_id": "_xtop_handbook_0166_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_dont_touch --Set the specified dont touch or not.\n\nSynopsis\nset_dont_touch object_list [value]\n\ncollection object_list\n\nbool value\n\nArguments\nobject_list Objects to be set as dont touch or not.\n\nvalue Dont touch or not, default is true.\n\nDescription\nThis command set the specified objects dont touch or not in the design to prevent them to be modified\nduring optimization process.\n\nThe objects can be cells, nets, pins, paths and library cells. It is a little special for pins since they are not\nreal objects in designs. It is used to control the scanning process in optimization for purpose of debugging.\n\nIn XTop, only the top net can represent the physical net. All the logical net segments specified will be\nconverted to top level automatically.\n\nFor paths, it means that the tool does NOT try to fix the violations on the path. So, only the pins on the\nspecified paths are set as dont touch.\n\nOnce a library cell is set as dont touch, it means that all the cell instances with this library cell are dont\ntouch.\n\nExamples\nThe following example sets cells matched add_* as dont touch:\n\n% set_dont_touch [get_cells add_*]\n      \n\nThe following example sets pins on Path_0 as dont touch:\n\n% set_dont_touch [get_paths -path_name Path_0]\n      \n\nThe following example remove pins on Path_0 from dont touch:\n\n% set_dont_touch [get_paths -path_name Path_0] 0\n      \n\nThe following example sets instances with the library cell matched *BUF* as dont touch:\n\n% set_dont_touch [get_lib_cells *BUF*]  \n      \n\nSee Also\nset_module_dont_touch set_hier_path_dont_touch is_dont_touch get_dont_touch_cells\nget_dont_touch_nets get_dont_touch_pins save_user_dont_touch restore_user_dont_touch\n\n203",
                "chunk_size": 391
            },
            {
                "doc_id": "_xtop_handbook_0167",
                "chunk_id": "_xtop_handbook_0167_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_dont_use --Set those library cells matched with specified patterns as dont use or not.\n\nSynopsis\nset_dont_use lib_cells [value]\n\ncollection lib_cells\n\nbool value\n\nArguments\nlib_cells Library cells to set as dont use or not.\n\nvalue Set as dont use or not.\n\nDescription\nThis command sets those library cells matched with the specified patterns as dont use or not. If a cell is\nmasked as dont use, it will be filtered from the candidate list of ECO actions by default.\n\nThose cells that marked as dont use in timing library of the reference corner will be considered as\ndont use by default. And this command can NOT overwrite this attribute to false unless the parameter\nhonor_timing_library_dont_use is set to false.\n\nPlease note, in automatic optimization, if user specifies -buffer_list or -buffer option, those buffer cells\nwill NOT be affected by this command.\n\nExamples\nThe following example sets two library cells as dont use:\n\n% set_dont_use {BUFFD0 BUFFD1}\n2 library cells added to dont use.\n      \n\nThe following example removes library cell BUFFD0 from dont use:\n\n% set_dont_use {BUFFD0} 0\n1 library cells removed from dont use.\n      \n\nSee Also\nreport_dont_use honor_timing_library_dont_use\n\n204",
                "chunk_size": 274
            },
            {
                "doc_id": "_xtop_handbook_0168",
                "chunk_id": "_xtop_handbook_0168_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_hier_path_dont_touch --Set all objects in the specified hier paths dont touch or not.\n\nSynopsis\nset_hier_path_dont_touch hier_path_list [value]\n\nstring_list hier_path_list\n\nbool value\n\nArguments\nhier_path_list Hier paths to be set as dont touch or not.\n\nvalue Dont touch or not, default is true.\n\nDescription\nThis command set the specified hier path dont touch or not. It has the same effect of setting the modules\nof the specified hier paths dont touch.\n\nIf you want to set dont touch for whole design, just specify a \"/\" as the hier path.\n\nExamples\nThe following example sets the objects under path alu/add_67 as dont touch:\n\n% set_hier_path_dont_touch alu/add_67\n      \n\nThe following example remove the objects in specified hier path from dont touch.\n\n% set_hier_path_dont_touch alu/add_67 0\n      \n\nSee Also\nset_dont_touch set_module_dont_touch is_dont_touch save_user_dont_touch\nrestore_user_dont_touch get_dont_touch_cells get_dont_touch_nets get_dont_touch_pins\n\n205",
                "chunk_size": 243
            },
            {
                "doc_id": "_xtop_handbook_0169",
                "chunk_id": "_xtop_handbook_0169_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_highlight_color --Set highlight color for the following highlight actions after start_gui.\n\nSynopsis\nset_highlight_color [color_name]\n\nenum color_name in \"yellow red green orange tomato chocolate gold magenta lime\"\n\nArguments\ncolor_name Indicates the color name.\n\nDescription\nThis command set highlight color for highlighted objects on layout after start_gui. The following highlight\nactions will use this specified color to highlight objects. The default color is yellow if no color name\nspecified in command.\n\nExamples\nThe following example set highlight color for highlighted object on layout after start_gui.\n\n% set_highlight_color gold\n      \n\n206",
                "chunk_size": 125
            },
            {
                "doc_id": "_xtop_handbook_0170",
                "chunk_id": "_xtop_handbook_0170_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_module_dont_touch --Set all objects in module dont touch or not.\n\nSynopsis\nset_module_dont_touch module_list [value]\n\nstring_list module_list\n\nbool value\n\nArguments\nmodule_list Modules to be set as dont touch or not.\n\nvalue Dont touch or not, default is true.\n\nDescription\nThis command set the specified module dont touch or not. It has the same effect of setting all the cells and\nnets in all instances of the specified modules in the design recursively dont touch.\n\nIf you want to set dont touch for whole design, just specify top design name.\n\nExamples\nThe following example sets all of the cells and nets in instances of module dram as dont touch:\n\n% set_module_dont_touch dram\n      \n\nThe following example remove the objects in specified module from dont touch.\n\n% set_module_dont_touch dram 0\n      \n\nSee Also\nset_dont_touch set_hier_path_dont_touch is_dont_touch save_user_dont_touch\nrestore_user_dont_touch get_dont_touch_cells get_dont_touch_nets get_dont_touch_pins\n\n207",
                "chunk_size": 224
            },
            {
                "doc_id": "_xtop_handbook_0171",
                "chunk_id": "_xtop_handbook_0171_0001",
                "summary": "Commands\n\nName\nset_placement_constraint --Set placement constraint for given design.\n\nSynopsis\nset_placement_constraint [ -design design_name [ -max_density max_density_value [-density_region max_density_region]]] [-max_displacement max_displacement_value] [-ip_pin_exception ip_pin_exception_value] [- max_congestion max_congestion_value] [-min_filler_width min_filler_width_value] [- readiness_check_level readiness_check_level_value]\n\npointf_list density_region\n\nstring design\n\nbool ip_pin_exception\n\nfloat max_congestion in \"[0,1]\"\n\nfloat max_density in \"[0,1]\"\n\nstring_list max_displacement\n\nint min_filler_width in \"[0,4]\"\n\nenum readiness_check_level in \"hard soft\"",
                "keywords": "",
                "content": "Arguments\n-design design_name Design for which to set constraint. If not given, constraint will be set to all opened designs.\n\n-max_congestion Set max routing congestion constraint for the design. max_congestion_value\n\n-max_density max_density_value Set max placement density constraint for the design.\n\n-density_region Max placement density region constraint for the design, if given, max_density_region max_density constraint will only be applied to the given region. If size of the list is 2, it will define a rectangle by lower left point and top right point; and if size of the list is an even number larger than 2, it will define a rectilinear fig by its boundary points.\n\n-min_filler_width Set minimum filler width that can be used, value is num of sites. min_filler_width_value\n\n-readiness_check_level Set level for placement readiness check, which by default is hard. In readiness_check_level_value hard mode, if there is any undefined cell, unplaced instance or cell with no boundary information in a certain design, then this design is NOT ready for eco placement; but in soft mode, we loosen the constraint and this design is ready for eco placement in such case.\n\nDescription\nTo set user defined placement constraint for given design. If any constraint is not given in this command, the correspondent constraint value for the design will be remained unchanged.",
                "chunk_size": 431
            },
            {
                "doc_id": "_xtop_handbook_0171",
                "chunk_id": "_xtop_handbook_0171_0002",
                "summary": "Commands\n\nName\nset_placement_constraint --Set placement constraint for given design.\n\nSynopsis\nset_placement_constraint [ -design design_name [ -max_density max_density_value [-density_region max_density_region]]] [-max_displacement max_displacement_value] [-ip_pin_exception ip_pin_exception_value] [- max_congestion max_congestion_value] [-min_filler_width min_filler_width_value] [- readiness_check_level readiness_check_level_value]\n\npointf_list density_region\n\nstring design\n\nbool ip_pin_exception\n\nfloat max_congestion in \"[0,1]\"\n\nfloat max_density in \"[0,1]\"\n\nstring_list max_displacement\n\nint min_filler_width in \"[0,4]\"\n\nenum readiness_check_level in \"hard soft\"",
                "keywords": "",
                "content": "Arguments\n-max_displacement Set max displacement constraints for eco inst and original inst in max_displacement_value the design, which decide the specific size of search region to find place for inserted buffer.\n\n-ip_pin_exception true|false Due to correlation and computation effort consideration, legalization engine has internal value control of max_displacement. But for pin of IP cell(LEF BLOCK type cell), it may be far away from its boundary or be covered by large placement blockage, the area decided by max_displacement_value (decided by -max_displacement) may have no space for standard cell; to insert buffer at such pin, user can set this flag, and legalization engine will automatically enlarge search region to find place for inserted buffer.\n\nDescription\nThis list for -max_displacement constraint must contain exact two values, with first one being used to define max_displacement_value for eco inst and second one being used to define max_displacement_value for original inst of the design. The string can either be a float, like 5.0, which means 5.0 micron. Also, it can be a float followed by a letter t or T, like 150t, which means the max_displacement_value is 150*track_pitch, with track_pitch being the routing track pitch value of the first horizontal routing layer. By default, the max_displacement_value for the design is {100t 0}; Internally, there is a maximum constraint, the largest max_displacement for the design is {1000t 50t}. Please note, if big max_displacement_value set, it will cause long runtime.",
                "chunk_size": 494
            },
            {
                "doc_id": "_xtop_handbook_0171",
                "chunk_id": "_xtop_handbook_0171_0003",
                "summary": "Commands\n\nName\nset_placement_constraint --Set placement constraint for given design.\n\nSynopsis\nset_placement_constraint [ -design design_name [ -max_density max_density_value [-density_region max_density_region]]] [-max_displacement max_displacement_value] [-ip_pin_exception ip_pin_exception_value] [- max_congestion max_congestion_value] [-min_filler_width min_filler_width_value] [- readiness_check_level readiness_check_level_value]\n\npointf_list density_region\n\nstring design\n\nbool ip_pin_exception\n\nfloat max_congestion in \"[0,1]\"\n\nfloat max_density in \"[0,1]\"\n\nstring_list max_displacement\n\nint min_filler_width in \"[0,4]\"\n\nenum readiness_check_level in \"hard soft\"",
                "keywords": "",
                "content": "Examples\n\n% set_placement_constraint -design cpu -max_displacement {150t 0} \\n                           -max_congestion 0.9        For design cpu, this command will set max displacement allowed of eco inst from its desired place to 150*track_pitch, with track_pitch being first horizontal layer routing pitch.\n\nThe max displacement allowed for original inst in the design is set to 0, which means legalizer will not move original inst of the design. Max congestion is set to 0.9, which means legalizer will not insert buffer into region with routing congestion value larger than 0.9.\n\n% set_placement_constraint -design A_CORE -max_density 0.85       \n\nFor design A_CORE, this command set max placement density threshold to 0.85 for the whole design area.\n\n% set_placement_constraint -design B_CORE -max_density 0.6 \\n                           -density_region {(0, 0) (30, 30)}\n% set_placement_constraint -design B_CORE -max_density 0.5 \\n                           -density_region {(80, 80) (100, 100)}       \n\nFor design B_CORE, these two commands will set placement density threshold in two rect regions, with density threshold as 0.6 and 0.5 respectively.\n\n% set_placement_constraint -design A_CORE -readiness_check_level soft        For design A_CORE, this command set placement readiness check level to soft.",
                "chunk_size": 468
            },
            {
                "doc_id": "_xtop_handbook_0172",
                "chunk_id": "_xtop_handbook_0172_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_placement_spacing_label --Set placement label for the given cells.\n\nSynopsis\nset_placement_spacing_label -name label_name -side cell_side -\nref_cells ref_cell_names [ -row row_index_on_cell | -range\nbottom_top_label_range_on_cell ]\n\nstring name\n\nfloat_list range\n\nstring_list ref_cells\n\nint row in \"[0,127]\"\n\nenum side in \"left right both bottom top\", while \"both\" means left and right\n\nArguments\n-name label_name Label/edge name to set.\n\n-range Only used for bottom or top label to define range of the label on the bottom_top_label_range_on_cell cell. It is a two value list, with first one denoting left bound of the range and second one denoting right bound of the range.\n\n-ref_cells ref_cell_names Full names of reference cells to set labels for.\n\n-row row_index_on_cell For multi-row cell, suppose number of rows this cell occupies is\nN, then value of this parameter should be one in [0, N-1], with 0\ndenoting bottom row(bit 1) and N-1 denoting top row(bit N).\n\n-side cell_side Specify which side of the cell to set label.\n\nDescription\nThis command set label name for the given side of the cells specified by cell names.\n\nExamples\nThe following example sets placement label for the given cell.\n\n% set_placement_spacing_label -name DEL3B_L \\\n    -side left -ref_cells [get_ref_cells DEL3B*]\n% set_placement_spacing_label -name DEL3B_R \\\n    -side right -ref_cells [get_ref_cells DEL3B*]\n% set_placement_spacing_label -name DEL3B_Side \\\n    -side both -ref_cells [get_ref_cells DEL3B*]\n% set_placement_spacing_label -name DEL3B_Top_Side \\\n    -side top -ref_cells [get_ref_cells DEL3B*] -range {0 0.09}",
                "chunk_size": 412
            },
            {
                "doc_id": "_xtop_handbook_0173",
                "chunk_id": "_xtop_handbook_0173_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_placement_spacing_rule --Set placement spacing label rule.\n\nSynopsis\nset_placement_spacing_rule value -labels cell_side_labels [-unit spacing_unit]\n[ -adjacent_rows | -halo ]\n\nflag adjacent_rows\n\nflag halo\n\nstring_list labels\n\nenum unit in \"site micron\"\n\nfloat_list value\n\nArguments\n-adjacent_rows Specify if it is a adjacent-row spacing rule.\n\n-halo Specify if it is a halo spacing rule.\n\n-labels cell_side_labels Label names of cells to set spacing rule.\n\n-unit spacing_unit Specify the unit of the spacing range number, either site or micron.\nsite by default.\n\nvalue Two value of the rule, first is whether can abut(0/1), second is min\nsites spacing - 1.\n\nDescription\nThis command set placement spacing label rule for the given labels with given values.\n\nExamples\nThe following example sets placement spacing label rule.\n\n% set_placement_spacing_rule -labels {DEL3B_L DEL3B_R} {1 3}\n      \n\n212",
                "chunk_size": 208
            },
            {
                "doc_id": "_xtop_handbook_0174",
                "chunk_id": "_xtop_handbook_0174_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_reference_corner --Set reference corner.\n\nSynopsis\nset_reference_corner corner_name\n\nstring corner_name\n\nArguments\ncorner_name Indicates the corner name.\n\nDescription\nThis command set a reference corner.\n\nExamples\nThe following example sets reference corner as slow.\n\n% set_reference_corner slow\n      \n\nSee Also\ncreate_corner remove_corner get_reference_corner\n\n213",
                "chunk_size": 74
            },
            {
                "doc_id": "_xtop_handbook_0175",
                "chunk_id": "_xtop_handbook_0175_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_reference_mode --Set reference mode.\n\nSynopsis\nset_reference_mode mode_name\n\nstring mode_name\n\nArguments\nmode_name Indicates the mode name.\n\nDescription\nThis command set a reference mode.\n\nExamples\nThe following example sets reference mode as func.\n\n% set_reference_mode func\n      \n\nSee Also\ncreate_mode remove_mode get_reference_mode\n\n214",
                "chunk_size": 74
            },
            {
                "doc_id": "_xtop_handbook_0176",
                "chunk_id": "_xtop_handbook_0176_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_reference_scenario --Set reference scenario.\n\nSynopsis\nset_reference_scenario scenario_name\n\nstring scenario_name\n\nArguments\nscenario_name Indicates the scenario name.\n\nDescription\nThis command set a reference scenario.\n\nExamples\nThe following example sets reference scenario as func_worst.\n\n% set_reference_scenario func_worst\n      \n\nSee Also\ncreate_scenario remove_scenario get_reference_scenario\n\n215",
                "chunk_size": 78
            },
            {
                "doc_id": "_xtop_handbook_0177",
                "chunk_id": "_xtop_handbook_0177_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_removable_fillers --Set those cells matched with the specified patterns to be removable during ECO\nand optimization process.\n\nSynopsis\nset_removable_fillers [-append] cell_names\n\nflag append\n\nstring_list cell_names\n\nArguments\n-append Set removable filler in append mode.\n\ncell_names Wildcard patterns to match the library cells.\n\nDescription\nThis command sets those cells matched with the specified patterns to be removable during ECO and\noptimization process. The cells are matched with reference library cell name, and those cells set as fixed\nor locked are not included.\n\nDuring the ECO and optimization process, it will the space occupied by these fillers, and write the\ncorresponding commands for removing them when exporting the scripts.\n\nSpecify an empty string list to clear all the removable fillers.\n\nIt is needed to run this command between link_reference_library and import_designs.\n\nExamples\nThe following example specifies some buffers to be removable fillers.\n\n% link_reference_library ...\n% set_removable_fillers {FILLX2 FILLX4 DCAPX8 DCAPX12}\nSet 4 cells as removable.\n% ...\n% import_designs\n      \n\nThe following example shows how to clear all the removable fillers.\n\n% set_removable_fillers {}\nSet 0 cells as removable.\n      \n\nSee Also\nreport_removable_fillers\n\n216",
                "chunk_size": 280
            },
            {
                "doc_id": "_xtop_handbook_0178",
                "chunk_id": "_xtop_handbook_0178_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_setup_extra_derate --Set setup extra derate value for specified scenarios.\n\nSynopsis\nset_setup_extra_derate value [-scenario scenario_list]\n\nstring_list scenario\n\nfloat value in \"[1,1.2]\"\n\nArguments\n-scenario scenario_list It can specify one or several scenarios.\n\nvalue Set setup extra derate value for scenarios.\n\nDescription\nThis command sets setup extra derate value for specified scenarios. it has two methods which can set\nuniform derate value for all scenarios or set derate value for one or several scenarios. this value will affect\ndelay calculation.\n\nIf command not called, or if scenario is not covered when set, the default extra derate will be 1.0.\n\nDerate will be overwritten if the command called a second time.\n\nExamples\nThe following example sets setup extra derate value for all scenarios.\n\n%set_setup_extra_derate 1.1\n      \n\nThe following example sets setup extra derate to 1.05 for func_slow, and 1.02 for other scenarios.\n\n%set_setup_extra_derate 1.02\n\n%set_setup_extra_derate -scenario {func_slow} 1.05\n      \n\nSee Also\nreport_setup_extra_derate\n\n217",
                "chunk_size": 257
            },
            {
                "doc_id": "_xtop_handbook_0179",
                "chunk_id": "_xtop_handbook_0179_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_site_map --Set site map for design.\n\nSynopsis\nset_site_map [-design design_name] site_map\n\nstring design\n\nstring_list site_map\n\nArguments\n-design design_name Design to set site map.\n\nsite_map Site map in pairs.\n\nDescription\nThis command sets the site map for designs. Some PR tools output a meaningless site name while exporting\nDEF files. It needs to specify a site map from DEF to those in the LEF library if the sites are not matched.\n\nThe site map is given in a string list with each pair from DEF to reference library. If multiple sites have\nthe same size, the site map can be set only once. It won't affect the legalization. If the design is specified,\n1 unit can only be mapped to 1 LEF site for the design. For multiple mappings, only the last mapped LEF\nsite will be taken. If the design is not specified, it will be set for all designs in the workspace.\n\nThis command must be put right before import_designs, which uses site mappings directly.\n\nExamples\nThe following example shows how to set global site map for all designs.\n\n% set_site_map \"unit core12T\"\n      \n\nThe following example shows how to set the site map for specific design.\n\n% set_site_map -design tst \"unit core9T unit2 core12T\"\n      \n\nSee Also\nreport_site_map\n\n218",
                "chunk_size": 289
            },
            {
                "doc_id": "_xtop_handbook_0180",
                "chunk_id": "_xtop_handbook_0180_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_skip_scenarios --Set to skip timing of specified scenarios.\n\nSynopsis\nset_skip_scenarios [-min] [-max] scenarios [value]\n\nflag max\n\nflag min\n\nstring_list scenarios\n\nbool value\n\nArguments\n-max Skip max timing for specified scenarios.\n\n-min Skip min timing for specified scenarios.\n\nscenarios Scenarios to skip, matched by wildcard.\n\nvalue Skipped or not, default is true.\n\nDescription\nThis command sets to skip timing of specified scenarios. While one scenario is set to be skipped, the\ncorresponding setup or hold slacks will not be taken into account in ECO flow. However, it will also be\nupdated after ECO to keep integrity of timing.\n\nIf no timing mode is specified, it will act as both of them are specified, and all timing are skipped for\nthis scenario.\n\nExamples\nThe following example sets to skip min and max timing of scenario func_best:\n\n% set_skip_scenarios func_best\nSkip 1 matched scenarios:\n  func_best\n      \n\nThe following example removes the setting of skipping min timing of scenario func_best:\n\n% set_skip_scenarios func_best -min false\nSkip 1 matched scenarios:\n  func_best\n      \n\nSee Also\nreport_skip_scenarios\n\n219",
                "chunk_size": 255
            },
            {
                "doc_id": "_xtop_handbook_0181",
                "chunk_id": "_xtop_handbook_0181_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_specific_lib_cells --Set specific library cells for specified design.\n\nSynopsis\nset_specific_lib_cells [-design design_name] [ -recursive | -hier_path hier_path_name\n] lib_cells\n\nstring design\n\nstring hier_path\n\nflag recursive\n\ncollection lib_cells\n\nArguments\n-design design_name Design to set specific lib cells.\n\n-hier_path hier_path_name Hierarchy path name of specified design.\n\n-recursive Trace all sub designs recursively.\n\nlib_cells Lib cells to set, matched by wildcard.\n\nDescription\nThis command sets specific library cells for specified design. Once the specific cells are set, the ECO\noperations will look for candidates in this set only.\n\nBy default, this command did NOT trace all the sub designs unless option -recursive is specified. An empty\nlibrary cell set means clear the settings for specified design. While no design is set, it will apply to the\ntop design.\n\n-hier_path is used if user wants to set the lib cells to certain hierarchy path of given design, all instances\nof current and sub hierachy will be honored, but will not trace through sub designs. It will have higher\npriority than full design setting.\n\nExamples\nThe following example shows how to set specified library cells for sub design.\n\n% set_specific_lib_cells -design SUB SP*\n% report_specific_lib_cells\nSUB : 240\n  SPND2D2B\n  SPND2D4B\n  SPBUFD0B\n  ...\n      \nThe following example shows how to set trace all sub designs recursively.\n\n% set_specific_lib_cells -design cpu -recursive SP*\n% report_specific_lib_cells\ncpu : 470\n  SPND2D2B\n  ...\nregs : 240\n  SPND2D2B\n  ...\n     \n\nThe following example shows how to set specific cell by hier_path.\n\n% set_specific_lib_cells -design cpu -hier_path regs BUFFD4*\n% report_specific_lib_cells\ncpu :\n regs : 3\n  BUFFD4EPLVT\n  BUFFD4EP\n  BUFFD4EPHVT\n     \n\nSee Also\nget_specific_lib_cells report_specific_lib_cells purge_specific_lib_cells",
                "chunk_size": 450
            },
            {
                "doc_id": "_xtop_handbook_0182",
                "chunk_id": "_xtop_handbook_0182_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_tech_group --Set technology group for the specified design.\n\nSynopsis\nset_tech_group -design design_name tech_group\n\nstring design\n\nstring tech_group\n\nArguments\n-design design_name Design to set tech group.\n\ntech_group Technology group name to set for the specified design.\n\nDescription\nThis command sets technology group the specified design. Once a design definition is created with\ncommand create_design_definition or define_designs, it will always reference to the libraries linked\nin the default technology group. If technology groups other than the default one have been defined in this\nworkspace, it needs to set correct technology group to reference for each design.\n\nExamples\nSee Also\n\nget_tech_group report_tech_group link_reference_library\n\n222",
                "chunk_size": 152
            },
            {
                "doc_id": "_xtop_handbook_0183",
                "chunk_id": "_xtop_handbook_0183_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_tmlib_cell_property_formula --Set tmlib property formula for trend analyze.\n\nSynopsis\nset_tmlib_cell_property_formula formula_string\n\nstring formula_string\n\nArguments\nformula_string Formula string to set.\n\nDescription\nWhile doing trend analysis, sometimes user want to check if the library is reasonable or not. Commonly,\nthere are six important properties to justify a cell, and there are represented by an uppercase letter\nrespectively.\n\n--A: cell area.\n\n--L: leakage power.\n\n--I: internal power.\n\n--D: cell delay.\n\n--T: output transition.\n\n--C: pin cap.\n\nOnly simple operators are supported in this formula: '+', '-', '*', '/', '^', and '()'. The score formula is set to\n(D+T)*(L+I+A) by default.\n\nExamples\n\n     % set_tmlib_cell_property_formula {(A^0.67+L+I)*(D+T)}\n     \n\nSee Also\nget_tmlib_cell_property_formula set_tmlib_score_formula get_tmlib_score_formula\n\n223",
                "chunk_size": 221
            },
            {
                "doc_id": "_xtop_handbook_0184",
                "chunk_id": "_xtop_handbook_0184_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_tmlib_score_formula --Set tmlib score formula for comparison.\n\nSynopsis\nset_tmlib_score_formula formula_string\n\nstring formula_string\n\nArguments\nformula_string Formula string to set.\n\nDescription\nWhile comparing tmlibs, sometimes it needs to make a decision that which library or cell is better.\nCommonly, there are five important properties to justify the score of a cell, and there are represented by\nan uppercase letter respectively.\n\n--A: cell area.\n\n--L: leakage power.\n\n--I: internal power.\n\n--D: cell delay.\n\n--T: output transition.\n\n--C: pin cap.\n\nAnd with this formula, score values can be calculated for each cell and the whole library.\n\nSince there is no absolute standard for every property, a relative value is use to quantize the score. For\nexample, while comparing cell A with cell B, the area of B is 25% larger than A, the area score of A is\nalways set to 1.0, and area score of B is calculated as 1/(1+0.25) = 0.8.\n\nOnly simple operators are supported in this formula: '+', '-', '*', '/', '^', and '()'. The score formula is set to\n(D+T)*(L+I+A) by default.\n\nExamples\n\n  % set_tmlib_score_formula {(A^0.67+L+I)*(D+T)}      \n      \n\nSee Also\nget_tmlib_score_formula\n\n224",
                "chunk_size": 313
            },
            {
                "doc_id": "_xtop_handbook_0185",
                "chunk_id": "_xtop_handbook_0185_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nset_units --Set unit for length, time, RCL, voltage, current or power.\n\nSynopsis\nset_units [-length unit_str] [-time unit_str] [-resistance unit_str] [-capacitance\nunit_str] [-inductance unit_str] [-voltage unit_str] [-current unit_str] [-power\nunit_str]\n\nstring capacitance\n\nstring current\n\nstring inductance\n\nstring length\n\nstring power\n\nstring resistance\n\nstring time\n\nstring voltage\n\nArguments\n-capacitance unit_str String representative for capacitance.\n\n-current unit_str String representative for current.\n\n-inductance unit_str String representative for inductance.\n\n-length unit_str String representative for length unit.\n\n-power unit_str String representative for power.\n\n-resistance unit_str String representative for resistance.\n\n-time unit_str String representative for time unit.\n\n-voltage unit_str String representative for voltage.\n\nDescription\nThis command sets units for length, time, RCL, voltage, current or power. The units must be set before\nrunning read_timing_data.\n\nWhen setting units, resistance, capacitance and time unit must be consistency. For example, resistance unit\nis kohm, capacitance unit is pf, and time unit must be ns. If user wants to change time unit to ps, will have\nto change resistance unit to ohm at the same time.\n\nExamples\nThe following example sets time unit as ps and resistance unit to ohm:\n% set_units -time ps -resistance ohm\n      \n\nThe following example tries to change only time unit, but failed due to inconsistency:\n\n% set_units -time ps\nError: Time and RC unit not consistency.\n      \n\nSee Also\nreport_units\n\n226",
                "chunk_size": 349
            },
            {
                "doc_id": "_xtop_handbook_0186",
                "chunk_id": "_xtop_handbook_0186_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nswap_design_definition --Swap the order of design definitions.\n\nSynopsis\nswap_design_definition first_design second_design\n\nstring first_design\n\nstring second_design\n\nArguments\nfirst_design First design to swap.\n\nsecond_design Second design to swap.\n\nDescription\nThis command swaps the order of the two specified designs. This is a convenient way to adjust the order\nof design definitions for a hierarchical design.\n\nExamples\nThe following examples show how a 2-level hierarchical design swap design definitions:\n\n% swap_design_definition cpu sub_1\n      \n\nSee Also\ncreate_design_definition\n\n227",
                "chunk_size": 117
            },
            {
                "doc_id": "_xtop_handbook_0187",
                "chunk_id": "_xtop_handbook_0187_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nunlink_reference_library --Unlink reference library files.\n\nSynopsis\nunlink_reference_library [-tech_group grp_name] { -all | files }\n\nflag all\n\nstring tech_group\n\nstring_list files\n\nArguments\n-all Unlinks all files from reference library.\n\n-tech_group grp_name A marker for reference library of different technology.\n\nfiles Files to unlink.\n\nDescription\nThis command unlinks files from reference library. Once the technology LEF file is unlinked, all the files\nin the same technology group will be unlinked.\n\nIf technology group is not specified, files be will be unlinked from the default group.\n\nExamples\nThis is an example of unlink a reference library lef file.\n\n% unlink_reference_library /home/user/library/lef/tech.lef\n      \n\nThis is an example of unlink all of the reference library lef file.\n\n% unlink_reference_library -all\n      \n\nSee Also\nlink_reference_library\n\n228",
                "chunk_size": 188
            },
            {
                "doc_id": "_xtop_handbook_0188",
                "chunk_id": "_xtop_handbook_0188_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nunlink_timing_library --Unlink timing library files.\n\nSynopsis\nunlink_timing_library -corner corner_name [-search_type mode_name] { files | -all }\n\nflag all\n\nstring corner\n\nenum search_type in \"min max min_max\"\n\nstring_list files\n\nArguments\n-all Unlinks all files from reference library.\n\n-corner corner_name Corner to unlink.\n\n-search_type mode_name Search type: min, max, or min_max, default is min_max.\n\nfiles Files to unlink.\n\nDescription\nThis command unlinks timing library files from the specified corner.\n\nExamples\nThe following example unlinks timing library files.\n\n% unlink_timing_library -corner slow ./idb/tutorialwc.idb\n      \n\nSee Also\nlink_timing_library\n\n229",
                "chunk_size": 149
            },
            {
                "doc_id": "_xtop_handbook_0189",
                "chunk_id": "_xtop_handbook_0189_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nzoom_to_highlighted --Zoom layout to the highlighted objects.\n\nSynopsis\nzoom_to_highlighted\n\nDescription\nThis command zooms layout to the highlighted objects. If the GUI is not on or layout is not open, it does\nnothing.\n\nExamples\nThe following example zooms layout to the highlighted objects:\n\n% zoom_to_highlighted\n      \n\n230",
                "chunk_size": 75
            },
            {
                "doc_id": "_xtop_handbook_0190",
                "chunk_id": "_xtop_handbook_0190_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncommit_candidate --Commit specified candidate.\n\nSynopsis\ncommit_candidate -index id_candidate\n\nint index in \"[0,inf)\"\n\nArguments\n-index id_candidate The index of candidate from the table model.\n\nDescription\nThis command will commit specified candidate.\n\nIt will report errors when following happens.\n\n--Number of candidates is zero.\n\n--The given index is larger than number of candidates.\n\nExamples\nThe following example will commit specified candidate (index is 5) from the last table model.\n\n% commit_candidate -index 5\n      \n\n231",
                "chunk_size": 110
            },
            {
                "doc_id": "_xtop_handbook_0191",
                "chunk_id": "_xtop_handbook_0191_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncount_eco_actions --Count the eco actions of the specified types.\n\nSynopsis\nint count_eco_actions [-last_n count] [-types type_list]\n\nint last_n\n\nenum_list types in \"move_cell size_cell exchange_cell insert_buffer remove_buffer insert_dummy_cell\nreconnect_pin insert_buffer_chain split_load split_net\"\n\nArguments\n-last_n count Count in the last n eco actions, a number less than 1 means all.\n\n-types type_list ECO action types to count, empty means all, default is all.\n\nDescription\nThis command counts the eco actions of specified types.  It only counts the manual eco actions, not auto eco actions. If no type is specified, it return the count of all manual eco,\notherwise, only the specified types. While last_n is specified, it counts in the specified range.\n\nExamples\nThe following example counts the size_cell actions.\n\n% count_eco_actions -types size_cell\n7\n      \n\n232",
                "chunk_size": 181
            },
            {
                "doc_id": "_xtop_handbook_0192",
                "chunk_id": "_xtop_handbook_0192_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nexchange_cell --Exchange specified cell instance with the specified cell instances.\n\nSynopsis\nexchange_cell [-design design_name] cell cell_list\n\nstring design\n\ncollection cell\n\ncollection cell_list\n\nArguments\n-design design_name Design for this action.\n\ncell Target Cell.\n\ncell_list Cells to exchange.\n\nDescription\nThis command exchanges the specified instance with a list of specified instances.\n\nSimply, for two specified instances 'A' and 'B', this command will size inst 'A' to the master of inst 'B',\nsize inst 'B' to the master of inst 'A', and exchange their positions. For the specified instance 'A' with a list\nof specified instances {'B','C','D'}, this command will size inst 'A' to the master of inst 'B', size inst 'B' to\nthe master of inst 'C', size inst 'C' to the master of inst 'D', and for the last inst 'D', it will be sized to the\nmaster of inst 'A'. So does their position change.\n\nFor following situations, it will report errors.\n\n--Any of the timing library cells of specified instances is not complete for all corners.\n\n--The target instance is not single.\n\n--Any of the specified instances is not unique in Verilog.\n\n--Any of the specified instances is locked in placement.\n\n--Any of the specified instances is connected to a multi-driven net.\n\nExamples\nThe following example exchange cell regs/dram1/U180/add_buf_1 with specified cells regs/dram1/U181/\nadd_buf_2 and regs/dram1/U181/add_buf_3.\n\n% exchange_cell -design {cpu} regs/dram1/U180/add_buf_1 \\\n            {regs/dram1/U181/add_buf_2 regs/dram1/U181/add_buf_3}\n      \n\n233",
                "chunk_size": 386
            },
            {
                "doc_id": "_xtop_handbook_0193",
                "chunk_id": "_xtop_handbook_0193_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ninsert_buffer --Insert buffer and inverter chain to buffer specified pins on the net.\n\nSynopsis\ninsert_buffer [-design design_name] [-inverter_pair] [-new_cell_names names] [-\nnew_net_names names] [-locations coord] [-force] pin_list lib_cells\n\nstring design\n\nflag force\n\nflag inverter_pair\n\npointf_list locations\n\nstring_list new_cell_names\n\nstring_list new_net_names\n\ncollection pin_list\n\ncollection lib_cells\n\nArguments\n-design design_name Design for this action.\n\n-force Force to insert buffer in different power domain with buffered pin.\n\n-inverter_pair The specified cells to insert are inverters, and will be inserted in pairs.\n\n-locations coord Original locations for the newly created buffers, and should be the same\nsize of lib cell list, or double if inverter pair is specified.\n\n-new_cell_names names Cell names for the newly inserted buffers or inverter pairs, and should\nbe the same size of lib cells, or double if inverter pair is specified .\n\n-new_net_names names Net names for the newly created nets, and should be the same size of lib\ncell list, or double if inverter pair is specified.\n\npin_list Pins to buffer.\n\nlib_cells A list of lib cells to insert.\n\nDescription\nThis command inserts buffer and inverter chain to buffer specified pins on the net.\n\nGenerally, it allows to insert a mixed chain of buffers and an even number of inverters. While inserting\ninverters, for compatibility with other STA tools, it is highly recommended to use option -inverter_pair to\ninsert them in pairs. Otherwise, it cannot write out correct eco scripts for these tools.\n\nWhile option -inverter_pair is specified, the cell list must be inverters and each of them will be inserted\nas pairs.\n\nIf the placement legalization is on, it will try to find correct places for the newly inserted buffers or inverter\npairs in the legalization margin. If failed, by default, these cells will be put just at the specified positions,\nand it will go on updating timing. If the placement legalization is an obligation, you can just turn the\nparameter placement_legalization_obligated on. Thus if any cell failed to legalize, it will report an error\nand revert back.\n\nFor following situations, it will report errors.\n\n--Any of the library cells does not exist.\n\n--The timing library cell is not complete for all corners.\n\n--Any of the specified is not a buffer or inverter.\n\n--The specified pins are not on the same net.\n\n--The net has no driver or more than one driver.\n\n--Buffer more than one pins on a net with equivalent nets.\n\nWhile inserting buffer on a net that crosses physical hierarchies to buffer a hierarchical port, it needs to\nspecify the design that you want to put the buffer in. Otherwise, it will be always put in the upper level.\nFor example, insert a buffer to buffer an input \"I\" of sub block \"CPU\".\n\n% insert_buffer CPU/I BUFX1\n \n\nand\n\n% insert_buffer -design cpu I BUFX1\n \n\nThe first command will insert buffer in the top design, while the second will insert the buffer in design\n\"cpu\".\n\nExamples\nThe following example inserts 2 BUFFD6 to buffer pin dram1/C3/U574/C1 in design regs:\n\n% insert_buffer -design {regs} {dram1/C3/U574/C1} {BUFFD6 BUFFD6}\n      \n\nThe following example inserts BUFFD12 at location (45.247, 57.306) to buffer pin dram1/C3/U574/C1\nin design regs:\n\n% insert_buffer -design {regs} {dram1/C3/U574/C1} {BUFFD12} \\\n                -locations {(45.247, 57.306)}\n      \n\nThe following example inserts INVD16 pair to buffer pin dram1/C3/U574/C1 in design regs:\n\n% insert_buffer -design {regs} {dram1/C3/U574/C1} {INVD16} \\\n                -inverter_pair\n      \n\nThe following example inserts 2 BUFFD6 with specified names for newly inserted buffers and newly\ncreated nets to buffer pin dram1/C3/U574/C1 in design regs:\n\n% insert_buffer -design {regs} {dram1/C3/U574/C1} {BUFFD6 BUFFD6} \\\n                -new_cell_names {eco_buf0 eco_buf1} \\\n                -new_net_names {eco_net0 eco_net1}",
                "chunk_size": 958
            },
            {
                "doc_id": "_xtop_handbook_0195",
                "chunk_id": "_xtop_handbook_0195_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ninsert_dummy_cell --Insert inverter or buffer on the net that contains the specified pin.\n\nSynopsis\ninsert_dummy_cell [-design design_name] [-new_cell_name name] [-location coord] [-force]\npin lib_cell\n\nstring design\n\nflag force\n\npointf_list location\n\nstring_list new_cell_name\n\ncollection pin\n\ncollection lib_cell\n\nArguments\n-design design_name Design for this action.\n\n-force Force to insert dummy cell in different power domain of pins.\n\n-location coord Original location for the newly created dummy cell.\n\n-new_cell_name name Cell name for the newly inserted dummy cell.\n\npin Pin to insert.\n\nlib_cell The lib cell to insert.\n\nDescription\nThis command inserts buffer or inverter on the net that contains the specified pin.\n\nIt only allows to insert single dummy cell for single pin. All the input pins of dummy cell will be connected\nto the net that contains specified pin. And among all path segments on the net, the one that makes the\ndistance between center of all input pins and the net shortest will be connected.\n\nFor following situations, it will report errors.\n\n--The library cell does not exist.\n\n--Any of the specified is not a buffer or inverter.\n\n--The timing library cell is not complete for all corners.\n\n--None or more than one specified pin.\n\n--The size of lib cells is not equal with pins.\n\nExamples\nThe following example inserts BUFFD1 with specified name for newly inserted dummy to pin dram1/C2/\nU10/C1 in design cpu:\n\n% insert_dummy_cell -design {cpu} {dram1/C2/U10/C1} {BUFFD1} \\\n                    -new_cell_name {eco_dummy0}\n      \n\nThe following example inserts a BUFFD2 at location (30.200, 62.870) for inserted dummy to pin dram0/\nU12/A1 in design regs:\n\n% insert_dummy_cell -design {regs} {dram0/U12/A1} {BUFFD2} \\\n                    -location {(30.200, 62.870)}",
                "chunk_size": 432
            },
            {
                "doc_id": "_xtop_handbook_0196",
                "chunk_id": "_xtop_handbook_0196_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nlist_exchange_cell_candidates --List the instance candidates that can be exchanged in legal constraint\nregion.\n\nSynopsis\nlist_exchange_cell_candidates [-design design_name] cell [-by_function] [-filter\nexpression]\n\nflag by_function\n\nstring design\n\nstring filter\n\ncollection cell\n\nArguments\n-by_function Matched cells by function matching pattern instead of by footprint.\n\n-design design_name Design for candidates.\n\n-filter expression Filter for candidates.\n\ncell Cell to exchange. Only single cell is supported.\n\nDescription\nThis command will show the instance candidates that can be exchanged for specified instance.\n\nIf the legal constraint region isn't specified, the region is default legal constraint.\n\nIt will report errors when following happens.\n\n--More than one instance is given.\n\n--The given instance is not exist in specified design.\n\nExamples\nThe following example will list the instance candidates that can be exchanged with regs/dram1/U180/\nadd_buf_1 in design cpu.\n\n% list_exchange_cell_candidates -design {cpu} regs/dram1/U180/add_buf_1\n      \n\n239",
                "chunk_size": 216
            },
            {
                "doc_id": "_xtop_handbook_0197",
                "chunk_id": "_xtop_handbook_0197_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nlist_insert_buffer_candidates --List buffer or inverter candidates that can be inserted.\n\nSynopsis\nlist_insert_buffer_candidates [-design design_name] pin [-inverter] [-dont_use] [-\ngate_array] [-filter expression]\n\nstring design\n\nflag dont_use\n\nstring filter\n\nflag gate_array\n\nflag inverter\n\ncollection pin\n\nArguments\n-design design_name Design where buffer or inverters will be inserted in.\n\n-dont_use Matched candidates including dont_use cells.\n\n-filter expression Filter for candidates.\n\n-gate_array Matched cells for gate array cells. Only valid in post mask eco mode.\n\n-inverter Only inverter candidates.\n\npin Pin to insert. Only single pin is supported.\n\nDescription\nThis command will show the buffer or inverter candidates that can be inserted for specified pin.\n\nIt will report errors when following happens.\n\n--More than one specified pin is given.\n\n--The given pin is not exist in specified design.\n\nExamples\nThe following example will list only inverter candidates that can be inserted at pin U318/I in design cpu,\nincluding dont_use cells.\n\n% list_insert_buffer_candidates -design {cpu} U318/I -inverter -dont_use\n      \n\n240",
                "chunk_size": 245
            },
            {
                "doc_id": "_xtop_handbook_0198",
                "chunk_id": "_xtop_handbook_0198_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nlist_insert_dummy_cell_candidates --List the master candidates that can be inserted.\n\nSynopsis\nlist_insert_dummy_cell_candidates [-design design_name] pin [-inverter] [-dont_use]\n[-gate_array] [-filter expression]\n\nstring design\n\nflag dont_use\n\nstring filter\n\nflag gate_array\n\nflag inverter\n\ncollection pin\n\nArguments\n-design design_name Design where dummy will be inserted in.\n\n-dont_use Matched candidates including dont_use cells.\n\n-filter expression Filter for candidates.\n\n-gate_array Matched cells for gate array cells. Only valid in post mask eco mode.\n\n-inverter Only inverter candidates.\n\npin Pin to insert. Only single pin is supported.\n\nDescription\nThis command will show the master candidates that can be inserted for specified pin.\n\nThe master candidates must be inverter.\n\nIt will report errors when following happens.\n\n--More than one specified pin is given.\n\n--The given pin is not exist in specified design.\n\nExamples\nThe following example will list only inverter candidates that can be inserted at pin U318/I in design cpu,\nincluding dont_use cells.\n\n% list_insert_dummy_cell_candidates -design {cpu} U318/I -inverter -dont_use\n      \n\n241",
                "chunk_size": 247
            },
            {
                "doc_id": "_xtop_handbook_0199",
                "chunk_id": "_xtop_handbook_0199_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nlist_size_cell_candidates --List the master candidates that can be sized.\n\nSynopsis\nlist_size_cell_candidates [-design design_name] cell [-by_function] [-dont_use] [-\ngate_array] [-filter expression]\n\nflag by_function\n\nstring design\n\nflag dont_use\n\nstring filter\n\nflag gate_array\n\ncollection cell\n\nArguments\n-by_function Matched cells by function matching pattern instead of by footprint.\n\n-design design_name Design where the cell will be sized.\n\n-dont_use Matched cells including dont_use cells.\n\n-filter expression Filter for candidates.\n\n-gate_array Matched cells for gate array cells. Only valid in post mask eco mode.\n\ncell Cell to size. Only single cell is supported.\n\nDescription\nThis command will show the master candidates that can be sized for specified cell.\n\nIt will report errors when following happens.\n\n--More than one specified cell is given.\n\n--The given cell is not exist in specified design.\n\nExamples\nThe following example will list the master candidates that U318 can be sized using function matched\nmethod in design cpu, and include dont_use cells.\n\n% list_size_cell_candidates -design {cpu} {U318} -by_function -dont_use\n      \n\n242",
                "chunk_size": 247
            },
            {
                "doc_id": "_xtop_handbook_0200",
                "chunk_id": "_xtop_handbook_0200_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nload_native_eco_files --Load native format eco files in timing irrelevant mode.\n\nSynopsis\nload_native_eco_files file_names [-quiet]\n\nflag quiet\n\nstring_list file_names\n\nArguments\n-quiet Do not output any message when dropping actions.\n\nfile_names Files to load.\n\nDescription\nThis command loads native format eco files without updating timing. It will report a message if eco action\nis in conflict with a previous action and drop the current eco action. If legalization fails, the eco action will\nbe dropped or just leave the cells overlapping. The legalization fail treatment is controlled by parameter\nplacement_legalization_obligated.\n\nExamples\nThe following example shows how to load eco files:\n\n% load_native_eco_files { native_netlist_regs0.txt native_netlist_regs1.txt }\n      \n\nThe following example shows how to load eco files without printing detail messages for dropped actions:\n\n% load_native_eco_files native_netlist_regs.txt -quiet\n      \n\n243",
                "chunk_size": 197
            },
            {
                "doc_id": "_xtop_handbook_0201",
                "chunk_id": "_xtop_handbook_0201_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nmove_cell --Move specified cell instances to new positions.\n\nSynopsis\nmove_cell [-design design_name] { -to to_coord | -delta delta_x_y } cell_list\n\npointf delta\n\nstring design\n\npointf to\n\ncollection cell_list\n\nArguments\n-delta delta_x_y Move cell list with specified delta x and y.\n\n-design design_name Design for this action.\n\n-to to_coord Move cell origin to this position.\n\ncell_list Cells to move.\n\nDescription\nThis command moves specified cell instances to new positions. It will first check if the instances can be\nmoved.\n\nIf the placement legalization is on, it will try to find a legal place around the position specified.\nIf failed, by default, these cells will be put just at the specified positions, and it will go on\nupdating timing. If the placement legalization is an obligation, you can just turn the parameter\nplacement_legalization_obligated on. Thus if any cell failed to legalize, it will report an error and revert\nback.\n\nFor following situations, it will report errors.\n\n--Any of the library cells of the specified instances is not available.\n\n--Any of the timing library cells of specified instances is not complete for all corners.\n\n--Any of the specified instances is locked in placement.\n\n--Any of the specified instances is connected to a multi-driven net.\n\nExamples\nThe following example shows how to move cell by using '-delta' option:\n\n% move_cell -design {cpu} \\\n            -delta {(+38.026, +24.549)} {dram_t2/mem_reg_13__0_}\n\nThe following example shows how to move cell by using coordinates:\n\n% move_cell -design {cpu} \\\n            -to {(338.337,179.483)} {dram_t2/mem_reg_13__0_}",
                "chunk_size": 388
            },
            {
                "doc_id": "_xtop_handbook_0202",
                "chunk_id": "_xtop_handbook_0202_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreconnect_pin --Reconnect pin to specified net.\n\nSynopsis\nreconnect_pin [-design design_name] pin net\n\nstring design\n\ncollection pin\n\ncollection net\n\nArguments\n-design design_name Design for this action.\n\npin Pin to reconnect.\n\nnet Net for pin to reconnect.\n\nDescription\nThis command reconnect pin to the specified net.\n\nFor following situations, it will report errors.\n\n--The specified pin is not an input pin of cell.\n\n--The specified pin is not used as clock pin.\n\n--The specified net is not used as clock net.\n\n--There is no path from the specified pin and net.\n\n--Any of the cells on the path from pin to net is not a buffer or inverter.\n\n--Any of the nets on the path from pin to net has more than one source.\n\n--There are odd inverters on the path from pin to net.\n\nExamples\nThe following example means that pin U1/C1/I reconnect to net n253.\n\n% reconnect_pin -design {cpu} {U1/C1/I} {n253}\n      \n\n246",
                "chunk_size": 223
            },
            {
                "doc_id": "_xtop_handbook_0203",
                "chunk_id": "_xtop_handbook_0203_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nremove_buffer --Remove specified buffer list.\n\nSynopsis\nremove_buffer [-design design_name] cell_list\n\nstring design\n\ncollection cell_list\n\nArguments\n-design design_name Design for this action.\n\ncell_list Buffer or inverter list to remove.\n\nDescription\nThis command removes the specified buffer list from design.\n\nFor following situations, it will report errors.\n\n--Specified cells are not in same module hierarchy.\n\n--Any of the cells is not a buffer or inverter.\n\n--The inverters are not cascaded in pairs.\n\n--The specified cells are not cascaded.\n\n--The internal net has more than one source or sink.\n\n--Both input and output net have equivalent nets assigned or term attached.\n\n--It will introduce a pass through net if the buffers removed.\n\n--The timing library cell are not complete for the cell(s) to remove.\n\nExamples\nThe following example removes 2 buffers from design cpu:\n\n% remove_buffer -design {cpu} \\\n  {dram_t2/ice2_cell_8 dram_t2/ice2_cell_7 dram_t2/ice2_cell_6}\n      \n\n247",
                "chunk_size": 228
            },
            {
                "doc_id": "_xtop_handbook_0204",
                "chunk_id": "_xtop_handbook_0204_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_cell_classification --Report library cell classification.\n\nSynopsis\nreport_cell_classification [ -by_attribute | -by_swap_keywords | -by_sizing_pattern ]\n\nflag by_attribute\n\nflag by_sizing_pattern\n\nflag by_swap_keywords\n\nArguments\n-by_attribute Cell classified by attribute defined by eco_cell_match_attribute.\n\n-by_sizing_pattern Cell classified by eco_cell_nominal_sizing_pattern.\n\n-by_swap_keywords Cell classified by eco_cell_nominal_swap_keywords.\n\nDescription\nThis command reports library cell classification. Library cells can be grouped by defined attribute, or\nswap keywords, or sizing pattern. Only matched cells within same group can be swapped or sized during\noptimization.\n\nPlease note, eco_buffer_group setting could affect the classification result.\n\nExamples\nThe following example displays a report of the cell classification by attribute.\n\n% report_cell_classification -by_attribute\nClassify by: footprint\nan2d1 : 8\n  AN2D0BX2T  AN2D1BX4T ...\ninvd1 : 16\n...\n\n% set_parameter eco_cell_match_attribute {pin_function}\n% report_cell_classification -by_attribute\nClassify by: pin_function\nA1=;A2=;A3=;A4=;Z=(((A1 A2) A3) A4); : 6\n  AN4D0X12T  AN4D1X12T  AN4D2X12T  AN4D4X12T  AN4D8X12T  AN4XD1X12T\n...\n      \n\nThe following example displays a report of the cell classification by sizing pattern.\n\n% set_parameter eco_cell_nominal_sizing_pattern {X([0-9]+)T}\n\n% report_cell_classification -by_sizing_pattern\nPattern: 'X([0-9]+)T'\nAN2DX12T: 5\n  AN2D8X12T  AN2D4X12T  AN2D2X12T  AN2D1X12T  AN2D0X12T\nAN3DX12T: 5\n  AN3D8X12T  AN3D4X12T  AN3D2X12T  AN3D1X12T  AN3D0X12T\n...\n      \nThe following example displays a report of the cell classification by swap keywords.\n\n% set_parameter eco_cell_nominal_swap_keywords {LVT HVT}\n% report_cell_classification -by_swap_keywords\nKeywords: 'LVT'  'HVT'\nADDFX1: 2\n  ADDFX1LVT  ADDFX1HVT\n...\n      \n\nSee Also\neco_cell_match_attribute eco_cell_nominal_swap_keywords eco_cell_nominal_sizing_pattern\neco_buffer_group report_matched_cells",
                "chunk_size": 597
            },
            {
                "doc_id": "_xtop_handbook_0205",
                "chunk_id": "_xtop_handbook_0205_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_eco_actions --Report eco actions of the specified range and types.\n\nSynopsis\nreport_eco_actions [-last_n count] [-types type_list] [-top_n count] [-sort_by\nsort_type]\n\nint last_n\n\nenum sort_by in \"count area\"\n\nint top_n in \"[0,inf)\"\n\nenum_list types in \"move_cell size_cell exchange_cell insert_buffer remove_buffer insert_dummy_cell\nreconnect_pin insert_buffer_chain split_load split_net\"\n\nArguments\n-last_n count Report in the last n eco actions, a number less than 1 means all.\n\n-sort_by sort_type The sort factor, can be increased cell count, or area, default is area.\n\n-top_n count Top n in descending order of specified sort type.\n\n-types type_list ECO action types to report, empty means all, default is all.\n\nDescription\nThis command reports eco actions of the specified range and types. While top_n is specified, it will report\nthe top n actions in the specified action list in the descending order of the specified sorting type.\n\nExamples\nThe following example reports the last 10 size_cell actions and sort the top 5 actions by area.\n\n% report_eco_actions -last_n 10 -types size_cell \\\n                     -top_n 7 -sort_by area\nsize cell\ndesign    : cpu\ncell name : regs/dram1/C3/U454\noriginal  : INVD1BTH\ncurrent   : INVD8BTH\n\nsize cell\ndesign    : cpu\ncell name : regs/dram1/U149/add_buf_2\noriginal  : BUFFD0BTH\ncurrent   : BUFFD6BTH\n...",
                "chunk_size": 349
            },
            {
                "doc_id": "_xtop_handbook_0206",
                "chunk_id": "_xtop_handbook_0206_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_matched_cells --Report matched library cells for the specified cell.\n\nSynopsis\nreport_matched_cells [ -by_attribute | -by_swap_keywords | -by_sizing_pattern ] cell_name\n\nflag by_attribute\n\nflag by_sizing_pattern\n\nflag by_swap_keywords\n\nstring cell_name\n\nArguments\n-by_attribute Cell classified by attribute defined by eco_cell_match_attribute.\n\n-by_sizing_pattern Cell classified by eco_cell_nominal_sizing_pattern.\n\n-by_swap_keywords Cell classified by eco_cell_nominal_swap_keywords.\n\ncell_name Cell name to get matched cells.\n\nDescription\nThis command reports matched library cells for the specified cell. Library cells can be grouped by defined\nattribute, or swap keywords, or sizing pattern. Only matched cells within same group can be swapped or\nsized during optimization.\n\nPlease note, eco_buffer_group setting could affect the classification result.\n\nExamples\nThe following example reports the library cells in the same group of specified cell by attribute.\n\n% report_matched_cells -by_attribute IOA21X4THVT\nMatched cells (self included): 8\n  IOA21X0T\n  IOA21X0THVT\n  IOA21X1T\n  IOA21X1THVT\n  IOA21X2T\n  IOA21X2THVT\n  IOA21X4T\n  IOA21X4THVT\n      \n\nSee Also\neco_cell_match_attribute eco_cell_nominal_swap_keywords eco_cell_nominal_sizing_pattern\neco_buffer_group report_cell_classification\n\n251",
                "chunk_size": 325
            },
            {
                "doc_id": "_xtop_handbook_0207",
                "chunk_id": "_xtop_handbook_0207_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nsize_cell --Size specified cell instances to the specified cell.\n\nSynopsis\nsize_cell [-design design_name] [-location coord...] cell_list lib_cell\n\nstring design\n\npointf location\n\ncollection cell_list\n\ncollection lib_cell\n\nArguments\n-design design_name Design for this action.\n\n-location... coord Location for the cell.\n\ncell_list Cells to size.\n\nlib_cell Library cell to size to.\n\nDescription\nThis command sizes the specified instances to the specified cell. It will first check if the specified instances\ncan be changed, and the specified master is legal.\n\nIf the placement legalization is on, it will try to find a correct place for the changed cell in the\nlegalization margin. If failed, by default, these cells will be put just at the specified positions, and it will\ngo on updating timing. If the placement legalization is an obligation, you can just turn the parameter\nplacement_legalization_obligated on. Thus if any cell failed to legalize, it will report an error and revert\nback.\n\nFor following situations, it will report errors.\n\n--Any of the library cells of the specified instances is not available.\n\n--Any of the timing library cells of specified instances is not complete for all corners.\n\n--The library for the specified cell is not available.\n\n--The timing library for the specified cell is not complete for all corners.\n\n--Any of the specified instances is not unique in Verilog.\n\n--Any of the specified instances is locked in placement.\n\n--Any of the specified instances is connected to a multi-driven net.\n\n--Function of the specified lib cell mismatches with original.\n\nThe following example size regs/dram1/U181/add_buf_4 to BUFFD12BTH, with user specified location.\n\n% size_cell -design {cpu} -location {(20.772, 179.597)} \\\n            {regs/dram1/U181/add_buf_4} {BUFFD12BTH}",
                "chunk_size": 403
            },
            {
                "doc_id": "_xtop_handbook_0209",
                "chunk_id": "_xtop_handbook_0209_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nsplit_load --Split loads of net into specified groups.\n\nSynopsis\nsplit_load [-design design_name] [-inverter_pair] [-new_cell_names names...] [-new_net_names\nnames...] [-locations coord...] -pin_group pin_list... -lib_cell cell_name\n\nstring design\n\nflag inverter_pair\n\ncollection lib_cell\n\npointf_list locations\n\nstring_list new_cell_names\n\nstring_list new_net_names\n\ncollection pin_group\n\nArguments\n-design design_name Design for this action.\n\n-inverter_pair The specified cell to insert is inverter, and will be inserted in pair.\n\n-lib_cell cell_name Lib cell for the buffer.\n\n-locations... coord Original location for the newly inserted buffer, and should be in\npairs for inverters.\n\n-new_cell_names... names Cell name for the newly inserted buffer, and should be in pairs for\ninverters.\n\n-new_net_names... names Net name for the newly inserted buffer, and should be in pairs for\ninverters.\n\n-pin_group... pin_list One group of pins to buffer.\n\nDescription\nThis command split net into specified groups.\n\nIt optimizes fanout. Since large fanout can cause other violations like transition violations, it may helps to fix these violations.\n\nIf the placement legalization is on, it will try to find correct places for each newly created buffer or inverter\npair in legalization margin. If failed, by default, these cells will be put just at the specified positions, and it\nwill go on updating timing. If the placement legalization is an obligation, you can just turn the parameter\nplacement_legalization_obligated on. Thus if any cell failed to legalize, it will report an error and revert\nback.\n\nFor following situations, it will report errors.\n\n--The library cell does not exist.\n\n--The timing library cell is not complete for all corners.\n\n--Specified is not a buffer or inverter.\n\n--The specified pins are not on the same net.\n\n--The net has no driver or more than one driver.\n\n--The net has equivalent net.\n\nExamples\nThe following example splits 3 loads into two pin_groups with user specified locations.\n\n% split_load -design {top} -lib_cell {BUFD8BTH} \\\n             -pin_group {U1/instA/I U1/instB/I} \\\n             -locations {(882.602, 3183.335)}   \\\n             -pin_group {U0/instC/I}            \\\n             -locations {(1140.736, 3165.997)}",
                "chunk_size": 502
            },
            {
                "doc_id": "_xtop_handbook_0210",
                "chunk_id": "_xtop_handbook_0210_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nsplit_net --Split net into several segments by specified rule.\n\nSynopsis\nsplit_net [-design design_name] [-scenario scenario_name] net -lib_cell cell_name -rule\nsplit_rule -segment split_segment_count\n\nstring design\n\ncollection lib_cell\n\nenum rule in \"wire_length cap\"\n\nstring scenario\n\nint segment in \"[2,inf)\"\n\ncollection net\n\nArguments\n-design design_name Design for this action.\n\n-lib_cell cell_name Lib cell for the buffer.\n\n-rule split_rule Split rule: wire_length, cap.\n\n-scenario scenario_name Scenario for calculating capacitance.\n\n-segment split_segment_count Split the specified net into n segments.\n\nnet Net to split.\n\nDescription\nSplit net is an efficient method to fix transition violations for long nets, especially for long nets which do\nnot have branches or have very few short branches.\n\nThis command split net into several segments by wire length or capacitance with specified buffer or\ninverter in manual eco (different in auto eco). For each segment, the wire length or total capacitance should be the same. However, for nets\nwhich have many branches, due to the tree structure of net, the segment length or capacitance may be less\nthan the average value, and the segment count may be more than the specified count. Also, if inverter is\nused to split net, extra inverters may be inserted to keep the correct polarity.\n\nIf the placement legalization is on, it will try to find correct places for each newly created buffer or inverter\nin legalization margin. If failed, by default, these cells will be put just at the specified positions, and it\nwill go on updating timing. If the placement legalization is an obligation, you can just turn the parameter\nplacement_legalization_obligated on. Thus if any cell failed to legalize, it will report an error and revert\nback.\n\nFor following situations, it will report errors.\n\n--The library cell does not exist.\n\n--The timing library cell is not complete for all corners.\n\n--Specified is not a buffer or inverter.\n\n--The net has no driver or more than one driver.\n\n--The net has equivalent net.\n\n--The net has no complete route.\n\n--The net has been touched by previous eco actions.\n\nExamples\nThe following example uses the buffer to split one net into 3 segments by wire length.\n\n% split_net -design {cpu} -lib_cell {BUFFX4} -segment 3 \\\n            -rule wire_length {sub/C32/n246}\n      \n\nThe following example uses the buffer to split one net into 5 segments by capacitance.\n\n% split_net -design {cpu} -lib_cell {BUFFX6} -segment 5 \\\n            -rule cap -scenario func_fast {n42}\n    \n\n257",
                "chunk_size": 567
            },
            {
                "doc_id": "_xtop_handbook_0211",
                "chunk_id": "_xtop_handbook_0211_0001",
                "summary": "Commands\n\nName\nsummarize_capacitance_violations --Summarize the information of capacitance violations in design.\n\nSynopsis\nsummarize_capacitance_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-with_distribution Print a slack distribution histogram.\n\npin_list Pins to summarize.\n\nDescription\nThis command summarizes the information of capacitance violations in design. It will output the violation count, worst slack, and total negative slack.\n\nWhile pins are specified, it will only summarize the pins in the pin list.",
                "chunk_size": 219
            },
            {
                "doc_id": "_xtop_handbook_0211",
                "chunk_id": "_xtop_handbook_0211_0002",
                "summary": "Commands\n\nName\nsummarize_capacitance_violations --Summarize the information of capacitance violations in design.\n\nSynopsis\nsummarize_capacitance_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-clock Report violations on clock network.\n\n-data_path Report violations on data path.\n\nDescription\nThe option -clock and -data_path represent the capacitance violations on clock network and data path respectively. If none of them is specified, it acts as both of them are specified.",
                "chunk_size": 214
            },
            {
                "doc_id": "_xtop_handbook_0211",
                "chunk_id": "_xtop_handbook_0211_0003",
                "summary": "Commands\n\nName\nsummarize_capacitance_violations --Summarize the information of capacitance violations in design.\n\nSynopsis\nsummarize_capacitance_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-as_reference Set current summary as a reference for later summary.\n\n-with_delta Report delta to the reference if possible.\n\n-with_reference Report the reference in the same table if exists.\n\nDescription\nWhile the option -with_delta or -with_reference is on, it will try to find the matched reference record, and report the difference according to the reference value of it. While option -as_reference is on, current summary will be set as reference.",
                "chunk_size": 247
            },
            {
                "doc_id": "_xtop_handbook_0211",
                "chunk_id": "_xtop_handbook_0211_0004",
                "summary": "Commands\n\nName\nsummarize_capacitance_violations --Summarize the information of capacitance violations in design.\n\nSynopsis\nsummarize_capacitance_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-io_only Only summarize those endpoints on io paths.\n\n-r2r_only Only summarize those endpoints on r2r paths.\n\nDescription\nBy default, all pins are taken into account in the summary. Also you can summarize the violations related to io or internal r2r paths respectively by specifying option -io_only or -r2r_only. However, the criterion to identify whether a pin is on io or internal path is not well defined, and XTop just follows the timing data dumped from STA tools.",
                "chunk_size": 261
            },
            {
                "doc_id": "_xtop_handbook_0211",
                "chunk_id": "_xtop_handbook_0211_0005",
                "summary": "Commands\n\nName\nsummarize_capacitance_violations --Summarize the information of capacitance violations in design.\n\nSynopsis\nsummarize_capacitance_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-with_top_n count Also report the top n worst endpoints.\n\n-with_fail_reason Report fail reason on each top n pin.\n\nDescription\nOnce -with_top_n is specified, it will display the information of top n violated pins. If a corresponding automatic fix flow has been applied, fail reasons can also be displayed for each top n pin with option -with_fail_reason.",
                "chunk_size": 233
            },
            {
                "doc_id": "_xtop_handbook_0211",
                "chunk_id": "_xtop_handbook_0211_0006",
                "summary": "Commands\n\nName\nsummarize_capacitance_violations --Summarize the information of capacitance violations in design.\n\nSynopsis\nsummarize_capacitance_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-exclude_dont_touch Do not take those pins marked as dont touch into account.\n\nDescription\nWhile option -exclude_dont_touch is specified, those endpoints that already marked as dont touch will be ignored in the summary. Notice that it only takes the dont touch attribute on pin, and does NOT care about cells and nets. If any doubt on this, please use command is_dont_touch to verify.",
                "chunk_size": 241
            },
            {
                "doc_id": "_xtop_handbook_0211",
                "chunk_id": "_xtop_handbook_0211_0007",
                "summary": "Commands\n\nName\nsummarize_capacitance_violations --Summarize the information of capacitance violations in design.\n\nSynopsis\nsummarize_capacitance_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Examples\nThe following example summarizes the information of capacitance violations and set current summary as a reference for later summary:\n\n% summarize_capacitance_violations -as_reference ### capacitance summary ### Scenario        Count     Worst       TNS ------------------------------------------ total             135    -1.217    -7.737   func_best       122    -1.217    -7.519   func_worst      127    -1.080    -7.402       \n\nThe following example summarizes the information of capacitance violations on clock network:\n\n% summarize_capacitance_violations -clock       \n\nThe following example summarizes the information of capacitance violations on data path:\n\n% summarize_capacitance_violations -data_path\n\nThe following example summarizes the information of capacitance violations and reports the top 5 worst endpoints:\n\n% summarize_capacitance_violations -with_top_n 5 ### capacitance summary ### Scenario        Count     Worst       TNS ------------------------------------------ total             135    -1.217    -7.737   func_best       122    -1.217    -7.519   func_worst      127    -1.080    -7.402 ### capacitance top 5 endpoints ###  Slack    Scenario     Value    Constraint    Name\n-------------------------------------------------------------- -1.217    func_best    2.311         0.095    U316/Z -0.786    func_best    1.965         0.190    U395/Z -0.568    func_best    0.215         0.047    clk_gen_u0/U4/Z -0.439    func_best    0.329         0.190    U325/ZN -0.122    func_best    0.168         0.046    regs/U9/ZN       \n\nThe following example summarizes the information of capacitance violations on data path with reference and delta value:\n\n% summarize_capacitance_violations -with_reference -with_delta \\n                                   -data_path ### capacitance summary ### Scenario  Count Count0 D_Count    Worst  Worst0  D_Worst   TNS  ... ------------------------------------------------------------- total         1   131  -130     | -0.005 -0.139  +0.134  | -0.005 ...   func_best   1   118  -117     | -0.002 -0.139  +0.138  | -0.002 ...   func_worst  1   123  -122     | -0.005 -0.135  +0.130  | -0.005 ...",
                "chunk_size": 816
            },
            {
                "doc_id": "_xtop_handbook_0212",
                "chunk_id": "_xtop_handbook_0212_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nsummarize_design_area --Summarize cell area information of design.\n\nSynopsis\nsummarize_design_area [-as_reference] [-with_delta] [-with_reference] [-recursive]\n\nflag as_reference\n\nflag recursive\n\nflag with_delta\n\nflag with_reference\n\nArguments\n-as_reference Set current summary as a reference for later summary.\n\n-recursive Report from top design as if all sub designs are flattened.\n\n-with_delta Report delta to the reference if possible.\n\n-with_reference Report the reference in the same table if exists.\n\nDescription\nThis command summarizes cell area information of design. It will output the cell count, area, and density\nof design.\n\nWhile the option -with_delta or -with_reference is on, it will try to find the matched reference record,\nand report the difference according to the reference value of it. While option -as_reference is on, current\nsummary will be set as reference.\n\nExamples\nThe following example summarizes the information of design area and set current summary as a reference\nfor later summary:\n\n% summarize_design_area -as_reference\n### design: SUB_MODULE ###\nCount        Area    Density\n-----------------------------\n  378    6036.000    46.995%\n### design: TOP_MODULE ###\nCount         Area    Density\n------------------------------\n 1270    39023.360    46.529%\n      \n\nThe following example summarizes the information of design area including all sub designs of the top\ndesign:\n\n% summarize_design_area -recursive -as_reference \n### design: TOP ###\nCount         Area    Density\n------------------------------\n 2024    25407.360    30.294%\n      \n\nThe following example summarizes the information of design area with previous reference and delta value:\n\n% summarize_design_area -with_delta -with_reference \n### design: SUB_MODULE ###\nCount  Count0  D_Count   Area  Area0  D_Area        Density  Density0  D_Density\n--------------------------------------------------------------------------------\n210    378     -168    | 5011.00 6036.00 -1025.00 | 40.895% 46.995%  -6.100%\n### design: TOP_MODULE ###\nCount  Count0  D_Count   Area  Area0  D_Area       Density  Density0  D_Density\n-------------------------------------------------------------------------------\n1150   1270    -120    | 38978.24 39023.36 -45.12 | 46.476% 46.529%  -0.054%",
                "chunk_size": 586
            },
            {
                "doc_id": "_xtop_handbook_0213",
                "chunk_id": "_xtop_handbook_0213_0001",
                "summary": "Commands\n\nName\nsummarize_dynamic_power --Summarize dynamic power for the specified modules or cells.\n\nSynopsis\nsummarize_dynamic_power [-as_reference] [-with_delta] [-with_reference] [-with_top_n count] [[ -hier_path_list str_list [-current_hier_only]] | cell_list ]\n\nflag as_reference\n\nflag current_hier_only\n\nstring_list hier_path_list\n\nflag with_delta\n\nflag with_reference\n\nint with_top_n in \"[1,10000)\"\n\ncollection cell_list",
                "keywords": "",
                "content": "Arguments\n-as_reference Set current summary as a reference for later summary.\n\n-current_hier_only Only report dynamic power information of cells in current hierachy.\n\nDescription\nThis command summarizes dynamic power for the specified modules or cells. It will print the cell count, dynamic power (including internal power and switching power).",
                "chunk_size": 175
            },
            {
                "doc_id": "_xtop_handbook_0213",
                "chunk_id": "_xtop_handbook_0213_0002",
                "summary": "Commands\n\nName\nsummarize_dynamic_power --Summarize dynamic power for the specified modules or cells.\n\nSynopsis\nsummarize_dynamic_power [-as_reference] [-with_delta] [-with_reference] [-with_top_n count] [[ -hier_path_list str_list [-current_hier_only]] | cell_list ]\n\nflag as_reference\n\nflag current_hier_only\n\nstring_list hier_path_list\n\nflag with_delta\n\nflag with_reference\n\nint with_top_n in \"[1,10000)\"\n\ncollection cell_list",
                "keywords": "",
                "content": "Arguments\n-with_delta Report delta to the reference if possible.\n\n-with_reference Report also the reference if exists.\n\nDescription\nIf the option -with_delta or -with_reference is specified, it will try to find the matched reference record, and report the difference according to the reference value. If the option -as reference is specified, current summary will be set as reference.",
                "chunk_size": 186
            },
            {
                "doc_id": "_xtop_handbook_0213",
                "chunk_id": "_xtop_handbook_0213_0003",
                "summary": "Commands\n\nName\nsummarize_dynamic_power --Summarize dynamic power for the specified modules or cells.\n\nSynopsis\nsummarize_dynamic_power [-as_reference] [-with_delta] [-with_reference] [-with_top_n count] [[ -hier_path_list str_list [-current_hier_only]] | cell_list ]\n\nflag as_reference\n\nflag current_hier_only\n\nstring_list hier_path_list\n\nflag with_delta\n\nflag with_reference\n\nint with_top_n in \"[1,10000)\"\n\ncollection cell_list",
                "keywords": "",
                "content": "Arguments\n-hier_path_list str_list Hier paths to summarize the dynamic power.\n\ncell_list Cells to summarize the dynamic power.\n\nDescription\nPlease note cell_list and -hier_path_list are mutual exclusive options. If cell_list is specified, it will summarize cells in list. If -hier_path_list is specified, it will summarize modules in list. If both cell_list and -hier_path list are not specified, statistics of the whole design will be printed. If -cur_hier is given, only cells in this module level will be taken into account.",
                "chunk_size": 227
            },
            {
                "doc_id": "_xtop_handbook_0213",
                "chunk_id": "_xtop_handbook_0213_0004",
                "summary": "Commands\n\nName\nsummarize_dynamic_power --Summarize dynamic power for the specified modules or cells.\n\nSynopsis\nsummarize_dynamic_power [-as_reference] [-with_delta] [-with_reference] [-with_top_n count] [[ -hier_path_list str_list [-current_hier_only]] | cell_list ]\n\nflag as_reference\n\nflag current_hier_only\n\nstring_list hier_path_list\n\nflag with_delta\n\nflag with_reference\n\nint with_top_n in \"[1,10000)\"\n\ncollection cell_list",
                "keywords": "",
                "content": "Arguments\n-with_top_n count Report also the top n dynamic power cells.\n\nDescription\nIf -with_top_n is specified, it will also print the information of top n dynamic power cells. There will be an upper bound 10000 for top n to avoid large size of report.",
                "chunk_size": 173
            },
            {
                "doc_id": "_xtop_handbook_0213",
                "chunk_id": "_xtop_handbook_0213_0005",
                "summary": "Commands\n\nName\nsummarize_dynamic_power --Summarize dynamic power for the specified modules or cells.\n\nSynopsis\nsummarize_dynamic_power [-as_reference] [-with_delta] [-with_reference] [-with_top_n count] [[ -hier_path_list str_list [-current_hier_only]] | cell_list ]\n\nflag as_reference\n\nflag current_hier_only\n\nstring_list hier_path_list\n\nflag with_delta\n\nflag with_reference\n\nint with_top_n in \"[1,10000)\"\n\ncollection cell_list",
                "keywords": "",
                "content": "Examples\nThe following example summarizes dynamic power for cells within the hier path list \"A1\", \"A1/B3\", \"A1/ B3/C2\".\n\n%summarize_dynamic_power -hier_path_list {A1 A1/B3 A1/B3/C2} ### hier_path: A1 ### CellType           Count     Internal    Switching    DynamicPower ------------------------------------------------------------------ total                  8    4273.5104     705.9671       4979.4775   Sequential           1    3670.2777     101.9856       3772.2633   Combinational        7     603.2327     603.9815       1207.2142 ### hier_path: A1/B3 ### CellType           Count     Internal    Switching    DynamicPower ------------------------------------------------------------------ total                  8    4275.0508     336.1108       4611.1616   Sequential           1    3679.2404      76.0571       3755.2975   Combinational        7     595.8104     260.0537        855.8641 ### hier_path: A1/B3/C2 ### CellType           Count      Internal    Switching   DynamicPower ------------------------------------------------------------------ total                 10    11584.1675     315.0414     11899.2090   Sequential           3    10988.6548      77.2479     11065.9026   Combinational        7      595.5127     237.7936       833.3063       \n\nThe following example summarizes dynamic power for the whole design and set it as reference summary. Additionally, it will print top 3 dynamic power cells.\n\n%summarize_dynamic_power -as_reference -with_top_n 3 ### design: fibre_ctrl ### CellType             Count      Internal     Switching    DynamicPower ---------------------------------------------------------------------- total              1503397    7.1552e+05    3.3095e+05    1.0465e+06   Sequential        254131    5.3892e+05    36583.6776    5.7551e+05   Combinational    1249266    1.7660e+05    2.9436e+05    4.7096e+05 ### top 3 cells ### Power       Internal    Switching    Name                                          -------------------------------------------- 419.5743    0.0000      419.5743     cell_A 408.7838    0.0000      408.7838     cell_B 408.7838    0.0000      408.7838     cell_C       \n\nThe follow example summarizes dynamic power after optimize_dynamic_power. Since -with_reference is specified, it will print both current and reference summary for convenience of comparison.\n\n%summarize_dynamic_power -with_reference ### design: fibre_ctrl ### CellType             Count      Internal     Internal0      Switching  ... ------------------------------------------------------------------------ ... total              1503397    7.0662e+05    7.0745e+05  |  3.2754e+05    ...   Sequential        254131    5.3922e+05    5.3918e+05  |  36012.4054    ...   Combinational    1249266    1.6740e+05    1.6828e+05  |  2.9153e+05    ...",
                "chunk_size": 1105
            },
            {
                "doc_id": "_xtop_handbook_0213",
                "chunk_id": "_xtop_handbook_0213_0006",
                "summary": "Commands\n\nName\nsummarize_dynamic_power --Summarize dynamic power for the specified modules or cells.\n\nSynopsis\nsummarize_dynamic_power [-as_reference] [-with_delta] [-with_reference] [-with_top_n count] [[ -hier_path_list str_list [-current_hier_only]] | cell_list ]\n\nflag as_reference\n\nflag current_hier_only\n\nstring_list hier_path_list\n\nflag with_delta\n\nflag with_reference\n\nint with_top_n in \"[1,10000)\"\n\ncollection cell_list",
                "keywords": "",
                "content": "The follow example summarizes dynamic power after optimize_dynamic_power. Since -with_reference\nis specified, it will print both current and reference summary for convenience of comparison.\n\n%summarize_dynamic_power -with_reference\n### design: fibre_ctrl ###\nCellType             Count      Internal     Internal0      Switching  ...\n------------------------------------------------------------------------ ...\ntotal              1503397    7.0662e+05    7.0745e+05  |  3.2754e+05    ...\n  Sequential        254131    5.3922e+05    5.3918e+05  |  36012.4054    ...\n  Combinational    1249266    1.6740e+05    1.6828e+05  |  2.9153e+05    ...",
                "chunk_size": 331
            },
            {
                "doc_id": "_xtop_handbook_0214",
                "chunk_id": "_xtop_handbook_0214_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nsummarize_eco_actions --Summarize eco actions and impact on designs.\n\nSynopsis\nsummarize_eco_actions [-last_n count] [-recursive]\n\nint last_n\n\nflag recursive\n\nArguments\n-last_n count The last n action to summarize, a number less than 1 means all.\n\n-recursive Report from top design as if all sub designs are flattened.\n\nDescription\nThis command summarizes eco actions and impact on designs. It will report all the inserted, sized, and\nremoved cell count, corresponding delta area, and density. For hierarchical design, it reports every design\nrespectively by default. While option -recursive is specified, it will report the changes from top design as\nif all sub designs are flattened.\n\nExamples\nThe following example can summarize the last 5 steps of eco actions.\n\n% summarize_eco_actions -last_n 5\n### design: cpu ###\nName                  Count     D_Area    Density    D_Density\n---------------------------------------------------------------\ntotal                     -    +11.040    64.254%      +0.010%\n  inserted                2    +12.960          -      +0.012%\n    CKBUFD0BTH            1     +1.920          -      +0.002%\n    BUFFD12BTH            1    +11.040          -      +0.010%\n  sized                   2     +0.000          -      +0.000%\n  removed                -1     -1.920          -      -0.002%\n    CKBUFD1BTH           -1     -1.920          -      -0.002%\n      \n\n266",
                "chunk_size": 380
            },
            {
                "doc_id": "_xtop_handbook_0215",
                "chunk_id": "_xtop_handbook_0215_0001",
                "summary": "Commands\n\nName\nsummarize_fanout_violations --Summarize the information of fanout violations in design.\n\nSynopsis\nsummarize_fanout_violations [-max_fanout val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_fanout in \"[4,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-max_fanout val Setting max fanout threshold, for slack calculation, use parameter max_fanout if not specified.\n\n-with_distribution Print a slack distribution histogram.\n\nDescription\nThis command summarizes the information of fanout violations in design. It will output the violation count, worst slack, and total negative slack, where slack is calculated by given max fanout threshold. If it is not set, value of parameter max_fanout will be used.",
                "chunk_size": 266
            },
            {
                "doc_id": "_xtop_handbook_0215",
                "chunk_id": "_xtop_handbook_0215_0002",
                "summary": "Commands\n\nName\nsummarize_fanout_violations --Summarize the information of fanout violations in design.\n\nSynopsis\nsummarize_fanout_violations [-max_fanout val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_fanout in \"[4,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-clock Report violations on clock network.\n\n-data_path Report violations on data path.\n\nDescription\nThe option -clock and -data_path represent fanout violations on clock network and data path respectively. If none of them is specified, it acts as both of them are specified.",
                "chunk_size": 229
            },
            {
                "doc_id": "_xtop_handbook_0215",
                "chunk_id": "_xtop_handbook_0215_0003",
                "summary": "Commands\n\nName\nsummarize_fanout_violations --Summarize the information of fanout violations in design.\n\nSynopsis\nsummarize_fanout_violations [-max_fanout val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_fanout in \"[4,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-as_reference Set current summary as a reference for later summary.\n\n-with_delta Report delta to the reference if possible.\n\n-with_reference Report the reference in the same table if exists.\n\nDescription\nWhile the option -with_delta or -with_reference is on, it will try to find the matched reference record, and report the difference according to the reference value of it. While option -as_reference is on, current summary will be set as reference.",
                "chunk_size": 263
            },
            {
                "doc_id": "_xtop_handbook_0215",
                "chunk_id": "_xtop_handbook_0215_0004",
                "summary": "Commands\n\nName\nsummarize_fanout_violations --Summarize the information of fanout violations in design.\n\nSynopsis\nsummarize_fanout_violations [-max_fanout val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_fanout in \"[4,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-io_only Only summarize those endpoints on io paths.\n\n-r2r_only Only summarize those endpoints on r2r paths.\n\nDescription\nBy default, all pins are taken into account in the summary. Also you can summarize the violations related to io or internal r2r paths respectively by specifying option -io_only or -r2r_only. However, the criterion to identify whether a pin is on io or internal path is not well defined, and XTop just follows the timing data dumped from STA tools.",
                "chunk_size": 277
            },
            {
                "doc_id": "_xtop_handbook_0215",
                "chunk_id": "_xtop_handbook_0215_0005",
                "summary": "Commands\n\nName\nsummarize_fanout_violations --Summarize the information of fanout violations in design.\n\nSynopsis\nsummarize_fanout_violations [-max_fanout val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_fanout in \"[4,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-with_top_n count Also report the top n worst endpoints.\n\n-with_fail_reason Report fail reason on each top n pin.\n\nDescription\nOnce -with_top_n is specified, it will display the information of top n violated pins. If a corresponding automatic fix flow has been applied, fail reasons can also be displayed for each top n pin with option -with_fail_reason.",
                "chunk_size": 249
            },
            {
                "doc_id": "_xtop_handbook_0215",
                "chunk_id": "_xtop_handbook_0215_0006",
                "summary": "Commands\n\nName\nsummarize_fanout_violations --Summarize the information of fanout violations in design.\n\nSynopsis\nsummarize_fanout_violations [-max_fanout val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_fanout in \"[4,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-exclude_dont_touch Do not take those pins marked as dont touch into account.\n\nDescription\nWhile option -exclude_dont_touch is specified, those endpoints that already marked as dont touch will be ignored in the summary. Notice that it only takes the dont touch attribute on pin, and does NOT care about cells and nets. If any doubt on this, please use command is_dont_touch to verify.",
                "chunk_size": 257
            },
            {
                "doc_id": "_xtop_handbook_0215",
                "chunk_id": "_xtop_handbook_0215_0007",
                "summary": "Commands\n\nName\nsummarize_fanout_violations --Summarize the information of fanout violations in design.\n\nSynopsis\nsummarize_fanout_violations [-max_fanout val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_fanout in \"[4,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\npin_list Pins to summarize.\n\nDescription\nWhile pins are specified, it will only summarize the pins in the pin list.",
                "chunk_size": 200
            },
            {
                "doc_id": "_xtop_handbook_0215",
                "chunk_id": "_xtop_handbook_0215_0008",
                "summary": "Commands\n\nName\nsummarize_fanout_violations --Summarize the information of fanout violations in design.\n\nSynopsis\nsummarize_fanout_violations [-max_fanout val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_fanout in \"[4,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Examples\nThe following example summarizes the information of fanout violations on data path with default threshold:\n\n% summarize_fanout_violations -data_path ### fanout summary ### Count         Worst           TNS ----------------------------------  1475    -64601.000    -1.432e+05       \n\nThe following example summarizes the information of fanout violations on both data and clock path and set current summary as a reference for later summary, with top 3 worst endpoints listed:\n\n% summarize_fanout_violations -as_reference -max_fanout 64 \\n                              -with_top_n 3 ### fanout summary ### Count         Worst           TNS ----------------------------------   579    -64569.000    -1.476e+05 ### fanout top 3 endpoints ###      Slack        Value    Constraint    Name\n----------------------------------------------------- -64569.000    64633.000        64.000    UX_SCAN_EN -10631.000    10695.000        64.000    SPRSTB  -5615.000     5679.000        64.000    ECLK       \n\nThe following example summarizes the information of fanout violations with previous reference, where the new threshold is set to 128:\n\n% summarize_fanout_violations -with_reference -max_fanout 128 ### fanout summary ### Count  Count0         Worst       Worst0         TNS          TNS0 ------------------------------------------------------------------   198     579    -64505.000   -64569.000  -1.260e+05    -1.476e+05",
                "chunk_size": 590
            },
            {
                "doc_id": "_xtop_handbook_0216",
                "chunk_id": "_xtop_handbook_0216_0001",
                "summary": "Commands\n\nName\nsummarize_gba_violations --Summarize the timing violations of global based analysis.\n\nSynopsis\nsummarize_gba_violations [-with_delta] [-with_reference] [-as_reference] [-exclude_path] [ -r2r_only | -io_only ] [-with_distribution] [-exclude_dont_touch] [ -with_top_n count [- with_fail_reason]] { -setup | -hold } [pin_list]\n\nflag as_reference\n\nflag exclude_dont_touch\n\nflag exclude_path\n\nflag hold\n\nflag io_only\n\nflag r2r_only\n\nflag setup\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-exclude_path Do not take the slack of path into account.\n\n-hold Report the hold timing.\n\n-setup Report the setup timing.\n\n-with_distribution Print a slack distribution histogram.\n\npin_list Pins to summarize.\n\nDescription\nThis command summarizes the timing violations of global based analysis. It will output the violation count, worst slack, total negative slack. While there exists paths through one pin, the worst slack of paths is preferred unless option -exclude_path is specified.\n\nWhile pins are specified, it will only take the endpoints that is in the pin list into account.",
                "chunk_size": 272
            },
            {
                "doc_id": "_xtop_handbook_0216",
                "chunk_id": "_xtop_handbook_0216_0002",
                "summary": "Commands\n\nName\nsummarize_gba_violations --Summarize the timing violations of global based analysis.\n\nSynopsis\nsummarize_gba_violations [-with_delta] [-with_reference] [-as_reference] [-exclude_path] [ -r2r_only | -io_only ] [-with_distribution] [-exclude_dont_touch] [ -with_top_n count [- with_fail_reason]] { -setup | -hold } [pin_list]\n\nflag as_reference\n\nflag exclude_dont_touch\n\nflag exclude_path\n\nflag hold\n\nflag io_only\n\nflag r2r_only\n\nflag setup\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-as_reference Set current summary as a reference for later summary.\n\n-with_delta Report delta to the reference if possible.\n\nDescription\nWhile the option -with_delta or -with_reference is on, it will try to find the matched reference record, and report the difference according to the reference value of it. While option -as_reference is on, current summary will be set as reference.",
                "chunk_size": 237
            },
            {
                "doc_id": "_xtop_handbook_0216",
                "chunk_id": "_xtop_handbook_0216_0003",
                "summary": "Commands\n\nName\nsummarize_gba_violations --Summarize the timing violations of global based analysis.\n\nSynopsis\nsummarize_gba_violations [-with_delta] [-with_reference] [-as_reference] [-exclude_path] [ -r2r_only | -io_only ] [-with_distribution] [-exclude_dont_touch] [ -with_top_n count [- with_fail_reason]] { -setup | -hold } [pin_list]\n\nflag as_reference\n\nflag exclude_dont_touch\n\nflag exclude_path\n\nflag hold\n\nflag io_only\n\nflag r2r_only\n\nflag setup\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-io_only Only summarize those endpoints on io paths.\n\n-r2r_only Only summarize those endpoints on r2r paths.\n\nDescription\nBy default, all endpoints are taken into account in the summary. Also you can summarize the violations related to io or internal r2r paths respectively by specifying option -io_only or -r2r_only. However, the criterion to identify whether a pin is on io or internal path is not well defined, and XTop just follows the timing data dumped from STA tools.",
                "chunk_size": 263
            },
            {
                "doc_id": "_xtop_handbook_0216",
                "chunk_id": "_xtop_handbook_0216_0004",
                "summary": "Commands\n\nName\nsummarize_gba_violations --Summarize the timing violations of global based analysis.\n\nSynopsis\nsummarize_gba_violations [-with_delta] [-with_reference] [-as_reference] [-exclude_path] [ -r2r_only | -io_only ] [-with_distribution] [-exclude_dont_touch] [ -with_top_n count [- with_fail_reason]] { -setup | -hold } [pin_list]\n\nflag as_reference\n\nflag exclude_dont_touch\n\nflag exclude_path\n\nflag hold\n\nflag io_only\n\nflag r2r_only\n\nflag setup\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-with_fail_reason Report statistical summary of fail reasons on critical paths to top n endpoints. -with_reference Report the reference in the same table if exists.\n\n-with_top_n count Also report the top n worst endpoints.\n\nDescription\nWhile -with_top_n is specified, it will display the information of top n violated endpoints. If a corresponding automatic fix flow has been applied, a statistical fail reason summary can also be displayed for each top n endpoint with option -with_fail_reason. Once -with_path_detail is specified, the summary of path list will be reported in detail format as those on GUI, and the data path timing of each path will be reported also. In the detail format, there will be an upper bound 10000 for top n to avoid large size of report.",
                "chunk_size": 320
            },
            {
                "doc_id": "_xtop_handbook_0216",
                "chunk_id": "_xtop_handbook_0216_0005",
                "summary": "Commands\n\nName\nsummarize_gba_violations --Summarize the timing violations of global based analysis.\n\nSynopsis\nsummarize_gba_violations [-with_delta] [-with_reference] [-as_reference] [-exclude_path] [ -r2r_only | -io_only ] [-with_distribution] [-exclude_dont_touch] [ -with_top_n count [- with_fail_reason]] { -setup | -hold } [pin_list]\n\nflag as_reference\n\nflag exclude_dont_touch\n\nflag exclude_path\n\nflag hold\n\nflag io_only\n\nflag r2r_only\n\nflag setup\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-exclude_dont_touch Do not take those pins marked as dont touch into account.\n\nDescription\nWhile option -exclude_dont_touch is specified, those endpoints that already marked as dont touch will be ignored in the summary. Notice that it only takes the dont touch attribute on pin, and does NOT care about cells and nets. If any doubt on this, please use command is_dont_touch to verify.",
                "chunk_size": 243
            },
            {
                "doc_id": "_xtop_handbook_0216",
                "chunk_id": "_xtop_handbook_0216_0006",
                "summary": "Commands\n\nName\nsummarize_gba_violations --Summarize the timing violations of global based analysis.\n\nSynopsis\nsummarize_gba_violations [-with_delta] [-with_reference] [-as_reference] [-exclude_path] [ -r2r_only | -io_only ] [-with_distribution] [-exclude_dont_touch] [ -with_top_n count [- with_fail_reason]] { -setup | -hold } [pin_list]\n\nflag as_reference\n\nflag exclude_dont_touch\n\nflag exclude_path\n\nflag hold\n\nflag io_only\n\nflag r2r_only\n\nflag setup\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Examples\nThe following example summarizes the gba hold violations with the top 3 violated endpoints.\n\n% summarize_gba_violations -hold -with_top_n 3 ### hold summary ### Scenario       Count     Worst         TNS ------------------------------------------- total            793    -1.404    -208.730   func_fast      752    -1.302    -194.422   func_slow       61    -1.404     -19.081   test_fast      756    -0.707    -187.356   test_slow       40    -0.586      -9.860 ### hold top 3 endpoints ###  Slack    Scenario     Name\n------------------------------------ -1.404    func_slow    sram_1/D[10] -1.059    func_slow    sram_4/D[1] -1.042    func_slow    sram_4/D[3]",
                "chunk_size": 392
            },
            {
                "doc_id": "_xtop_handbook_0217",
                "chunk_id": "_xtop_handbook_0217_0001",
                "summary": "Commands\n\nName\nsummarize_glitch_violations --Summarize the information of noise glitch violations in design.\n\nSynopsis\nsummarize_glitch_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [- data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-clock Report violations on clock network.\n\n-data_path Report violations on data path.\n\nDescription\nThis command summarizes the information of noise glitch violations in design. It will output the violation count, noise slack, and total negative slack, where slack is collected from STA tools.",
                "chunk_size": 208
            },
            {
                "doc_id": "_xtop_handbook_0217",
                "chunk_id": "_xtop_handbook_0217_0002",
                "summary": "Commands\n\nName\nsummarize_glitch_violations --Summarize the information of noise glitch violations in design.\n\nSynopsis\nsummarize_glitch_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [- data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-as_reference Set current summary as a reference for later summary.\n\n-with_delta Report delta to the reference if possible.\n\n-with_reference Report the reference in the same table if exists.\n\nDescription\nWhile the option -with_delta or -with_reference is on, it will try to find the matched reference record, and report the difference according to the reference value of it. While option -as_reference is on, current summary will be set as reference.",
                "chunk_size": 243
            },
            {
                "doc_id": "_xtop_handbook_0217",
                "chunk_id": "_xtop_handbook_0217_0003",
                "summary": "Commands\n\nName\nsummarize_glitch_violations --Summarize the information of noise glitch violations in design.\n\nSynopsis\nsummarize_glitch_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [- data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-io_only Only summarize those endpoints on io paths.\n\n-r2r_only Only summarize those endpoints on r2r paths.\n\nDescription\nBy default, all pins are taken into account in the summary. Also you can summarize the violations related to io or internal r2r paths respectively by specifying option -io_only or -r2r_only. However, the criterion to identify whether a pin is on io or internal path is not well defined, and XTop just follows the timing data dumped from STA tools.",
                "chunk_size": 257
            },
            {
                "doc_id": "_xtop_handbook_0217",
                "chunk_id": "_xtop_handbook_0217_0004",
                "summary": "Commands\n\nName\nsummarize_glitch_violations --Summarize the information of noise glitch violations in design.\n\nSynopsis\nsummarize_glitch_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [- data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-with_top_n count Also report the top n worst endpoints.\n\nDescription\nOnce -with_top_n is specified, it will display the information of top n violated pins. If a corresponding automatic fix flow has been applied, fail reasons can also be displayed for each top n pin with option -with_fail_reason.",
                "chunk_size": 217
            },
            {
                "doc_id": "_xtop_handbook_0217",
                "chunk_id": "_xtop_handbook_0217_0005",
                "summary": "Commands\n\nName\nsummarize_glitch_violations --Summarize the information of noise glitch violations in design.\n\nSynopsis\nsummarize_glitch_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [- data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-with_top_n count Also report the top n worst endpoints.\n\n-with_distribution Print a slack distribution histogram.\n\n-with_fail_reason Report fail reason on each top n pin.\n\npin_list Pins to summarize.\n\nDescription\nOnce -with_top_n is specified, it will display the information of top n violated pins. If a corresponding automatic fix flow has been applied, fail reasons can also be displayed for each top n pin with option -with_fail_reason.\n\nWhile pins are specified, it will only summarize the pins in the pin list.",
                "chunk_size": 259
            },
            {
                "doc_id": "_xtop_handbook_0217",
                "chunk_id": "_xtop_handbook_0217_0006",
                "summary": "Commands\n\nName\nsummarize_glitch_violations --Summarize the information of noise glitch violations in design.\n\nSynopsis\nsummarize_glitch_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [- data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-exclude_dont_touch Do not take those pins marked as dont touch into account.\n\nDescription\nWhile option -exclude_dont_touch is specified, those endpoints that already marked as dont touch will be ignored in the summary. Notice that it only takes the dont touch attribute on pin, and does NOT care about cells and nets. If any doubt on this, please use command is_dont_touch to verify.",
                "chunk_size": 237
            },
            {
                "doc_id": "_xtop_handbook_0217",
                "chunk_id": "_xtop_handbook_0217_0007",
                "summary": "Commands\n\nName\nsummarize_glitch_violations --Summarize the information of noise glitch violations in design.\n\nSynopsis\nsummarize_glitch_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [- data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Examples\nThe following example summarizes the information of noise glitch violations, and with top 6 worst endpoints listed\n\n% summarize_glitch_violations ### noise slack summary ### Scenario            Count      Worst           TNS --------------------------------------------------- total              126136    -0.3436    -3864.9067   func_rcmin_ff         0     0.0000        0.0000   func_rcmin_ss    126136    -0.3436    -3864.9067           \n% summarize_glitch_violations -with_top_n 6 ### noise slack summary ### Scenario            Count      Worst           TNS --------------------------------------------------- total              126136    -0.3436    -3864.9067   func_rcmin_ff         0     0.0000        0.0000   func_rcmin_ss    126136    -0.3436    -3864.9067 ### noise slack top 6 endpoints ###   Slack    Scenario          Value    Constraint    Name                                                                                        ------------------------------------------------------------ -0.3436    func_rcmin_ss    0.4336        0.0900    U2213/A4                  -0.3327    func_rcmin_ss    0.4227        0.0900    U358/A1                      -0.3250    func_rcmin_ss    0.4150        0.0900    U902/A4                   -0.3186    func_rcmin_ss    0.4086        0.0900    U1326/B        -0.3138    func_rcmin_ss    0.4038        0.0900    U902/A3                   -0.3073    func_rcmin_ss    0.3973        0.0900    U22/A2",
                "chunk_size": 631
            },
            {
                "doc_id": "_xtop_handbook_0218",
                "chunk_id": "_xtop_handbook_0218_0001",
                "summary": "Commands\n\nName\nsummarize_inst_displacement --Summarize inst displacement information after optimization.\n\nSynopsis\nsummarize_inst_displacement [-recursive] [-with_distribution] [-include_location] [- include_new_inst] [inst_list] [-with_top_n count]\n\nflag include_location\n\nflag include_new_inst\n\nflag recursive\n\nflag with_distribution\n\nint with_top_n in \"[1,inf)\"\n\ncollection inst_list",
                "keywords": "",
                "content": "Arguments\n-include_location In the report, in each row, include the original and current location of the\n\ninstance.\n\n-include_new_inst In the report, include newly-added instances' displacement information.\n\n-recursive Report from top design as if all sub designs are flattened.\n\n-with_distribution Print a distance distribution histogram.\n\n-with_top_n count Set to report top N instances.\n\ninst_list Instances Object to be honored.\n\nDescription\nThis command summarizes instances displacement information of design. It will output topN instances w.r.t. displacement. By default, it will report 3 items and report distance in micron and instance name at each row. Original and current location of the instances can be printed out by specifying -include_location. Especially for newly added instances, the distance stands for the distance between the point which user selected and the point which the tool finally choose to add.",
                "chunk_size": 261
            },
            {
                "doc_id": "_xtop_handbook_0218",
                "chunk_id": "_xtop_handbook_0218_0002",
                "summary": "Commands\n\nName\nsummarize_inst_displacement --Summarize inst displacement information after optimization.\n\nSynopsis\nsummarize_inst_displacement [-recursive] [-with_distribution] [-include_location] [- include_new_inst] [inst_list] [-with_top_n count]\n\nflag include_location\n\nflag include_new_inst\n\nflag recursive\n\nflag with_distribution\n\nint with_top_n in \"[1,inf)\"\n\ncollection inst_list",
                "keywords": "",
                "content": "Examples\nThe following example summarizes the information of instance displacement for all designs, list them out separately, by default we list out top 3:\n\n% summarize_inst_displacement ### design: regs ### Total count: 151 Max Cell Displacement(micron): 27.5804 Min Cell Displacement(micron): 0.2 Avg Cell Displacement(micron): 6.41332 Distance(micron)    Name          ---------------------------------- 27.5804             regs/dram1/C3/U471 22.8954             regs/dram1/C3/U417 22.8561             regs/dram1/C3/U415 ### design: cpu ### Total count: 46 Max Cell Displacement(micron): 5 Min Cell Displacement(micron): 0.2 Avg Cell Displacement(micron): 1.01748 Distance(micron)    Name     ----------------------------- 5                   idec/U75 4.80416             U317     2.2                 U414           \n\nThe following example summarizes the information of instance displacement for user specified instances, list them out separately, by default we list out top 3:\n\n% summarize_inst_displacement [get_cells -hierarchical U41*] ### design: regs ### Total count: 8 Max Cell Displacement(micron): 22.8954 Min Cell Displacement(micron): 5 Avg Cell Displacement(micron): 15.8561 Distance(micron)    Name               --------------------------------------- 22.8954             regs/dram1/C3/U417 22.8561             regs/dram1/C3/U415 22.1269             regs/dram1/C3/U418 ### design: cpu ### Total count: 1 Max Cell Displacement(micron): 2.2 Min Cell Displacement(micron): 2.2 Avg Cell Displacement(micron): 2.2 Distance(micron)    Name\n------------------------- 2.2                 U414       \n\nThe following example summarizes the information of instance displacement for all design, make them hierarchical instance names, put them altogether and list them out:\n\n% summarize_inst_displacement -recursive ### design: cpu ### Total count: 197 Max Cell Displacement(micron): 27.5804 Min Cell Displacement(micron): 0.2 Avg Cell Displacement(micron): 5.15338 Distance(micron)    Name               --------------------------------------- 27.5804             regs/dram1/C3/U471 22.8954             regs/dram1/C3/U417 22.8561             regs/dram1/C3/U415       \n\nThe following example summarizes the information of instance displacement for all design, list out its distance, instance name, original location, current location. Also it summarize the distance distribution at the end:\n\n% summarize_inst_displacement -recursive -include_location -with_distribution ### design: cpu ### Total count: 197 Max Cell Displacement(micron): 27.5804 Min Cell Displacement(micron): 0.2 Avg Cell Displacement(micron): 5.15338 Distance(micron)    Name                  Original_location    Current_location -------------------------------------------------------------------------------- 27.5804             regs/dram1/C3/U471    (138, 72.6)          (118.2, 91.8)    22.8954             regs/dram1/C3/U417    (131, 67.8)          (113.2, 53.4)    22.8561             regs/dram1/C3/U415    (125.2, 67.8)        (112.8, 87)     \n\nDistance distribution Range                                                        Count       \n% ----------------------------------------------------------------------------  0.00 ~  3.00    #####################...................      103    52.3%  3.00 ~  6.00    #######.................................       35    17.8%  6.00 ~  9.00    ###.....................................       13     6.6%  9.00 ~ 12.00    ####....................................       19     9.6% 12.00 ~ 15.00    ##......................................        9     4.6% 15.00 ~ 18.00    ##......................................        8     4.1% 18.00 ~ 21.00    #.......................................        5     2.5% 21.00 ~ 24.00    #.......................................        4     2.0% 24.00 ~ 27.00    ........................................        0     0.0% 27.00 ~ 30.00    ........................................        1     0.5%",
                "chunk_size": 1259
            },
            {
                "doc_id": "_xtop_handbook_0219",
                "chunk_id": "_xtop_handbook_0219_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nsummarize_leakage_power --Summarize leakage power for each keyword.\n\nSynopsis\nsummarize_leakage_power [-as_reference] [-with_delta] [-with_reference] [-\ninclude_physical_only] [-keywords str_list] [-recursive]\n\nflag as_reference\n\nflag include_physical_only\n\nstring_list keywords\n\nflag recursive\n\nflag with_delta\n\nflag with_reference\n\nArguments\n-as_reference Set current summary as a reference for later summary.\n\n-include_physical_only Include physical only cells in the statistics.\n\n-keywords str_list Keywords for classifying cells, use\neco_cell_nominal_swap_keywords if it is empty or not specified.\n\n-recursive Report from top design as if all sub designs are flattened.\n\n-with_delta Report delta to the reference if possible.\n\n-with_reference Report the reference in the same table if exists.\n\nDescription\nThis command summarizes leakage power for the specified keywords. It will output the cell count, leakage\npower, and corresponding ratio.\n\nWhile the option -with_delta or -with_reference is on, it will try to find the matched reference record,\nand report the difference according to the reference value of it. While option -as_reference is on, current\nsummary will be set as reference.\n\nBy default, physical only cells are not take into account in the statistics unless option -\ninclude_physical_only is specified.\n\nExamples\nThe following example summarizes leakage power for cells with the keywords \"ULVT\", \"LVT\", \"\",\n\"HVT\".\n\n% summarize_leakage_power -keywords {ULVT LVT \"\" HVT}\n\n### design: cpu ###\nKeyword       Count       Ratio    LeakagePower\n------------------------------------------------\ntotal       1503403           -         180.6204\n  ULVT            0     0.0000%           0.0000\n  LVT         40916     2.7216%          35.7948\n  HVT        151253    10.0607%           1.0282\n  others    1311234    87.2177%         143.7974",
                "chunk_size": 465
            },
            {
                "doc_id": "_xtop_handbook_0220",
                "chunk_id": "_xtop_handbook_0220_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nsummarize_path_violations --Summarize the violation information of specified timing paths.\n\nSynopsis\nsummarize_path_violations [-with_path_group] [-with_reference] [-with_delta] [-as_reference]\n[-with_distribution] [ -with_top_n count [ -with_path_detail | -with_fail_reason ]] [path_list]\n\nflag as_reference\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_path_detail\n\nflag with_path_group\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection path_list\n\nArguments\n-as_reference Set current summary as a reference for later summary.\n\n-with_delta Report delta to the reference if possible.\n\n-with_distribution Print a slack distribution histogram.\n\n-with_fail_reason Report statistical summary of fail reasons on top n paths.\n\n-with_path_detail Report path list and timing of every path in detail.\n\n-with_path_group Report summary of path groups for each scenario.\n\n-with_reference Report the reference in the same table if exists.\n\n-with_top_n count Also report the top n worst paths or endpoints.\n\npath_list Path list to summarize.\n\nDescription\nThis command summarizes the violation information of specified paths. It will output the violation count,\nworst slack, total negative slack for all the paths and each scenario respectively. Those paths with slack\nless than the unreasonable slack value unreasonable_negative_slack, or the corresponding scenario and\ntiming type is set as skipped will be ignored.\n\nWhile the option -with_delta or -with_reference is on, it will try to find the matched reference record,\nand report the difference according to the reference value of it. While option -as_reference is on, current\nsummary will be set as reference.\n\nOnce -with_top_n is specified, it will display the information of top n violated paths and endpoints. If a\ncorresponding automatic fix flow has been applied, a statistical fail reason summary can also be displayed\nfor each top n path with option -with_fail_reason. The summary of endpoints will be disabled under fail\nreason mode.\n\nExamples\nThe following example takes the current result as reference:\n\n% summarize_path_violations -as_reference\n      \n\nAfter eco, you can get the delta value with the reference value.\n\n% summarize_path_violations -with_delta -with reference\n      \n\nThe following example shows the top 3 endpoints besides the summary.\n\n% summarize_path_violations -with_top_n 3\n      \n\n280",
                "chunk_size": 493
            },
            {
                "doc_id": "_xtop_handbook_0221",
                "chunk_id": "_xtop_handbook_0221_0001",
                "summary": "Commands\n\nName\nsummarize_si_violations --Summarize the information of SI violations in design.\n\nSynopsis\nsummarize_si_violations [-max_si val] [-as_reference] [-with_delta] [-with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nfloat max_si in \"(0,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-max_si val Max si allowed with unit ns, use parameter max_si if not specified.\n\n-with_distribution Print a slack distribution histogram.\n\npin_list Pins to summarize.\n\nDescription\nThis command summarizes the information of SI violations in design. It will output the violation count, worst slack, and total negative slack, where slack is calculated by given max SI threshold. The parameter -max_si specifies the limitation for delta delay caused by SI effect. The unit is ns, and parameter max_si will be used if this option is not specified.\n\nWhile pins are specified, it will only summarize the pins in the pin list.",
                "chunk_size": 288
            },
            {
                "doc_id": "_xtop_handbook_0221",
                "chunk_id": "_xtop_handbook_0221_0002",
                "summary": "Commands\n\nName\nsummarize_si_violations --Summarize the information of SI violations in design.\n\nSynopsis\nsummarize_si_violations [-max_si val] [-as_reference] [-with_delta] [-with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nfloat max_si in \"(0,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-clock Report violations on clock network.\n\n-data_path Report violations on data path.\n\nDescription\nThe option -clock and -data_path represent the SI violations on clock network and data path respectively. If none of them is specified, it acts as both of them are specified.",
                "chunk_size": 220
            },
            {
                "doc_id": "_xtop_handbook_0221",
                "chunk_id": "_xtop_handbook_0221_0003",
                "summary": "Commands\n\nName\nsummarize_si_violations --Summarize the information of SI violations in design.\n\nSynopsis\nsummarize_si_violations [-max_si val] [-as_reference] [-with_delta] [-with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nfloat max_si in \"(0,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-as_reference Set current summary as a reference for later summary.\n\n-with_delta Report delta to the reference if possible.\n\n-with_reference Report the reference in the same table if exists.\n\nDescription\nWhile the option -with_delta or -with_reference is on, it will try to find the matched reference record, and report the difference according to the reference value of it. While option -as_reference is on, current summary will be set as reference.",
                "chunk_size": 254
            },
            {
                "doc_id": "_xtop_handbook_0221",
                "chunk_id": "_xtop_handbook_0221_0004",
                "summary": "Commands\n\nName\nsummarize_si_violations --Summarize the information of SI violations in design.\n\nSynopsis\nsummarize_si_violations [-max_si val] [-as_reference] [-with_delta] [-with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nfloat max_si in \"(0,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-io_only Only summarize those endpoints on io paths.\n\n-r2r_only Only summarize those endpoints on r2r paths.\n\nDescription\nBy default, all pins are taken into account in the summary. Also you can summarize the violations related to io or internal r2r paths respectively by specifying option -io_only or -r2r_only. However, the criterion to identify whether a pin is on io or internal path is not well defined, and XTop just follows the timing data dumped from STA tools.",
                "chunk_size": 268
            },
            {
                "doc_id": "_xtop_handbook_0221",
                "chunk_id": "_xtop_handbook_0221_0005",
                "summary": "Commands\n\nName\nsummarize_si_violations --Summarize the information of SI violations in design.\n\nSynopsis\nsummarize_si_violations [-max_si val] [-as_reference] [-with_delta] [-with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nfloat max_si in \"(0,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-with_fail_reason Report fail reason on each top n pin.\n\n-with_top_n count Also report the top n worst endpoints.\n\nDescription\nOnce -with_top_n is specified, it will display the information of top n violated pins. If a corresponding automatic fix flow has been applied, fail reasons can also be displayed for each top n pin with option -with_fail_reason.",
                "chunk_size": 240
            },
            {
                "doc_id": "_xtop_handbook_0221",
                "chunk_id": "_xtop_handbook_0221_0006",
                "summary": "Commands\n\nName\nsummarize_si_violations --Summarize the information of SI violations in design.\n\nSynopsis\nsummarize_si_violations [-max_si val] [-as_reference] [-with_delta] [-with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nfloat max_si in \"(0,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-exclude_dont_touch Do not take those pins marked as dont touch into account.\n\nDescription\nWhile option -exclude_dont_touch is specified, those endpoints that already marked as dont touch will be ignored in the summary. Notice that it only takes the dont touch attribute on pin, and does NOT care about cells and nets. If any doubt on this, please use command is_dont_touch to verify.",
                "chunk_size": 248
            },
            {
                "doc_id": "_xtop_handbook_0221",
                "chunk_id": "_xtop_handbook_0221_0007",
                "summary": "Commands\n\nName\nsummarize_si_violations --Summarize the information of SI violations in design.\n\nSynopsis\nsummarize_si_violations [-max_si val] [-as_reference] [-with_delta] [-with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [- with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nfloat max_si in \"(0,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Examples\nThe following example summarizes the information of SI violations on data path with max si 0.05ns:\n\n% summarize_si_violations -data_path -max_si 0.05 ### si summary ### Scenario            Count     Worst           TNS -------------------------------------------------- total              499084    -6.675    -13275.172   func_ff          144057    -1.327     -1593.994   func_ss          498985    -6.675    -13273.695       \n\nThe following example summarizes the information of SI violations on both data and clock path and set current summary as a reference for later summary, with top 3 worst endpoints listed, and set max_si to 0.2ns:\n\n% summarize_si_violations -as_reference -max_si 0.2 \\n                          -with_top_n 3 ### si summary ### Scenario           Count     Worst         TNS ----------------------------------------------- total               4196    -6.485    -579.571   func_ff            308    -1.137      -34.312   func_ss           4196    -6.485    -579.571 ### si top 3 endpoints ###  Slack    Scenario         Value    Constraint    Name\n----------------------------------------------------------------- -6.485    func_ss          6.685         0.200    u_ctrl/U717/ZN -3.056    func_ss          3.256         0.200    u_ctrl/U7532/ZN -2.926    func_ss          3.126         0.200    u_ctrl/U30/ZN       \n\nThe following example summarizes the information of SI violations with previous reference, where the new max_si is set to 0.5ns:\n\n% summarize_si_violations -with_reference -max_si 0.5 ### si summary ### Scenario  Count    Count0    Worst    Worst0       TNS        TNS0 ------------------------------------------------------------------ total       469     4196  | -6.185    -6.485  | -181.852    -579.571   func_ff    22      308  | -0.837    -1.137  | -3.301     -34.312   func_ss   469     4196  | -6.185    -6.485  | -181.852    -579.571",
                "chunk_size": 782
            },
            {
                "doc_id": "_xtop_handbook_0222",
                "chunk_id": "_xtop_handbook_0222_0001",
                "summary": "Commands\n\nName\nsummarize_transition_violations --Summarize the information of transition violations in design.\n\nSynopsis\nsummarize_transition_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [-\ndata_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-\nwith_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-as_reference Set current summary as a reference for later summary.\n\n-clock Report violations on clock network.\n\n-data_path Report violations on data path.\n\n-exclude_dont_touch Do not take those pins marked as dont touch into account.\n\n-io_only Only summarize those endpoints on io paths.\n\n-r2r_only Only summarize those endpoints on r2r paths.\n\n-with_delta Report delta to the reference if possible.\n\n-with_distribution Print a slack distribution histogram.\n\n-with_fail_reason Report fail reason on each top n pin.\n\n-with_reference Report the reference in the same table if exists.\n\n-with_top_n count Also report the top n worst endpoints.\n\npin_list Pins to summarize.\n\nDescription\nThis command summarizes the information of transition violations in design. It will output the violation\ncount, worst slack, and total negative slack.\n\nThe option -clock and -data_path represent the transition violations on clock network and data path\nrespectively. If none of them is specified, it acts as both of them are specified.\n\nWhile the option -with_delta or -with_reference is on, it will try to find the matched reference record,\nand report the difference according to the reference value of it. While option -as_reference is on, current\nsummary will be set as reference.\n\nBy default, all pins are taken into account in the summary. Also you can summarize the violations related\nto io or internal r2r paths respectively by specifying option -io_only or -r2r_only. However, the criterion\nto identify whether a pin is on io or internal path is not well defined, and XTop just follows the timing\ndata dumped from STA tools.\n\nOnce -with_top_n is specified, it will display the information of top n violated pins. If a corresponding\nautomatic fix flow has been applied, fail reasons can also be displayed for each top n pin with option -\nwith_fail_reason.\n\nWhile option -exclude_dont_touch is specified, those endpoints that already marked as dont touch will be\nignored in the summary. Notice that it only takes the dont touch attribute on pin, and does NOT care about\ncells and nets. If any doubt on this, please use command is_dont_touch to verify.\n\nWhile pins are specified, it will only summarize the pins in the pin list.",
                "chunk_size": 608
            },
            {
                "doc_id": "_xtop_handbook_0222",
                "chunk_id": "_xtop_handbook_0222_0002",
                "summary": "Commands\n\nName\nsummarize_transition_violations --Summarize the information of transition violations in design.\n\nSynopsis\nsummarize_transition_violations [-as_reference] [-with_delta] [-with_reference] [-clock] [-\ndata_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-\nwith_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Examples\nThe following example summarizes the information of transition violations and set current summary as\na reference for later summary:\n\n% summarize_transition_violations -as_reference\n      \n\nThe following example summarizes the information of transition violations on clock network:\n\n% summarize_transition_violations -clock\n      \n\nThe following example summarizes the information of transition violations on data path:\n\n% summarize_transition_violations -data_path\n      \n\nThe following example summarizes the information of transition violations and reports the top 5 worst\nendpoints:\n\n% summarize_transition_violations -with_top_n 5\n\nThe following example summarizes the information of transition violations on data path with reference\nand delta value:\n\n% summarize_transition_violations -with_reference -with_delta \\\n                                  -data_path",
                "chunk_size": 304
            },
            {
                "doc_id": "_xtop_handbook_0223",
                "chunk_id": "_xtop_handbook_0223_0001",
                "summary": "Commands\n\nName\nsummarize_wire_length_violations --Summarize the information of wire length violations in design.\n\nSynopsis\nsummarize_wire_length_violations [-max_wire_length val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_wire_length in \"[10,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-max_wire_length val Setting max wire length threshold with unit um, use parameter max_wire_length if not specified.\n\n-with_distribution Print a slack distribution histogram.\n\nDescription\nThis command summarizes the information of wire length violations in design. It will output the violation count, worst slack, and total negative slack, where slack is calculated by given max wire length. The unit of length is micro meter. If it is not set, value of parameter max_wire_length will be used.",
                "chunk_size": 266
            },
            {
                "doc_id": "_xtop_handbook_0223",
                "chunk_id": "_xtop_handbook_0223_0002",
                "summary": "Commands\n\nName\nsummarize_wire_length_violations --Summarize the information of wire length violations in design.\n\nSynopsis\nsummarize_wire_length_violations [-max_wire_length val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_wire_length in \"[10,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-clock Report violations on clock network.\n\n-data_path Report violations on data path.\n\nDescription\nThe option -clock and -data_path represent the wire length violations on clock network and data path respectively. If none of them is specified, it acts as both of them are specified.",
                "chunk_size": 227
            },
            {
                "doc_id": "_xtop_handbook_0223",
                "chunk_id": "_xtop_handbook_0223_0003",
                "summary": "Commands\n\nName\nsummarize_wire_length_violations --Summarize the information of wire length violations in design.\n\nSynopsis\nsummarize_wire_length_violations [-max_wire_length val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_wire_length in \"[10,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-as_reference Set current summary as a reference for later summary.\n\n-with_delta Report delta to the reference if possible.\n\n-with_reference Report the reference in the same table if exists.\n\nDescription\nWhile the option -with_delta or -with_reference is on, it will try to find the matched reference record, and report the difference according to the reference value of it. While option -as_reference is on, current summary will be set as reference.",
                "chunk_size": 260
            },
            {
                "doc_id": "_xtop_handbook_0223",
                "chunk_id": "_xtop_handbook_0223_0004",
                "summary": "Commands\n\nName\nsummarize_wire_length_violations --Summarize the information of wire length violations in design.\n\nSynopsis\nsummarize_wire_length_violations [-max_wire_length val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_wire_length in \"[10,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-io_only Only summarize those endpoints on io paths.\n\n-r2r_only Only summarize those endpoints on r2r paths.\n\nDescription\nBy default, all nets are taken into account in the summary. Also you can summarize the violations related to io or internal r2r paths respectively by specifying option -io_only or -r2r_only. However, the criterion to identify whether a pin is on io or internal path is not well defined, and XTop just follows the timing data dumped from STA tools.",
                "chunk_size": 274
            },
            {
                "doc_id": "_xtop_handbook_0223",
                "chunk_id": "_xtop_handbook_0223_0005",
                "summary": "Commands\n\nName\nsummarize_wire_length_violations --Summarize the information of wire length violations in design.\n\nSynopsis\nsummarize_wire_length_violations [-max_wire_length val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_wire_length in \"[10,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-with_fail_reason Report fail reason on each top n pin.\n\n-with_top_n count Also report the top n worst endpoints.\n\nDescription\nOnce -with_top_n is specified, it will display the information of top n violated pins. If a corresponding automatic fix flow has been applied, a statistical fail reason summary can also be displayed for each top n pin with option -with_fail_reason.",
                "chunk_size": 249
            },
            {
                "doc_id": "_xtop_handbook_0223",
                "chunk_id": "_xtop_handbook_0223_0006",
                "summary": "Commands\n\nName\nsummarize_wire_length_violations --Summarize the information of wire length violations in design.\n\nSynopsis\nsummarize_wire_length_violations [-max_wire_length val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_wire_length in \"[10,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\n-exclude_dont_touch Do not take those pins marked as dont touch into account.\n\nDescription\nWhile option -exclude_dont_touch is specified, those endpoints that already marked as dont touch will be ignored in the summary. Notice that it only takes the dont touch attribute on pin, and does NOT care about cells and nets. If any doubt on this, please use command is_dont_touch to verify.",
                "chunk_size": 254
            },
            {
                "doc_id": "_xtop_handbook_0223",
                "chunk_id": "_xtop_handbook_0223_0007",
                "summary": "Commands\n\nName\nsummarize_wire_length_violations --Summarize the information of wire length violations in design.\n\nSynopsis\nsummarize_wire_length_violations [-max_wire_length val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_wire_length in \"[10,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Arguments\npin_list Pins to summarize.\n\nDescription\nWhile pin_list are specified, it will only summarize the nets that connected to the specified pins.",
                "chunk_size": 200
            },
            {
                "doc_id": "_xtop_handbook_0223",
                "chunk_id": "_xtop_handbook_0223_0008",
                "summary": "Commands\n\nName\nsummarize_wire_length_violations --Summarize the information of wire length violations in design.\n\nSynopsis\nsummarize_wire_length_violations [-max_wire_length val] [-as_reference] [-with_delta] [- with_reference] [-clock] [-data_path] [ -r2r_only | -io_only ] [-exclude_dont_touch] [-with_distribution] [ -with_top_n count [-with_fail_reason]] [pin_list]\n\nflag as_reference\n\nflag clock\n\nflag data_path\n\nflag exclude_dont_touch\n\nflag io_only\n\nint max_wire_length in \"[10,inf)\"\n\nflag r2r_only\n\nflag with_delta\n\nflag with_distribution\n\nflag with_fail_reason\n\nflag with_reference\n\nint with_top_n in \"[1,inf)\"\n\ncollection pin_list",
                "keywords": "",
                "content": "Examples\nThe following example summarizes the information of wire_length violations on data path with default max wire length:\n\n% summarize_wire_length_violations -data_path ### wire length summary ### Count        Worst           TNS ---------------------------------  2090    -3426.545    -4.923e+05       \n\nThe following example summarizes the information of wire_length violations on both data and clock path and set current summary as a reference for later summary, with top 3 worst endpoints listed:\n\n% summarize_wire_length_violations -as_reference -max_wire_length 1500 \\n                                   -with_top_n 3 ### wire length summary ### Count        Worst           TNS ---------------------------------   268    -2926.545    -62273.990 ### wire length top 3 endpoints ###     Slack       Value    Constraint    Name\n-------------------------------------------------------- -2926.545    4426.545      1500.000    U_SKU_DSP_1/Z -1536.800    3036.800      1500.000    U_SKU_DSP_0/Z  -901.000    2401.000      1500.000    U_CTRL_356/TOD3/C       \n\nThe following example summarizes the information of wire length violations with previous reference, where the new max wire length is set to 2000:\n\n% summarize_wire_length_violations -with_reference -max_wire_length 2000 ### wire length summary ### Count  Count0       Worst       Worst0          TNS          TNS0 -----------------------------------------------------------------    27     268   -2426.545    -2926.545    -6824.165    -62273.990",
                "chunk_size": 601
            },
            {
                "doc_id": "_xtop_handbook_0224",
                "chunk_id": "_xtop_handbook_0224_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nundo --Undo the latest eco action.\n\nSynopsis\nundo\n\nDescription\nThis command undoes the latest eco action. For manual eco actions, there will be a check point for each\naction within a certain number, and they can be undone by this command. Once a workspace is closed and\nreopened again, the check points will be destroyed.\n\nIt will report an error if there is no action or check point.\n\nExamples\nThe following example shows how to undo the latest eco action:\n\n% undo\n      \n\n290",
                "chunk_size": 109
            },
            {
                "doc_id": "_xtop_handbook_0225",
                "chunk_id": "_xtop_handbook_0225_0001",
                "summary": "Commands\n\nName\nwrite_design_changes --Write out design changes that have been recorded in specified format.\n\nSynopsis\nwrite_design_changes [-format file_format] -eco_file_prefix file_name_prefix [- output_dir file_output_directory] [ -last_n output_command_count | -reorder ] [- exclude_new_created] [-keep_route] [ -write_atomic_cmd | -force ] [-add_on_route] [-version val]\n\nflag add_on_route\n\nstring eco_file_prefix\n\nflag exclude_new_created\n\nflag force\n\nenum format in \"NATIVE INNOVUS CUI SOC ICC ICC2 PT ATOP V_DEF\"\n\nflag keep_route\n\nint last_n\n\nstring output_dir\n\nflag reorder\n\nfloat version in \"[0,inf)\"\n\nflag write_atomic_cmd",
                "keywords": "",
                "content": "Arguments\n-add_on_route Output add_buffer_on_route command for split net action in ICC2\n\nformat.\n\n-eco_file_prefix file_name_prefix Prefix for eco files to write out netlist and physical changes.\n\n-exclude_new_created Exclude new created instances when output physical changes.\n\n-format file_format Output file format: NATIVE, INNOVUS, CUI, SOC, ICC, ICC2, PT, ATOP or V_DEF(experimental), default is INNOVUS.\n\n-last_n output_command_count Write out the last N eco commands.\n\n-output_dir file_output_directory Directory for eco files to write out.\n\n-version val Output CUI commands for specified tool version.\n\nDescription\nThis command will write logical and physical changes for design into script files. For logical changes, option -last_n can be used to only output the changes of last N eco commands. For physical changes, it will always output all the changes. Currently formats for NATIVE, INNOVUS, CUI, SOC, ICC, ICC2, PT, ATOP and V_DEF(experimental) flows are supported. Especially for V_DEF(experimental), it writes out the design changes into an incremental def file(.def), and at the meantime, it writes out the whole current design into a verilog file(.v).",
                "chunk_size": 416
            },
            {
                "doc_id": "_xtop_handbook_0225",
                "chunk_id": "_xtop_handbook_0225_0002",
                "summary": "Commands\n\nName\nwrite_design_changes --Write out design changes that have been recorded in specified format.\n\nSynopsis\nwrite_design_changes [-format file_format] -eco_file_prefix file_name_prefix [- output_dir file_output_directory] [ -last_n output_command_count | -reorder ] [- exclude_new_created] [-keep_route] [ -write_atomic_cmd | -force ] [-add_on_route] [-version val]\n\nflag add_on_route\n\nstring eco_file_prefix\n\nflag exclude_new_created\n\nflag force\n\nenum format in \"NATIVE INNOVUS CUI SOC ICC ICC2 PT ATOP V_DEF\"\n\nflag keep_route\n\nint last_n\n\nstring output_dir\n\nflag reorder\n\nfloat version in \"[0,inf)\"\n\nflag write_atomic_cmd",
                "keywords": "",
                "content": "Arguments\n-force Force to write out macro commands and only the illegal ones are written in atomic format.\n\n-reorder Put the forced output commands at the end of the output sequence.\n\n-write_atomic_cmd Write out atomic commands for each action.\n\nDescription\nBy default, macro commands will be output. However, it will report errors when following happens:\n--Buffered pins are not in the same logic hierarchy when insert buffer or split net.\n--Split net with inverter.\n--Insert individual inverter when insert buffer chain.\n--Insert AND/OR cell as buffer in post-mask eco.\n\nIn these cases, please write out atomic eco commands instead of macro commands with option -write_atomic_cmd. Or force to dump the macro commands with option -force. Here if -force option is used, atomic commands (which can be run by source command) will be dumped only for these particular actions. The atomic commands will be mixed with other macro commands. For some specific reasons, if these mixed commands are not convenient, please use -reorder option to put all the atomic commands at the end of the output sequence.",
                "chunk_size": 376
            },
            {
                "doc_id": "_xtop_handbook_0225",
                "chunk_id": "_xtop_handbook_0225_0003",
                "summary": "Commands\n\nName\nwrite_design_changes --Write out design changes that have been recorded in specified format.\n\nSynopsis\nwrite_design_changes [-format file_format] -eco_file_prefix file_name_prefix [- output_dir file_output_directory] [ -last_n output_command_count | -reorder ] [- exclude_new_created] [-keep_route] [ -write_atomic_cmd | -force ] [-add_on_route] [-version val]\n\nflag add_on_route\n\nstring eco_file_prefix\n\nflag exclude_new_created\n\nflag force\n\nenum format in \"NATIVE INNOVUS CUI SOC ICC ICC2 PT ATOP V_DEF\"\n\nflag keep_route\n\nint last_n\n\nstring output_dir\n\nflag reorder\n\nfloat version in \"[0,inf)\"\n\nflag write_atomic_cmd",
                "keywords": "",
                "content": "Arguments\n-keep_route Do not delete original routes (i.e., net shapes) when output physical changes.\n\nDescription\nPlease note that when write out atomic commands, the original routes of touched nets will be removed in physical file to release more routing resources. However, the original routes will be kept when write out macro commands for keeping routing topology.",
                "chunk_size": 226
            },
            {
                "doc_id": "_xtop_handbook_0225",
                "chunk_id": "_xtop_handbook_0225_0004",
                "summary": "Commands\n\nName\nwrite_design_changes --Write out design changes that have been recorded in specified format.\n\nSynopsis\nwrite_design_changes [-format file_format] -eco_file_prefix file_name_prefix [- output_dir file_output_directory] [ -last_n output_command_count | -reorder ] [- exclude_new_created] [-keep_route] [ -write_atomic_cmd | -force ] [-add_on_route] [-version val]\n\nflag add_on_route\n\nstring eco_file_prefix\n\nflag exclude_new_created\n\nflag force\n\nenum format in \"NATIVE INNOVUS CUI SOC ICC ICC2 PT ATOP V_DEF\"\n\nflag keep_route\n\nint last_n\n\nstring output_dir\n\nflag reorder\n\nfloat version in \"[0,inf)\"\n\nflag write_atomic_cmd",
                "keywords": "",
                "content": "Examples\nThe following example writes out design changes in INNOVUS format to file with prefix \"inno_macro\".\n\n% write_design_changes -eco_file_prefix inno_macro \\n                       -format INNOVUS       \n\nThe following example writes out design changes in INNOVUS atomic command format to file with prefix \"inno_atomic\":\n\n% write_design_changes -eco_file_prefix inno_atomic \\n                       -format INNOVUS  -write_atomic_cmd       \n\nThe following example only writes out the last 5 eco commands in INNOVUS format.\n\n% write_design_changes -eco_file_prefix inno_macro -last_n 5 \\n                       -format INNOVUS       \n\nThe following example forces to write out the macro eco commands in INNOVUS format.\n\n% write_design_changes -eco_file_prefix inno_macro \\n                       -format INNOVUS -force       \n\nThe following example forces to write out the macro eco commands in CUI format and follow the 21.1 version.\n\n% write_design_changes -eco_file_prefix macro \\n                       -format CUI -force -version 21.1       \n\nThe following example writes out the design changes into the incremental def file and the whole current design into the verilog file.\n\n% write_design_changes -eco_file_prefix macro \\n                       -format V_DEF",
                "chunk_size": 430
            },
            {
                "doc_id": "_xtop_handbook_0226",
                "chunk_id": "_xtop_handbook_0226_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nadjust_path_slack --To adjust path slack by change uncertainty value.\n\nSynopsis\nadjust_path_slack [ -target target | -offset change ] paths\n\nfloat offset\n\nfloat target\n\ncollection paths\n\nArguments\n-offset change Slack change for given paths, unit is ns.\n\n-target target Final slack value for given paths, unit is ns.\n\npaths Paths to be adjusted, do nothing if not specified.\n\nDescription\nThis command adjusts path slack value. It will change path uncertainty value and related data. If no\nuncertainty on path, then create it. Typically, clock uncertainty should be positive, so use this command\nvery carefully.\n\nTwo methods to adjust path slack : The final slack by -target. The slack change by -offset, the offset is\nnegative value when worsen path.\n\nExamples\nThe following example specifies final slack for given paths.\n\n% adjust_path_slack -target -0.05 [get_paths -end_points {RDATA15[1]} -delay_type max]\n      \n\n294",
                "chunk_size": 209
            },
            {
                "doc_id": "_xtop_handbook_0227",
                "chunk_id": "_xtop_handbook_0227_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nanalyze_leakage_keywords --Analyze leakage power and delay trend for cell nominal swap keywords\nto guide leakage optimization.\n\nSynopsis\nanalyze_leakage_keywords [-keywords name_list] [-group group_number]\n\nint group in \"[2,20]\"\n\nstring_list keywords\n\nArguments\n-group group_number Set the preferred keyword group number. At least 3 keywords are needed\n\nif using this option. By default, two groups will be created.\n\n-keywords name_list Keywords for swapping cells, use eco_cell_nominal_swap_keywords if\nnot specified.\n\nDescription\nThis command analyze leakage power and delay trend for swap keywords to guide leakage optimization.\nKeywords will be divided to several groups according to specified group number.\n\nSome terminology on the reported results:\n\nSlope : Delta leakage power divided by delta delay which represents the benefit change rate for adjacent\nkeywords. Delta leakage power and delta delay are calculated by the data of the adjacent keywords and\nslope is marked on the preceding one.\n\nDelta-Slope% : Delta slope ratio is delta slope divided by total slope span which represents the benefit\ndifference before and after a specific keyword. Delta slope is calculated by the slope marked on adjacent\nkeywords. Total slope span is the difference between the maximum and minimum slopes. Actually, delta\nslope ratio is related to three adjacent keywords and marked on the middle one.\n\nFor simplicity, library cells in reference scenario are counted to get the average leakage power and delay\nfor each swap keyword. Slope and Delta-Slope% are calculated by average leakage and delay of adjacent\nkeywords.\n\nAs delta slope ratio represents the benefit difference before and after a specified keyword, break points to\ndivide the keyword groups are determined to be the keywords with the largest absolute delta slope ratios.\n\nGenerally speaking, more keyword groups bring better leakage optimization results. Optimization\niterations with minimum bubble keyword groups may bring the best result. However, large iteration\nnumber may make runtime unacceptable. There is a trade-off between benefits and efficiency. So make\nsure to give the appropriate group number when analyze and then optimize.\n\nExamples\nThe following example shows how to analyze with keywords parameter and group option.\n\n% set_parameter eco_cell_nominal_swap_keywords \\\n                {\"ULVT\" \"LVT\" \"\" \"HVT\"}\n% analyze_leakage_keywords -group 3\n      \n\nThe following example shows how to analyze with keywords option.\n\n% analyze_leakage_keywords -keywords {\"ULVT\" \"LVT\" \"\" \"HVT\"}\n      \n\nSee Also\noptimize_leakage_power",
                "chunk_size": 508
            },
            {
                "doc_id": "_xtop_handbook_0228",
                "chunk_id": "_xtop_handbook_0228_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nanalyze_setup_load_shielding_net --Report nets that may be used to fix setup by load shielding methods.\n\nSynopsis\nanalyze_setup_load_shielding_net [-include_dont_touch] [-met_threshold\nmet_threshold] [-violated_loader_count_threshold vio_count] [-met_loader_count_threshold\nvio_count] [-truncate num] [ -nets net_list | -pins pin_list ]\n\nflag include_dont_touch\n\nint met_loader_count_threshold\n\nfloat met_threshold\n\ncollection nets\n\ncollection pins\n\nint truncate in \"[0,200000000]\"\n\nint violated_loader_count_threshold\n\nArguments\n-include_dont_touch Default dont_touch nets/pins will be ignored.\n\n-met_loader_count_threshold Only report net which has enough met loaders.\nvio_count\n\n-met_threshold met_threshold Setup met threshold.\n\n-nets net_list Only analyze those nets, default analyze all possible nets.\n\n-pins pin_list Only analyze nets of those pins.\n\n-truncate num Count limitation of nets to report, default is 100, zero value means\nall.\n\n-violated_loader_count_threshold Only report net which has enough violated loaders.\nvio_count\n\nDescription\nThis is debug command, used to analysis setup timing using load shielding.\n\nExamples\n\n297",
                "chunk_size": 255
            },
            {
                "doc_id": "_xtop_handbook_0229",
                "chunk_id": "_xtop_handbook_0229_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nclear_fail_reasons --Clear fail reason on pins generated in optimization process.\n\nSynopsis\nclear_fail_reasons\n\nDescription\nThis command clears all generated fail reasons on pins in optimization process. After each fix action and\nsave relative fail reasons, this command can be called to clear all existed fail reasons.\n\nExamples\nThe following example clears all fail reasons on pins in XTop.\n\n% clear_fail_reasons\n      \n\n298",
                "chunk_size": 89
            },
            {
                "doc_id": "_xtop_handbook_0230",
                "chunk_id": "_xtop_handbook_0230_0001",
                "summary": "Commands\n\nName\nclock_eco_analysis --Do clock eco analysis, report suggested eco candidates.\n\nSynopsis\nclock_eco_analysis { -setup | -hold } [-decrease_delay] -buffer clock_buffer [- count buffer_count] [ -trace_level trace_level | -target_pins target_pins ] [-top count] [-include_begin_gain] [-detail] [-scenario reference_scenario] [-honor_dont_touch] [- setup_wns_threshold setup_wns_threshold] [-hold_wns_threshold hold_wns_threshold] [- output_file output_file]\n\ncollection buffer\n\nint count in \"[1,10]\"\n\nflag decrease_delay\n\nflag detail\n\nflag hold\n\nfloat hold_wns_threshold\n\nflag honor_dont_touch\n\nflag include_begin_gain\n\nstring output_file\n\nstring scenario\n\nflag setup\n\nfloat setup_wns_threshold\n\ncollection target_pins\n\nint top in \"[1,1000]\"\n\nint trace_level in \"[0,100]\"",
                "keywords": "",
                "content": "Arguments\n-buffer clock_buffer Buffer or inverter used as the reference to increase or decrease\n\ndelay.\n\n-count buffer_count The length of buffer chain used as a basic unit, default value is 1. If the specified library cell is inverter, this count should be inverter pair count instead.\n\n-detail Print detail pin information in each scenario. If -target_pins is set and there is only one target pin, slack and margin data will be summarized for DADPins and BQPins. Note that the slack may be difference from the slack reported by report_pins command, because min path slack will be reported here if any path exists.\n\n-hold The target is to fix hold violations.\n\n-hold_wns_threshold This threshold is to prevent Hold timing WNS from getting worse. hold_wns_threshold\n\n-honor_dont_touch Honor dont touch attribute of pin and net when analyze for eco candidates.\n\n-include_begin_gain Calculate total gain ratio including begin gain.\n\n-output_file output_file If output file is specified, analysis summary will dump to this file.\n\n-scenario reference_scenario Referenced scenario to calculate gain.\n\n-setup The target is to fix setup violations.\n\n-setup_wns_threshold This threshold is to prevent Setup timing WNS from getting worse. setup_wns_threshold\n\n-top count Report top n suggested results, default value is 50.\n\nDescription\nClock eco analysis will be performed by increasing or decreasing delay on some points. The delay change is measured by {buffer typical_delay * count} or {inverter typical_delay * 2 * count}. The early/late derate is not considered.",
                "chunk_size": 528
            },
            {
                "doc_id": "_xtop_handbook_0230",
                "chunk_id": "_xtop_handbook_0230_0002",
                "summary": "Commands\n\nName\nclock_eco_analysis --Do clock eco analysis, report suggested eco candidates.\n\nSynopsis\nclock_eco_analysis { -setup | -hold } [-decrease_delay] -buffer clock_buffer [- count buffer_count] [ -trace_level trace_level | -target_pins target_pins ] [-top count] [-include_begin_gain] [-detail] [-scenario reference_scenario] [-honor_dont_touch] [- setup_wns_threshold setup_wns_threshold] [-hold_wns_threshold hold_wns_threshold] [- output_file output_file]\n\ncollection buffer\n\nint count in \"[1,10]\"\n\nflag decrease_delay\n\nflag detail\n\nflag hold\n\nfloat hold_wns_threshold\n\nflag honor_dont_touch\n\nflag include_begin_gain\n\nstring output_file\n\nstring scenario\n\nflag setup\n\nfloat setup_wns_threshold\n\ncollection target_pins\n\nint top in \"[1,1000]\"\n\nint trace_level in \"[0,100]\"",
                "keywords": "",
                "content": "Arguments\n-decrease_delay Clock eco analysis by decreasing delay, default by increasing delay.\n\nDescription\nIt will assume that there is no change for off-path during clock eco analysis. So that the driver output delay/transition should not have large change when commit insert_buffer, remove_buffer or reconnect_net eco actions.\n\nnBy default, it will increase delay on suggested eco points, and use insert_buffer or reconnect_net eco action to commit the solution.\n\nBy default, it will increase delay on suggested eco points, and use insert_buffer or reconnect_net eco action to commit the solution.\n\nWhen it needs to reduce delay, please specify the -decrease_delay option, and use remove_buffer or reconnect_net to commit the solution.",
                "chunk_size": 347
            },
            {
                "doc_id": "_xtop_handbook_0230",
                "chunk_id": "_xtop_handbook_0230_0003",
                "summary": "Commands\n\nName\nclock_eco_analysis --Do clock eco analysis, report suggested eco candidates.\n\nSynopsis\nclock_eco_analysis { -setup | -hold } [-decrease_delay] -buffer clock_buffer [- count buffer_count] [ -trace_level trace_level | -target_pins target_pins ] [-top count] [-include_begin_gain] [-detail] [-scenario reference_scenario] [-honor_dont_touch] [- setup_wns_threshold setup_wns_threshold] [-hold_wns_threshold hold_wns_threshold] [- output_file output_file]\n\ncollection buffer\n\nint count in \"[1,10]\"\n\nflag decrease_delay\n\nflag detail\n\nflag hold\n\nfloat hold_wns_threshold\n\nflag honor_dont_touch\n\nflag include_begin_gain\n\nstring output_file\n\nstring scenario\n\nflag setup\n\nfloat setup_wns_threshold\n\ncollection target_pins\n\nint top in \"[1,1000]\"\n\nint trace_level in \"[0,100]\"",
                "keywords": "",
                "content": "Arguments\n-target_pins target_pins Just analysis on those pins.\n\n-trace_level trace_level Max allowed level for back trace when clock eco analysis, default value is 5.\n\nDescription\nThe default value of trace_level is 5, user can adjust it according to design situation.\n\nNOTE: When specify target_pins, you should not set trace_level at the same time, and make sure there is no topology relation between target_pins. Tool only works fine for pins on clock tree, so no clock reconvergence or clock overlap. You can use hierarchical logic pin as target_pins.",
                "chunk_size": 319
            },
            {
                "doc_id": "_xtop_handbook_0230",
                "chunk_id": "_xtop_handbook_0230_0004",
                "summary": "Commands\n\nName\nclock_eco_analysis --Do clock eco analysis, report suggested eco candidates.\n\nSynopsis\nclock_eco_analysis { -setup | -hold } [-decrease_delay] -buffer clock_buffer [- count buffer_count] [ -trace_level trace_level | -target_pins target_pins ] [-top count] [-include_begin_gain] [-detail] [-scenario reference_scenario] [-honor_dont_touch] [- setup_wns_threshold setup_wns_threshold] [-hold_wns_threshold hold_wns_threshold] [- output_file output_file]\n\ncollection buffer\n\nint count in \"[1,10]\"\n\nflag decrease_delay\n\nflag detail\n\nflag hold\n\nfloat hold_wns_threshold\n\nflag honor_dont_touch\n\nflag include_begin_gain\n\nstring output_file\n\nstring scenario\n\nflag setup\n\nfloat setup_wns_threshold\n\ncollection target_pins\n\nint top in \"[1,1000]\"\n\nint trace_level in \"[0,100]\"",
                "keywords": "",
                "content": "Description\nSome terminology on the reported results:\nDACKPin : Directly affected CKPins, all fanout CKPins from eco point.\nDADPin : Directly affected DPins, all related data pins of DACKPins.\nBQPin : Begin QPins, all fanin QPins of DADPin.\nTNS_Gain : Total negative slack gain on all DPins.\nBegin_Gain : Total negative slack gain on all BQPins.\nMargin_TNS_Gain : Total margin negative slack gain on all DPins.\nTNS_Gain_Ratio : Total gain ratio on all DPins. It is calculated by {TNS_Gain / (buffer typical_delay * count)} or {TNS_Gain / (inverter typical_delay * 2 * count)}.\nBegin_Gain_Ratio : Total gain ratio on all BQPins. It is calculated by {Begin_Gain / (buffer typical_delay * count)} or {Begin_Gain / (inverter typical_delay * 2 * count)}.\nW_Margin_TNS_Gain_Ratio : Worst total margin gain ratio in multiple scenarios on all DPins. Total margin gain ratio is calculated by {Worst_Margin_TNS_Gain / (buffer typical_delay * count)} or {Worst_Margin_TNS_Gain / (inverter typical_delay * 2 * count)}.\nGain_Ratio : Total gain ratio synthesized TNS_Gain_Ratio, W_Margin_TNS_Gain_Ratio and Begin_Gain_Ratio. It is calculated by {TNS_Gain_Ratio + W_Margin_TNS_Gain_Ratio}. If include_begin_gain is set, the total gain ratio will be {TNS_Gain_Ratio + 0.1*Begin_Gain_Ratio + W_Margin_TNS_Gain_Ratio}.\n\nThe results will be sorted by total gain ratio. The concept of gain ratio is used as a criterion to filter the solutions. Once a buffer is inserted, the result expected is that it can bring a gain in a quantity of buffer delay without any negative effect. The TNS gain and impact can be then synthesized into a ratio of the expected buffer effect, the gain ratio.\n\nExamples\nThe following example performs clock eco analysis for hold timing.\n\n% clock_eco_analysis -buffer BUFF12 -hold\n\n* No.  Gain_Ratio  TNS_Gain_Ratio  W_Margin_TNS_Gain_Ratio  Pin ********************************************************************************   1       161.952        279.952       -118.000      clk_gen_u0/gating_cell_u0/CP   2        56.000         56.000          0.000      U326/I   3        12.714         12.714          0.000      regs/dram2/U272/I       \n\nThe following example performs clock eco analysis for setup timing with decrease_delay.\n\n% clock_eco_analysis -buffer BUFFD8 -setup -decrease_delay\n\n* No.  Gain_Ratio  TNS_Gain_Ratio  W_Margin_TNS_Gain_Ratio  Pin ********************************************************************************   1       446.883        448.221         -1.338      SCIBUFXT1_G2B1I1_1/A   2       144.515        114.515          0.000      SCJFBUFCLXP1G1B1I39_2/A   3        73.224         73.224          0.000      SCJFBUFCLXP1G1B1I55_2/A       \n\nSee Also commit_clock_eco",
                "chunk_size": 568
            },
            {
                "doc_id": "_xtop_handbook_0231",
                "chunk_id": "_xtop_handbook_0231_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\ncommit_clock_eco --Commit the solutions found by clock eco analysis.\n\nSynopsis\ncommit_clock_eco [ -gain_ratio num | -top num ] { -setup | -hold }\n\nint gain_ratio in \"[1,inf)\"\n\nflag hold\n\nflag setup\n\nint top in \"[1,1000]\"\n\nArguments\n-gain_ratio num Minimum gain ratio to filter solutions.\n\n-hold Commit the solutions found by hold analysis.\n\n-setup Commit the solutions found by setup analysis.\n\n-top num Commit top n solutions of analysis.\n\nDescription\nThis command commits the solutions found by clock eco analysis. The analysis command lists the gain\nand impact of each solutions in descending order of synthesized gain.\n\nThe concept of gain ratio is used as a criterion to filter the solutions. Once a buffer is inserted, the result\nexpected is that it can bring a gain in a quantity of buffer delay without any negative effect. The TNS gain\nand impact can be then synthesized into a ratio of the expected buffer effect, the gain ratio. At the early\nstage of optimization, a large gain ratio is commonly expected for clock eco. While in the later stage and\nthere is almost no solution on data paths, solutions with low gain ratio are also acceptable.\n\nAnyway, for experienced designers, this command also supports to commit the top n solutions directly\nwith option \"-top\".\n\nThis command can only commit solutions of increasing delay mode. For decreasing delay mode, it needs\nto convert the solution to a operational eco action and commit it manually.\n\nExamples\nThe following example commits the top 10 hold-fix solutions found by clock eco analysis.\n\n% commit_clock_eco -hold -top 10\n      \n\nSee Also\nclock_eco_analysis\n\n302",
                "chunk_size": 353
            },
            {
                "doc_id": "_xtop_handbook_0232",
                "chunk_id": "_xtop_handbook_0232_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nenlarge_timing_violations --Enlarge specified timing violations, only for GBA mode.\n\nSynopsis\nenlarge_timing_violations [ -setup | -hold ] [-scenarios patterns] factor\n\nflag hold\n\nstring_list scenarios\n\nflag setup\n\nfloat factor in \"(0.1,10)\"\n\nArguments\n-hold Enlarge hold violations.\n\n-scenarios patterns Scenarios to enlarge the violations, matched by wildcard.\n\n-setup Enlarge setup violations.\n\nfactor The factor to multiply with negative slack.\n\nDescription\nThis command enlarges the timing violations, only for GBA mode. It will multiply the negative slack with\nthe specified factor. If no hold or setup flag specified, both setup and hold violations will be enlarged.\nViolations of all scenarios will be modified unless scenarios are specified.\n\nHere the word \"enlarge\" acts just like \"scale\" except that it gives a hint that you should enlarge the\nviolations to get a better result for most cases. However, it is not prohibited to specify a factor less than\n1.0 to shrink the violations if you do want to do that.\n\nExamples\nThe following example specifies a factor to enlarge the hold timing violations.\n\n% enlarge_timing_violations -hold 1.1\n      \n\n303",
                "chunk_size": 257
            },
            {
                "doc_id": "_xtop_handbook_0233",
                "chunk_id": "_xtop_handbook_0233_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nexport_clock_eco --Export the specified clock eco solutions as commands for third party STA tools.\n\nSynopsis\nexport_clock_eco [-top num] { -setup | -hold }\n\nflag hold\n\nflag setup\n\nint top in \"[1,1000]\"\n\nArguments\n-hold Export the solutions found by hold analysis.\n\n-setup Export the solutions found by setup analysis.\n\n-top num Export top n solutions of analysis.\n\nDescription\nThis command exports the specified clock eco solutions as commands for third party STA tools. Only\nincreasing delay mode and insert buffer is supported. All scripts exported are based on top design.\n\nExamples\n\n304",
                "chunk_size": 132
            },
            {
                "doc_id": "_xtop_handbook_0234",
                "chunk_id": "_xtop_handbook_0234_0001",
                "summary": "Commands\n\nName\nfix_capacitance_violations --Fix capacitance violations in design.\n\nSynopsis\nint fix_capacitance_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-capacitance_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nfloat capacitance_target\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-buffer_list buffer_names Buffers or inverters used to fix violations (inverters only for split_net), use eco_buffer_list_for_setup if not specified.\n\n-debug_pins pin_list XTop will print more debug log for specified pins, and abort fix once all these pins have been scanned.\n\nDescription\nThis command fixes capacitance violations in design.\n\nOnce the fix process finished, it will report the gain obtained, area and density variations. If the violations are not completely fixed, the statistics of fail reasons will also be reported. Thus, you can change the policy or release more resources according to these reasons. The command report_fail_reasons can help to review the detail reasons on specified objects.\n\nThis command returns the number of solutions committed.",
                "chunk_size": 342
            },
            {
                "doc_id": "_xtop_handbook_0234",
                "chunk_id": "_xtop_handbook_0234_0002",
                "summary": "Commands\n\nName\nfix_capacitance_violations --Fix capacitance violations in design.\n\nSynopsis\nint fix_capacitance_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-capacitance_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nfloat capacitance_target\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-methods method_list Methods used to fix capacitance, can be any combination of insert_buffer, size_cell, and split_net, all enabled by default.\n\nDescription\nIt will try to size cell, insert buffer, and split net by default, and choose the best one from them.\n\nWhen using split net, tool will try best to satisfy the constraint by target and margin. There is an internal limit which do not allow split exhaustively, caused by unrealistic target and margin.",
                "chunk_size": 291
            },
            {
                "doc_id": "_xtop_handbook_0234",
                "chunk_id": "_xtop_handbook_0234_0003",
                "summary": "Commands\n\nName\nfix_capacitance_violations --Fix capacitance violations in design.\n\nSynopsis\nint fix_capacitance_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-capacitance_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nfloat capacitance_target\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-on_clock Fix violations on clock only.\n\n-dff_only Only size dff (reg) cells when set. If not specified, only size comb cells. Can only work with size cell method and -on_clock option is unused.\n\nDescription\nBy default, it only fixes violations on data paths. If want to fix violations on clock, try to run a separate iteration with option -on_clock.",
                "chunk_size": 269
            },
            {
                "doc_id": "_xtop_handbook_0234",
                "chunk_id": "_xtop_handbook_0234_0004",
                "summary": "Commands\n\nName\nfix_capacitance_violations --Fix capacitance violations in design.\n\nSynopsis\nint fix_capacitance_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-capacitance_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nfloat capacitance_target\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-capacitance_margin margin_val Capacitance slack margin to be reserved with unit pF, use eco_capacitance_slack_margin if not specified.\n\n-capacitance_target slack_val Target of capacitance slack with unit pF, use eco_capacitance_slack_target if not specified.\n\n-transition_margin margin_val Transition slack margin to be reserved with unit ns, use eco_transition_slack_margin if not specified.\n\n-rel_transition_margin Relative transition slack margin to be reserved with rel_margin_val the value of percentage to max transition, use eco_relative_transition_slack_margin if not specified, a sum of transition_margin and rel_transition_margin will be actually used.\n\nDescription\nBy default, this command will try to fix the violations to slack greater than 0, and will not break the max transition constraint, and max capacitance constraint of those nets that affected by this eco action indirectly. Commonly, this is enough since the algorithm is always a little pessimistic. However, if you really concerned about the effect and there are enough resources in the design, you can over-fix it by adding a positive target, and over-constraint the transition, capacitance by adding a positive margin with option -capacitance_target, -transition_margin and -capacitance_margin respectively.\n\nIf the target and margins are not specified, corresponding parameters eco_capacitance_slack_target, eco_transition_slack_margin, and eco_capacitance_slack_margin will be used as default.",
                "chunk_size": 496
            },
            {
                "doc_id": "_xtop_handbook_0234",
                "chunk_id": "_xtop_handbook_0234_0005",
                "summary": "Commands\n\nName\nfix_capacitance_violations --Fix capacitance violations in design.\n\nSynopsis\nint fix_capacitance_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-capacitance_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nfloat capacitance_target\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-check_timing_margin Also check hold and setup margin when fix transition, while margin can be set by eco_hold_slack_margin and eco_setup_slack_margin.\n\nDescription\nThe setup and hold timing constraint may be broken in this process. However, the impact will be considered together with the area cost, and the capacitance gain, and will be optimized as small as possible. We also offer an option -check_timing_margin to add extra margin check if user do not want to break any timing margin, but solution may be less if this option specified.",
                "chunk_size": 305
            },
            {
                "doc_id": "_xtop_handbook_0234",
                "chunk_id": "_xtop_handbook_0234_0006",
                "summary": "Commands\n\nName\nfix_capacitance_violations --Fix capacitance violations in design.\n\nSynopsis\nint fix_capacitance_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-capacitance_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nfloat capacitance_target\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-size_rule rule_type Indicate the rule used to find candidates for sizing cells, use eco_cell_classify_rule if not specified.\n\nDescription\nBy default, cells are sized by matching eco_cell_match_attribute. If you want to reduce the candidate cells for sizing, you can change the -size_rule to nominal_keywords or nominal_regex on demand.",
                "chunk_size": 264
            },
            {
                "doc_id": "_xtop_handbook_0234",
                "chunk_id": "_xtop_handbook_0234_0007",
                "summary": "Commands\n\nName\nfix_capacitance_violations --Fix capacitance violations in design.\n\nSynopsis\nint fix_capacitance_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-capacitance_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nfloat capacitance_target\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-disable_report Do NOT generate a report of violation and fail reason in workspace.\n\nDescription\nBy default, a report of violations and fail reasons is generated under the directory opt in workspace. The maximum violation count is limited to 10000 since it will be time consuming if there are plenty of violations remained. Option -disable_report can be used to avoid generating this report.",
                "chunk_size": 272
            },
            {
                "doc_id": "_xtop_handbook_0234",
                "chunk_id": "_xtop_handbook_0234_0008",
                "summary": "Commands\n\nName\nfix_capacitance_violations --Fix capacitance violations in design.\n\nSynopsis\nint fix_capacitance_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-capacitance_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nfloat capacitance_target\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\nviolations The violations of pins to fix, all if not specified.\n\nDescription\nThis command also supports to fix specific violations by specifying a collection of violated pins. The summary and fail reason are also limited to specified pins.\n\nWhen violated pins are specified by user, tool will automatically expand all the mirror pins of them.",
                "chunk_size": 259
            },
            {
                "doc_id": "_xtop_handbook_0234",
                "chunk_id": "_xtop_handbook_0234_0009",
                "summary": "Commands\n\nName\nfix_capacitance_violations --Fix capacitance violations in design.\n\nSynopsis\nint fix_capacitance_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-capacitance_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nfloat capacitance_target\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\ncollection violations",
                "keywords": "",
                "content": "Examples\nThe following example uses size cell and insert buffer methods to fix capacitance violations.\n\n% fix_capacitance_violations -methods {size_cell insert_buffer}       \n\nThe following example fix capacitance violations only size DFF cells.\n\n% fix_capacitance_violations -methods {size_cell} -dff_only       \n\nThe following example only fixes capacitance violations on clock path.\n\n% fix_capacitance_violations -on_clock       \n\nThe following example over-fixes capacitance violations to 0.02pF.\n\n% fix_capacitance_violations -capacitance_target 0.02       \n\nThe following example over-constraints the transition and capacitance by 0.01ns and 0.01pF respectively.\n\n% fix_capacitance_violations -transition_margin 0.01 \\n                             -capacitance_margin 0.01       \n\nThe following example uses nominal keywords defined in parameter eco_cell_nominal_swap_keywords for swapping cells to fix capacitance violations.\n\n% set_parameter eco_cell_nominal_swap_keywords \\n                \"lvt@n30 nvt@n40 hvt@n40\"\n% fix_capacitance_violations -size_rule nominal_keywords       \n\nThe following example only fixes capacitance violations on pin U316/Z and U395/Z, and also check timing margin.\n\n% fix_capacitance_violations {U316/Z U395/Z} -check_timing_margin       \n\nSee Also fix_transition_violations fix_setup_path_violations fix_hold_path_violations",
                "chunk_size": 531
            },
            {
                "doc_id": "_xtop_handbook_0235",
                "chunk_id": "_xtop_handbook_0235_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nfix_fanout_violations --Fix fanout violations in design.\n\nSynopsis\nint fix_fanout_violations [-buffer_list buffer_inverter_names] [-max_fanout\nthreshold] [-on_clock] [-disable_report] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\ncollection debug_pins\n\nflag disable_report\n\nint max_fanout in \"[4,inf)\"\n\nflag on_clock\n\ncollection violations\n\nArguments\n-buffer_list buffer_inverter_names Buffers/Inverters used to fix fanout violations, use buffers/inverters\n\ndefined in eco_buffer_list_for_setup if not specified.\n\n-debug_pins pin_list XTop will print more debug log for specified pins, and abort fix\nonce all these pins have been scanned.\n\n-disable_report Do NOT generate a report of violation and fail reason in workspace.\n\n-max_fanout threshold Max fanout threshold, use parameter max_fanout if not specified.\n\n-on_clock Fix violations on clock only.\n\nviolations The violations of pins to fix, all if not specified.\n\nDescription\nThis command fixes fanout violations in design. It will try to split net, to keep fanout number not exceed\nthe max fanout threshold defined by user. If this option is not set, it will use the value of max_fanout.\n\nOnce the fix process finished, it will report the solution number, area increased, and statistics of fail reason\nif violations are not fully fixed.\n\nBy default, a report of violations and fail reasons is generated under the directory opt in workspace.\nThe maximum violation count is limited to 10000 since it will be time consuming if there are plenty of\nviolations remained. Option -disable_report can be used to avoid generating this report.\n\nThis command also supports to fix specific violations by specifying a collection of violated pins. The\nsummary and fail reason are also limited to specified pins.\n\nWhen violated pins are specified by user, tool will automatically expand all the mirror pins of them.\n\nThis command returns the number of solutions committed.\n\nExamples\nThe following example fix max fanout violations.\n\n% fix_fanout_violations -max_fanout 16 -buffer_list {BUF01 BUF03}\n      \n\nThe following example fix max fanout violations on clock only.\n\n% fix_fanout_violations -on_clock -buffer_list {BUF01 BUF03}\n      \n\nThe following example fix max fanout violations on pin mul137/ZN.\n\n% fix_fanout_violations {mul137/ZN}\n      \n\nSee Also\nfix_wire_length_violations\n\n309",
                "chunk_size": 536
            },
            {
                "doc_id": "_xtop_handbook_0236",
                "chunk_id": "_xtop_handbook_0236_0001",
                "summary": "Commands\n\nName\nfix_glitch_violations --Fix noise glitch violations in design.\n\nSynopsis\nint fix_glitch_violations [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,1000]\"\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-buffer_list buffer_inverter_names Buffers/Inverters used to fix noise glitch violation for split_net,\n\n-debug_pins pin_list XTop will print more debug log for specified pins, and abort fix once all these pins have been scanned.\n\n-dff_only Only size dff (reg) cells when set. If not specified, only size comb cells.Can only work with size cell method and -on_clock option is unused.\n\nDescription\nThis command fixes noise glitch violations in design. It will try to split net, or size cell, and choose the best one solution between them. By default, it only fixes violations on data paths. Once the fix process finished, it will report the solution number, area increased, and statistics of fail reason if violations are not fully fixed.\n\nThis command returns the number of solutions committed.",
                "chunk_size": 313
            },
            {
                "doc_id": "_xtop_handbook_0236",
                "chunk_id": "_xtop_handbook_0236_0002",
                "summary": "Commands\n\nName\nfix_glitch_violations --Fix noise glitch violations in design.\n\nSynopsis\nint fix_glitch_violations [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,1000]\"\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-on_clock Fix violations on clock only.\n\nDescription\nIf want to fix violations on clock, try to run a separate iteration with option -on_clock.",
                "chunk_size": 184
            },
            {
                "doc_id": "_xtop_handbook_0236",
                "chunk_id": "_xtop_handbook_0236_0003",
                "summary": "Commands\n\nName\nfix_glitch_violations --Fix noise glitch violations in design.\n\nSynopsis\nint fix_glitch_violations [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,1000]\"\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-wire_length_threshold Minimum wire length threshold allowed for a segment when split length_threshold net, there's no limit by default, the unit is um.\n\nDescription\nWhen split net, using option -wire_length_threshold can avoid split short net into many segments. If the value is set too large, may have no solution.",
                "chunk_size": 218
            },
            {
                "doc_id": "_xtop_handbook_0236",
                "chunk_id": "_xtop_handbook_0236_0004",
                "summary": "Commands\n\nName\nfix_glitch_violations --Fix noise glitch violations in design.\n\nSynopsis\nint fix_glitch_violations [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,1000]\"\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-methods method_list Methods used to fix glitch, can be any combination of size_cell and split_net, all enabled by default.\n\nDescription\nSize cell method can only fix violation points with small absolute value of slack.",
                "chunk_size": 197
            },
            {
                "doc_id": "_xtop_handbook_0236",
                "chunk_id": "_xtop_handbook_0236_0005",
                "summary": "Commands\n\nName\nfix_glitch_violations --Fix noise glitch violations in design.\n\nSynopsis\nint fix_glitch_violations [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,1000]\"\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\nuse buffers/inverters defined in eco_buffer_list_for_setup if not specified.\n\n-size_rule rule_type Indicate the rule used to find candidates for sizing cells, use eco_cell_classify_rule if not specified.\n\nDescription\nWhile size cell is used, the candidates are searched in groups classified by the rule of option -size_rule. If this option is not specified, eco_cell_classify_rule will be used as default.",
                "chunk_size": 238
            },
            {
                "doc_id": "_xtop_handbook_0236",
                "chunk_id": "_xtop_handbook_0236_0006",
                "summary": "Commands\n\nName\nfix_glitch_violations --Fix noise glitch violations in design.\n\nSynopsis\nint fix_glitch_violations [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,1000]\"\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-check_timing_margin Also check hold and setup margin when fix glitch, while margin can be set by eco_hold_slack_margin and eco_setup_slack_margin.\n\nDescription\nThe setup and hold timing constraint may be broken in this process. We also offer an option -check_timing_margin to add extra margin check if user do not want to break any timing margin, but solution may be less if this option specified.",
                "chunk_size": 235
            },
            {
                "doc_id": "_xtop_handbook_0236",
                "chunk_id": "_xtop_handbook_0236_0007",
                "summary": "Commands\n\nName\nfix_glitch_violations --Fix noise glitch violations in design.\n\nSynopsis\nint fix_glitch_violations [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,1000]\"\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-disable_report Do NOT generate a report of violation and fail reason in workspace.\n\nDescription\nBy default, a report of violations and fail reasons is generated under the directory opt in workspace. The maximum violation count is limited to 10000 since it will be time consuming if there are plenty of violations remained. Option -disable_report can be used to avoid generating this report.",
                "chunk_size": 230
            },
            {
                "doc_id": "_xtop_handbook_0236",
                "chunk_id": "_xtop_handbook_0236_0008",
                "summary": "Commands\n\nName\nfix_glitch_violations --Fix noise glitch violations in design.\n\nSynopsis\nint fix_glitch_violations [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,1000]\"\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\nviolations The violations of pins to fix, all if not specified.\n\nDescription\nThis command also supports to fix specific violations by specifying a collection of violated pins. In XTop, the violations on the whole net is considered even only part of the sinks are specified. So, once a pin is specified, all the pins of the net will be taken into account. The timing summary and fail reason are also limited to pins on the nets.\n\nWhen violated pins are specified by user, tool will automatically expand all the mirror pins of them.",
                "chunk_size": 261
            },
            {
                "doc_id": "_xtop_handbook_0236",
                "chunk_id": "_xtop_handbook_0236_0009",
                "summary": "Commands\n\nName\nfix_glitch_violations --Fix noise glitch violations in design.\n\nSynopsis\nint fix_glitch_violations [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,1000]\"\n\ncollection violations",
                "keywords": "",
                "content": "Examples\nThe following example fix glitch violations using split_net only.\n\n% fix_glitch_violations -buffer_list {BUF01 BUF03} -methods {split_net}        \n\nThe following example fix glitch violations using size_cell and cell_attribute as sizing rule.\n\n% set_parameter eco_cell_classify_rule cell_attribute\n% fix_glitch_violations -methods {size_cell}       \n\nThe following example fix glitch violations using size_cell for DFF only.\n\n% fix_glitch_violations -methods {size_cell} -dff_only       \n\nThe following example fix glitch violations using both split_net and size_cell on clock.\n\n% fix_glitch_violations -buffer_list {BUF01 BUF03} -on_clock       \n\nThe following example fix glitch violations while setting min split wire length to 50um.\n\n% fix_glitch_violations -methods {split_net} -wire_length_threshold 50       \n\nSee Also fix_fanout_violations fix_wire_length_violations fix_transition_violations",
                "chunk_size": 360
            },
            {
                "doc_id": "_xtop_handbook_0237",
                "chunk_id": "_xtop_handbook_0237_0001",
                "summary": "Commands\n\nName\nfix_hold_gba_violations --Fix hold GBA violations.\n\nSynopsis\nint fix_hold_gba_violations [-buffer_list buffer_names] [ -size_cell_only [- size_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-effort effort_level] [-group] [-summarize_internal_iteration] [-disable_report] [- max_cluster_loader_count max_count] [-fix_timing_window] [ -use_dummy_cell [-dummy_only]] [ - max_delay_cell_length max_delay_cell_len -delay_cell_list delay_cell_names ] [ -only_pins pin_list | violations ] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nflag group\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-buffer_list buffer_names Buffers used to fix violations, use eco_buffer_list_for_hold if not\n\nspecified.\n\n-capacitance_margin margin_val Capacitance slack margin to be reserved with unit pF, use eco_capacitance_slack_margin if not specified.\n\n-debug_pins pin_list XTop will print more debug log for specified pins, and abort fix once all these pins have been scanned.\n\n-delay_cell_list delay_cell_names Delay buffer list to specify delay buffer.\n\n-dff_only Only size dff (reg) cells when set. If not specified, only size comb cells. Suggest only swapping cells using nominal_keywords.\n\n-effort effort_level Effort level in optimization, default is low.\n\n-group If group target pins according to interconnection and take pins in proportion for each iteration.\n\n-hold_target slack_val Target of hold slack with unit ns, use eco_hold_slack_target if not specified.\n\nwants to use this feature.\n\n-rel_transition_margin Relative transition slack margin to be reserved with rel_margin_val the value of percentage to max transition, use\n\neco_relative_transition_slack_margin if not specified, a sum of transition_margin and rel_transition_margin will be actually used.\n\n-setup_margin margin_val Setup slack margin to be reserved with unit ns, use eco_setup_slack_margin if not specified.\n\n-size_cell_only Size cell only to fix hold, and only size down.\n\n-size_rule rule_type Indicate the rule used to find candidates for sizing cells, use eco_cell_classify_rule if not specified.\n\n-summarize_internal_iteration Summarize each internal iteration.\n\n-transition_margin margin_val Transition slack margin to be reserved with unit ns, use eco_transition_slack_margin if not specified.\n\nDescription\nThis command fixes hold GBA violations. For any pins, if there are paths through it, it will use the worst slack of paths instead of GBA slack. Generally, it is recommended to only fix violations on paths since GBA values are always pessimistic and will be over-fixed. But paths cannot cover all the violations, and it needs iterations to fix all the violations. If the concern is the completion rate, and the cost of over-fix is not that important, you can try this command.\n\nFor detail, please refer to fix_hold_path_violations. If you want to allow breaking setup after optimization, you can set the setup margin to a negative value.",
                "chunk_size": 752
            },
            {
                "doc_id": "_xtop_handbook_0237",
                "chunk_id": "_xtop_handbook_0237_0002",
                "summary": "Commands\n\nName\nfix_hold_gba_violations --Fix hold GBA violations.\n\nSynopsis\nint fix_hold_gba_violations [-buffer_list buffer_names] [ -size_cell_only [- size_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-effort effort_level] [-group] [-summarize_internal_iteration] [-disable_report] [- max_cluster_loader_count max_count] [-fix_timing_window] [ -use_dummy_cell [-dummy_only]] [ - max_delay_cell_length max_delay_cell_len -delay_cell_list delay_cell_names ] [ -only_pins pin_list | violations ] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nflag group\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\nviolations The violations of pins to fix, all if not specified.\n\nDescription\nThis command also supports to fix specific violations by specifying a collection of violated pins (endpoints). While the collection of violation is specified, all fan in and fan out pins will be traced to form a sub graph to search solutions. The timing summary of timing and fail reason are also limited to the traced sub graph.\n\nWhen violations or pins are specified by user, tool will automatically expand all the mirror pins of them. However, if the endpoint violations is less than unreasonable_negative_slack, the endpoint will be ignored and not fixed.",
                "chunk_size": 397
            },
            {
                "doc_id": "_xtop_handbook_0237",
                "chunk_id": "_xtop_handbook_0237_0003",
                "summary": "Commands\n\nName\nfix_hold_gba_violations --Fix hold GBA violations.\n\nSynopsis\nint fix_hold_gba_violations [-buffer_list buffer_names] [ -size_cell_only [- size_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-effort effort_level] [-group] [-summarize_internal_iteration] [-disable_report] [- max_cluster_loader_count max_count] [-fix_timing_window] [ -use_dummy_cell [-dummy_only]] [ - max_delay_cell_length max_delay_cell_len -delay_cell_list delay_cell_names ] [ -only_pins pin_list | violations ] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nflag group\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-only_pins pin_list Only generate solutions on the specified pins if specified.\n\nDescription\nAnother option -only_pins specifies the pins that solutions can be generated on. While this options is specified, it behaves like that all the other pins are marked as dont touch.",
                "chunk_size": 352
            },
            {
                "doc_id": "_xtop_handbook_0237",
                "chunk_id": "_xtop_handbook_0237_0004",
                "summary": "Commands\n\nName\nfix_hold_gba_violations --Fix hold GBA violations.\n\nSynopsis\nint fix_hold_gba_violations [-buffer_list buffer_names] [ -size_cell_only [- size_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-effort effort_level] [-group] [-summarize_internal_iteration] [-disable_report] [- max_cluster_loader_count max_count] [-fix_timing_window] [ -use_dummy_cell [-dummy_only]] [ - max_delay_cell_length max_delay_cell_len -delay_cell_list delay_cell_names ] [ -only_pins pin_list | violations ] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nflag group\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-max_cluster_loader_count Max loader number that can be clustered to one group, default is max_count 1, means the function is disabled. 4 is the suggested value if user\n\nDescription\nWe also provide an option -max_cluster_loader_count, to enable/disable cluster loader function, try to reduce buffer count, and also improve fix result. This feature is suggested to turn on if user find buffer count is not optimized as expect. It is the limit of how many loaders can be clustered for inserting buffer. The option is 1 by default, means the function is disabled. When enabled, tool will first try to put similar violated loaders into one group under the constraint of max_cluster_loader_count, and insert buffer for it in one step. If the loaders can not be clustered, or not totally fixed, tool will then try insert buffer for each unfixed loader one by one, like default behavior. Note that tool does not always cluster loader at max_cluster_loader_count, but clustering according to practical situation.",
                "chunk_size": 503
            },
            {
                "doc_id": "_xtop_handbook_0237",
                "chunk_id": "_xtop_handbook_0237_0005",
                "summary": "Commands\n\nName\nfix_hold_gba_violations --Fix hold GBA violations.\n\nSynopsis\nint fix_hold_gba_violations [-buffer_list buffer_names] [ -size_cell_only [- size_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-effort effort_level] [-group] [-summarize_internal_iteration] [-disable_report] [- max_cluster_loader_count max_count] [-fix_timing_window] [ -use_dummy_cell [-dummy_only]] [ - max_delay_cell_length max_delay_cell_len -delay_cell_list delay_cell_names ] [ -only_pins pin_list | violations ] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nflag group\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-fix_timing_window Also fix timing window while fix hold violations, not work with -size_cell_only and when -effort is not low. Suggest using this feature if many break setup fail reasons are found in summary.\n\nDescription\nWhen the option -fix_timing_window is specified, tool will try to size a few driver cells on the path of the pins which setup margin are always broken, so there's a chance to get a better setup margin after sizing. User can set size cell parameter, like eco_cell_classify_rule, or eco_cell_nominal_swap_keywords, and so on, to control sizing behavior. In next step, tool will try to fix hold violation again, so a better fix result is expected.",
                "chunk_size": 445
            },
            {
                "doc_id": "_xtop_handbook_0237",
                "chunk_id": "_xtop_handbook_0237_0006",
                "summary": "Commands\n\nName\nfix_hold_gba_violations --Fix hold GBA violations.\n\nSynopsis\nint fix_hold_gba_violations [-buffer_list buffer_names] [ -size_cell_only [- size_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-effort effort_level] [-group] [-summarize_internal_iteration] [-disable_report] [- max_cluster_loader_count max_count] [-fix_timing_window] [ -use_dummy_cell [-dummy_only]] [ - max_delay_cell_length max_delay_cell_len -delay_cell_list delay_cell_names ] [ -only_pins pin_list | violations ] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nflag group\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-dummy_only Only insert dummy cell to fix small hold violations.\n\n-use_dummy_cell Enable use dummy cell to fix small hold violations. Parameter eco_dummy_cell_list_for_hold must also be set if this flag is specified.\n\nDescription\nFor very small hold violations, flag -use_dummy_cell can be specified to insert a dummy cell from eco_dummy_cell_list_for_hold, the purpose of which is to increase net load. If no dummy cell can fix, insert buffer will be automatically tried next. Meanwhile, -dummy_only can be set to only allow add dummy cell.",
                "chunk_size": 413
            },
            {
                "doc_id": "_xtop_handbook_0237",
                "chunk_id": "_xtop_handbook_0237_0007",
                "summary": "Commands\n\nName\nfix_hold_gba_violations --Fix hold GBA violations.\n\nSynopsis\nint fix_hold_gba_violations [-buffer_list buffer_names] [ -size_cell_only [- size_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-effort effort_level] [-group] [-summarize_internal_iteration] [-disable_report] [- max_cluster_loader_count max_count] [-fix_timing_window] [ -use_dummy_cell [-dummy_only]] [ - max_delay_cell_length max_delay_cell_len -delay_cell_list delay_cell_names ] [ -only_pins pin_list | violations ] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nflag group\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-max_delay_cell_length The maximum continuous number allowed for delay cell. When set max_delay_cell_len to 0, means no constraint.\n\nDescription\nBy setting -max_delay_cell_length, tool will avoid inserting delay buffer successively, while delay buffer is recognized by setting delay_cell_list. Existing delay buffer chain will also be considered. In this condition, buffer list should contains at least 1 normal buffer.",
                "chunk_size": 382
            },
            {
                "doc_id": "_xtop_handbook_0237",
                "chunk_id": "_xtop_handbook_0237_0008",
                "summary": "Commands\n\nName\nfix_hold_gba_violations --Fix hold GBA violations.\n\nSynopsis\nint fix_hold_gba_violations [-buffer_list buffer_names] [ -size_cell_only [- size_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-effort effort_level] [-group] [-summarize_internal_iteration] [-disable_report] [- max_cluster_loader_count max_count] [-fix_timing_window] [ -use_dummy_cell [-dummy_only]] [ - max_delay_cell_length max_delay_cell_len -delay_cell_list delay_cell_names ] [ -only_pins pin_list | violations ] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nflag group\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-disable_report Do NOT generate a report of violation and fail reason in workspace.\n\nDescription\nBy default, a report of violations and fail reasons is generated under the directory opt in workspace. The maximum violation count is limited to 10000 since it will be time consuming if there are plenty of violations remained. Option -disable_report can be used to avoid generating this report.",
                "chunk_size": 377
            },
            {
                "doc_id": "_xtop_handbook_0237",
                "chunk_id": "_xtop_handbook_0237_0009",
                "summary": "Commands\n\nName\nfix_hold_gba_violations --Fix hold GBA violations.\n\nSynopsis\nint fix_hold_gba_violations [-buffer_list buffer_names] [ -size_cell_only [- size_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-effort effort_level] [-group] [-summarize_internal_iteration] [-disable_report] [- max_cluster_loader_count max_count] [-fix_timing_window] [ -use_dummy_cell [-dummy_only]] [ - max_delay_cell_length max_delay_cell_len -delay_cell_list delay_cell_names ] [ -only_pins pin_list | violations ] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nflag group\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection violations",
                "keywords": "",
                "content": "Examples\nThe following example fixes hold gba violations with effort high.\n\n% fix_hold_gba_violations -effort high       \n\nThe following example fixes hold gba violations using buffers in buffer list.\n\n% fix_hold_gba_violations -buffer_list \"DLY01 DLY02 DLY04\"       \n\nThe following example fixes hold gba violations with hold target 0.005ns and setup margin 0.005ns.\n\n% set_parameter eco_hold_slack_target 0.005\n% set_parameter eco_setup_slack_margin 0.005\n% fix_hold_gba_violations       \n\nThe following example shows how to overwrite the hold target and setup margin to 0 and 0.01ns in this commands.\n\n% set_parameter eco_hold_slack_target 0.005\n% set_parameter eco_setup_slack_margin 0.005\n% fix_hold_gba_violations -setup_margin 0.01 -hold_target 0       \n\nThe following example fixes hold gba violations by size_cell only.\n\n% fix_hold_gba_violations -size_cell_only       \n\nThe following example fixes hold gba violations by swap VT cells honoring following keywords rules.\n\n% set_parameter eco_cell_nominal_swap_keywords \\n                {\"ULVT\" \"LVT\" \"\" \"HVT\"}\n% fix_hold_gba_violations -size_cell_only \\n                          -size_rule nominal_keywords       \n\nThe following example fixes hold gba violations by size_cell honoring following regular expression rules.\n\n% set_parameter eco_cell_nominal_sizing_pattern {\"X[0-9]+TH\"}\n% fix_hold_gba_violations -size_cell_only -size_rule nominal_regex       \n\nThe following example fixes hold gba violations by insert buffer for max 3 clustered loaders.\n\n% fix_hold_gba_violations -buffer_list \"DLY01 DLY02 DLY04\"                            -max_cluster_loader_count 3        The following example fixes hold gba violations, and uses nominal_keywords to swap cell when fix timing window.\n\n% set_parameter eco_cell_classify_rule nominal_keywords\n% set_parameter eco_cell_nominal_swap_keywords {\"HVT\" \"\" \"LVT\"}\n% fix_hold_gba_violations -buffer_list \"DLY01\" -fix_timing_window       \n\nThe following example fix hold gba violations only using insert dummy cell.\n\n% set_parameter eco_dummy_cell_list_for_hold {BUF02}\n% fix_hold_gba_violations -use_dummy_cell -dummy_only       \n\nThe following example fix hold gba violations using insert buffer as well as insert dummy cell.\n\n% set_parameter eco_dummy_cell_list_for_hold {BUF02}\n% fix_hold_gba_violations -buffer_list \"BUF01 BUF02 DLY01\" -use_dummy_cell       \n\nThe following example fix hold gba violation by setting max_delay_cell_length to 3.\n\n% fix_hold_gba_violations -buffer_list \"BUF01 DLY01 DEL02\"           -max_delay_cell_length 3 -delay_cell_list [get_lib_cells {DEL* DLY*}]       \n\nSee Also fix_hold_path_violations fix_setup_gba_violations",
                "chunk_size": 965
            },
            {
                "doc_id": "_xtop_handbook_0238",
                "chunk_id": "_xtop_handbook_0238_0001",
                "summary": "Commands\n\nName\nfix_hold_path_violations --Fix hold violations of the specified paths.\n\nSynopsis\nint fix_hold_path_violations [-buffer_list buffer_names] [ -size_cell_only [-\nsize_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [-\ntransition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin\nmargin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level]\n[-summarize_internal_iteration] [-disable_report] [-max_cluster_loader_count max_count] [-\nfix_timing_window] [ -use_dummy_cell [-dummy_only]] [ -max_delay_cell_length\nmax_delay_cell_len -delay_cell_list delay_cell_names ] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-buffer_list buffer_names Buffers used to fix violations, use eco_buffer_list_for_hold if not specified.\n\n-debug_pins pin_list XTop will print more debug log for specified pins, and abort fix once all these pins have been scanned.\n\n-delay_cell_list delay_cell_names Delay cell list to specify delay buffer.\n\n-dff_only Only size dff cells (D flip-flop cells) when set. If not specified, only size comb cells. Suggest only swapping cells using nominal_keywords.\n\n-only_pins pin_list Only generate solutions on the specified pins if specified.\n\npaths Paths to fix hold violations, all if not specified.\n\nDescription\nThis command fixes hold violations of the specified paths, if the paths are not specified, it will fix all the violated hold paths. Those paths (including its endpoint) with slack (hold violation) less than the unreasonable slack value unreasonable_negative_slack , or the corresponding scenario and timing type is set as skipped will be ignored. Once the fix process finished, it will report the gain obtained, area and density variations.\n\nIf the violations are not completely fixed, the statistics of fail reasons will also be reported. Thus, you can change the policy or release more resources according to these reasons. The command report_fail_reasons can help to review the detail reasons on specified objects.\n\nThis command returns the number of solutions committed.",
                "chunk_size": 559
            },
            {
                "doc_id": "_xtop_handbook_0238",
                "chunk_id": "_xtop_handbook_0238_0002",
                "summary": "Commands\n\nName\nfix_hold_path_violations --Fix hold violations of the specified paths.\n\nSynopsis\nint fix_hold_path_violations [-buffer_list buffer_names] [ -size_cell_only [-\nsize_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [-\ntransition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin\nmargin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level]\n[-summarize_internal_iteration] [-disable_report] [-max_cluster_loader_count max_count] [-\nfix_timing_window] [ -use_dummy_cell [-dummy_only]] [ -max_delay_cell_length\nmax_delay_cell_len -delay_cell_list delay_cell_names ] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-capacitance_margin margin_val Capacitance slack margin to be reserved with unit pF, use eco_capacitance_slack_margin if not specified.\n\n-hold_target slack_val Target of hold slack of this optimization action with unit ns, use eco_hold_slack_target if not specified.\n\n-setup_margin margin_val Setup slack margin to be reserved with unit ns, use eco_setup_slack_margin if not specified.\n\n-transition_margin margin_val Transition slack margin to be reserved with unit ns, use eco_transition_slack_margin if not specified.\n\n-rel_transition_margin Relative transition slack margin to be reserved with rel_margin_val the value of percentage to max transition, use eco_relative_transition_slack_margin if not specified, a sum of transition_margin and rel_transition_margin will be actually used.\n\nDescription\nBy default, this command will try to fix the violated paths to slack greater than 0, and will not break the setup, max transition, and max capacitance, or not to make them worse if there is already a violation. Commonly, this is enough since the algorithm is always a little pessimistic. However, if you really concerned about the effect and there are enough resources in the design, you can over-fix it by adding a positive target, and over-constraint the setup, transition, capacitance by adding a positive margin with option -hold_target, -setup_margin, -transition_margin and -capacitance_margin respectively. If you want to allow breaking setup after optimization, you can set the setup margin to a negative value. If the target and margins are not specified, corresponding parameters eco_hold_slack_target, eco_setup_slack_margin, eco_transition_slack_margin, and eco_capacitance_slack_margin will be used as default.",
                "chunk_size": 631
            },
            {
                "doc_id": "_xtop_handbook_0238",
                "chunk_id": "_xtop_handbook_0238_0003",
                "summary": "Commands\n\nName\nfix_hold_path_violations --Fix hold violations of the specified paths.\n\nSynopsis\nint fix_hold_path_violations [-buffer_list buffer_names] [ -size_cell_only [-\nsize_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [-\ntransition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin\nmargin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level]\n[-summarize_internal_iteration] [-disable_report] [-max_cluster_loader_count max_count] [-\nfix_timing_window] [ -use_dummy_cell [-dummy_only]] [ -max_delay_cell_length\nmax_delay_cell_len -delay_cell_list delay_cell_names ] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-size_rule rule_type Indicate the rule used to find candidates for sizing cells, use eco_cell_classify_rule if not specified.\n\n-size_cell_only Size cell only to fix hold, and only size down.\n\nDescription\nThe most efficient method to fix hold is to insert buffer chain. To keep the consistency, the buffers can only be inserted at the sinks of net, and there is a limitation eco_max_buffer_chain_length on the number of buffers inserted at one pin. Another way to fix hold is to size cells, and it only allows to size down here. It is recommended that to fix hold by sizing cells before inserting buffers since there is no area cost, and on the contrary, it can release some die area. While size cell is used, the candidates are searched in groups classified by the rule of option -size_rule. If this option is not specified, eco_cell_classify_rule will be used as default. User can set size cell parameter, like eco_cell_classify_rule, or eco_cell_nominal_swap_keywords, and so on, to control sizing behavior. In next step, tool will try to fix hold violation again, so a better fix result is expect.",
                "chunk_size": 536
            },
            {
                "doc_id": "_xtop_handbook_0238",
                "chunk_id": "_xtop_handbook_0238_0004",
                "summary": "Commands\n\nName\nfix_hold_path_violations --Fix hold violations of the specified paths.\n\nSynopsis\nint fix_hold_path_violations [-buffer_list buffer_names] [ -size_cell_only [-\nsize_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [-\ntransition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin\nmargin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level]\n[-summarize_internal_iteration] [-disable_report] [-max_cluster_loader_count max_count] [-\nfix_timing_window] [ -use_dummy_cell [-dummy_only]] [ -max_delay_cell_length\nmax_delay_cell_len -delay_cell_list delay_cell_names ] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-effort effort_level Effort level in optimization, default is low.\n\n-summarize_internal_iteration Summarize each internal iteration.\n\nDescription\nThe option -effort controls the count of internal optimization iterations. The pins will be sorted by the violations they covered and classified into groups with different priorities. The higher effort level, the more groups will be classified. As a cost, more CPU time will be consumed in the optimization process. Generally, it will result in a better optimization quality with higher effort. However, this depends on the timing status, placement and routing density of the design. Sometimes, the last iteration will be inefficient, and waste a lot of die area. The option -summarize_internal_iteration can be turned on to review the effect of each internal iteration.",
                "chunk_size": 455
            },
            {
                "doc_id": "_xtop_handbook_0238",
                "chunk_id": "_xtop_handbook_0238_0005",
                "summary": "Commands\n\nName\nfix_hold_path_violations --Fix hold violations of the specified paths.\n\nSynopsis\nint fix_hold_path_violations [-buffer_list buffer_names] [ -size_cell_only [-\nsize_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [-\ntransition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin\nmargin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level]\n[-summarize_internal_iteration] [-disable_report] [-max_cluster_loader_count max_count] [-\nfix_timing_window] [ -use_dummy_cell [-dummy_only]] [ -max_delay_cell_length\nmax_delay_cell_len -delay_cell_list delay_cell_names ] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-max_cluster_loader_count Max loader number that can be clustered to one group, default is max_count 1, means the function is disabled. 4 is the suggested value if user wants to use this feature.\n\nDescription\nWe also provide an option -max_cluster_loader_count, to enable/disable cluster loader function, try to reduce buffer count, and also improve fix result. This feature is suggested to turn on if user find buffer count is not optimized as expect. It is the limit of how many loaders can be clustered for inserting buffer. The option is 1 by default, means the function is disabled. When enabled, tool will first try to put similar violated loaders into one group under the constraint of max_cluster_loader_count, and insert buffer for it in one step. If the loaders can not be clustered, or not totally fixed, tool will then try insert buffer for each unfixed loader one by one, like default behavior. Note that tool does not always cluster loader at max_cluster_loader_count, but clustering according to practical situation.",
                "chunk_size": 507
            },
            {
                "doc_id": "_xtop_handbook_0238",
                "chunk_id": "_xtop_handbook_0238_0006",
                "summary": "Commands\n\nName\nfix_hold_path_violations --Fix hold violations of the specified paths.\n\nSynopsis\nint fix_hold_path_violations [-buffer_list buffer_names] [ -size_cell_only [-\nsize_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [-\ntransition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin\nmargin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level]\n[-summarize_internal_iteration] [-disable_report] [-max_cluster_loader_count max_count] [-\nfix_timing_window] [ -use_dummy_cell [-dummy_only]] [ -max_delay_cell_length\nmax_delay_cell_len -delay_cell_list delay_cell_names ] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-fix_timing_window Also fix timing window while fix hold violations, not work with -size_cell_only and when -effort is not low. Suggest using this feature if many break setup fail reasons are found in summary.\n\nDescription\nWhen the option -fix_timing_window is specified, tool will try to size a few driver cells on the path of the pins which setup margin are always broken, so there's a chance to get a better setup margin after sizing.",
                "chunk_size": 392
            },
            {
                "doc_id": "_xtop_handbook_0238",
                "chunk_id": "_xtop_handbook_0238_0007",
                "summary": "Commands\n\nName\nfix_hold_path_violations --Fix hold violations of the specified paths.\n\nSynopsis\nint fix_hold_path_violations [-buffer_list buffer_names] [ -size_cell_only [-\nsize_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [-\ntransition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin\nmargin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level]\n[-summarize_internal_iteration] [-disable_report] [-max_cluster_loader_count max_count] [-\nfix_timing_window] [ -use_dummy_cell [-dummy_only]] [ -max_delay_cell_length\nmax_delay_cell_len -delay_cell_list delay_cell_names ] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-dummy_only Only insert dummy cell to fix small hold violations.\n\n-use_dummy_cell Enable use dummy cell to fix small hold violations. Parameter eco_dummy_cell_list_for_hold must also be set if this flag is specified.\n\nDescription\nFor very small hold violations, flag -use_dummy_cell can be specified to insert a dummy cell from eco_dummy_cell_list_for_hold, the purpose of which is to increase net load. If no dummy cell can fix, insert buffer will be automatically tried next. Meanwhile, -dummy_only can be set to only allow add dummy cell.",
                "chunk_size": 412
            },
            {
                "doc_id": "_xtop_handbook_0238",
                "chunk_id": "_xtop_handbook_0238_0008",
                "summary": "Commands\n\nName\nfix_hold_path_violations --Fix hold violations of the specified paths.\n\nSynopsis\nint fix_hold_path_violations [-buffer_list buffer_names] [ -size_cell_only [-\nsize_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [-\ntransition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin\nmargin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level]\n[-summarize_internal_iteration] [-disable_report] [-max_cluster_loader_count max_count] [-\nfix_timing_window] [ -use_dummy_cell [-dummy_only]] [ -max_delay_cell_length\nmax_delay_cell_len -delay_cell_list delay_cell_names ] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-max_delay_cell_length The maximum continuous number allowed for delay cell. When set max_delay_cell_len to 0, means no constraint.\n\nDescription\nBy setting -max_delay_cell_length, tool will avoid inserting delay buffer successively, while delay buffer is recognized by setting delay_cell_list. Existing delay buffer chain will also be considered. In this condition, buffer list should contains at least 1 normal buffer.",
                "chunk_size": 381
            },
            {
                "doc_id": "_xtop_handbook_0238",
                "chunk_id": "_xtop_handbook_0238_0009",
                "summary": "Commands\n\nName\nfix_hold_path_violations --Fix hold violations of the specified paths.\n\nSynopsis\nint fix_hold_path_violations [-buffer_list buffer_names] [ -size_cell_only [-\nsize_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [-\ntransition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin\nmargin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level]\n[-summarize_internal_iteration] [-disable_report] [-max_cluster_loader_count max_count] [-\nfix_timing_window] [ -use_dummy_cell [-dummy_only]] [ -max_delay_cell_length\nmax_delay_cell_len -delay_cell_list delay_cell_names ] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-disable_report Do NOT generate a report of violation and fail reason in workspace.\n\nDescription\nBy default, a report of violations and fail reasons is generated under the directory opt in workspace. The maximum violation count is limited to 10000 since it will be time consuming if there are plenty of violations remained. Option -disable_report can be used to avoid generating this report.",
                "chunk_size": 376
            },
            {
                "doc_id": "_xtop_handbook_0238",
                "chunk_id": "_xtop_handbook_0238_0010",
                "summary": "Commands\n\nName\nfix_hold_path_violations --Fix hold violations of the specified paths.\n\nSynopsis\nint fix_hold_path_violations [-buffer_list buffer_names] [ -size_cell_only [-\nsize_rule rule_type] [-dff_only]] [-hold_target slack_val] [-setup_margin margin_val] [-\ntransition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin\nmargin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level]\n[-summarize_internal_iteration] [-disable_report] [-max_cluster_loader_count max_count] [-\nfix_timing_window] [ -use_dummy_cell [-dummy_only]] [ -max_delay_cell_length\nmax_delay_cell_len -delay_cell_list delay_cell_names ] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\ncollection delay_cell_list\n\nflag dff_only\n\nflag disable_report\n\nflag dummy_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag fix_timing_window\n\nfloat hold_target\n\nint max_cluster_loader_count in \"[1,6]\"\n\nint max_delay_cell_length in \"[0,5]\"\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag size_cell_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\nflag use_dummy_cell\n\ncollection paths",
                "keywords": "",
                "content": "Examples\nThe following example fixes hold path violations with effort high.\n\n% fix_hold_path_violations -effort high       \n\nThe following example fixes hold path violations with buffers defined in buffer_list, and the max buffer chain's lengths is 5.\n\n% set_parameter eco_max_buffer_chain_length 5\n% fix_hold_path_violations -buffer_list \"DLY01 DLY02 DLY04\"       \n\nThe following example fixes hold path violations with hold target 0.005ns and setup margin 0.005ns.\n\n% set_parameter eco_hold_slack_target 0.005\n% set_parameter eco_setup_slack_margin 0.005\n% fix_hold_path_violations       \n\nThe following example shows how to overwrite the hold target and setup margin to 0 and 0.01ns in this commands.\n\n% set_parameter eco_hold_slack_target 0.005\n% set_parameter eco_setup_slack_margin 0.005\n% fix_hold_path_violations -setup_margin 0.01 -hold_target 0       \n\nThe following example fixes hold violations only on specified paths.\n\n% fix_hold_path_violations [get_paths -delay_type min \\n                           -lower_bound -1.000 -upper_bound 0.000]        The following example fixes hold path violations by size_cell only.\n\n% fix_hold_path_violations -size_cell_only       \n\nThe following example fixes hold path violations by swap VT cells honoring following keywords rule.\n\n% set_parameter eco_cell_nominal_swap_keywords \\n                {\"ULVT\" \"LVT\" \"\" \"HVT\"}\n% fix_hold_path_violations -size_cell_only \\n                           -size_rule nominal_keywords       \n\nThe following example fixes hold path violations by size_cell honoring following regular expression rule.\n\n% set_parameter eco_cell_nominal_sizing_pattern {\"X[0-9]+TH\"}\n% fix_hold_path_violations -size_cell_only -size_rule nominal_regex       \n\nThe following example fixes hold path violations by insert buffer for max 3 clustered loaders.\n\n% fix_hold_path_violations -buffer_list \"DLY01 DLY02 DLY04\"                            -max_cluster_loader_count 3       \n\nThe following example fixes hold path violations, and uses cell_attribute as sizing rule to fix timing window.\n\n% set_parameter eco_cell_classify_rule cell_attribute\n% fix_hold_path_violations -buffer_list \"DLY01\" -fix_timing_window       \n\nThe following example fix hold path violations only using insert dummy cell.\n\n% set_parameter eco_dummy_cell_list_for_hold {BUF02}\n% fix_hold_path_violations -use_dummy_cell -dummy_only       \n\nThe following example fix hold path violations using insert buffer as well as insert dummy cell.\n\n% set_parameter eco_dummy_cell_list_for_hold {BUF02}\n% fix_hold_path_violations -buffer_list \"BUF01 BUF02 DLY01\" -use_dummy_cell       \n\nThe following example fix hold path violation by setting max_delay_cell_length to 3.\n\n% fix_hold_path_violations -buffer_list \"BUF01 DLY01 DEL02\"           -max_delay_cell_length 3 -delay_cell_list [get_lib_cells {DEL* DLY*}]       \n\nSee Also fix_hold_gba_violations fix_setup_path_violations",
                "chunk_size": 994
            },
            {
                "doc_id": "_xtop_handbook_0239",
                "chunk_id": "_xtop_handbook_0239_0001",
                "summary": "Commands\n\nName\nfix_setup_gba_violations --Fix setup GBA violations.\n\nSynopsis\nint fix_setup_gba_violations [-buffer_list buffer_names] [-remove_buffer_only] [-methods method_list] [-size_rule rule_type] [ -dff_only | {[-enable_multithread] [- size_down_only]}] [-setup_target slack_val] [-hold_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [- effort effort_level] [-group] [-priority_weight type_name] [-summarize_internal_iteration] [- disable_report] [ -only_pins pin_list | violations ] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nflag group\n\nfloat hold_margin\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\ncollection only_pins\n\nenum priority_weight in \"count delay\"\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_target\n\nflag size_down_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-buffer_list buffer_names Buffers used to fix violations, use eco_buffer_list_for_setup if not specified.\n\n-capacitance_margin margin_val Capacitance slack margin to be reserved with unit pF, use eco_capacitance_slack_margin if not specified.\n\n-debug_pins pin_list XTop will print more debug log for specified pins, and abort fix once all these pins have been scanned.\n\n-dff_only Only size dff (reg) cells when set. If not specified, only size comb cells. Suggest only swapping cells using nominal_keywords. It works with size cell alone.\n\n-effort effort_level Effort level in optimization, default is low.\n\n-enable_multithread Enable multi-thread sizing comb cells. This function is disabled when use debug_pins or only_pins.\n\n-group If group target pins according to interconnection and take pins in proportion for each iteration.\n\n-hold_margin margin_val Hold slack margin to be reserved with unit ns, use eco_hold_slack_margin if not specified.\n\n-methods method_list Methods used to fix setup, can be any combination of insert_buffer, size_cell, and split_net, default use insert_buffer and size_cell.\n\n-priority_weight type_name Priority weight to classify pins, for debugging purpose.\n\n-rel_transition_margin Relative transition slack margin to be reserved with rel_margin_val the value of percentage to max transition, use\n\neco_relative_transition_slack_margin if not specified, a sum of transition_margin and rel_transition_margin will be actually used.\n\n-remove_buffer_only Remove buffer only to fix setup.\n\n-setup_target slack_val Target of setup slack with unit ns, use eco_setup_slack_target if not specified.\n\n-size_rule rule_type Indicate the rule used to find candidates for sizing cells, use eco_cell_classify_rule if not specified.\n\n-summarize_internal_iteration Summarize each internal iteration.\n\n-transition_margin margin_val Transition slack margin to be reserved with unit ns, use eco_transition_slack_margin if not specified.\n\nDescription\nThis command fixes setup GBA violations. For any pins, if there are paths through it, it will use the worst slack of paths instead of GBA slack. Generally, it is recommended to only fix violations on paths since GBA values are always pessimistic and will be over-fixed. But paths cannot cover all the violations, and it needs iterations to fix all the violations. If the concern is the completion rate, and the cost of over-fix is not that important, you can try this command.\n\nFor detail, please refer to fix_setup_path_violations.",
                "chunk_size": 775
            },
            {
                "doc_id": "_xtop_handbook_0239",
                "chunk_id": "_xtop_handbook_0239_0002",
                "summary": "Commands\n\nName\nfix_setup_gba_violations --Fix setup GBA violations.\n\nSynopsis\nint fix_setup_gba_violations [-buffer_list buffer_names] [-remove_buffer_only] [-methods method_list] [-size_rule rule_type] [ -dff_only | {[-enable_multithread] [- size_down_only]}] [-setup_target slack_val] [-hold_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [- effort effort_level] [-group] [-priority_weight type_name] [-summarize_internal_iteration] [- disable_report] [ -only_pins pin_list | violations ] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nflag group\n\nfloat hold_margin\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\ncollection only_pins\n\nenum priority_weight in \"count delay\"\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_target\n\nflag size_down_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-only_pins pin_list Only generate solutions on specified pins if specified.\n\nviolations The violations of pins to fix, all if not specified.\n\nDescription\nThis command also supports to fix specific violations by specifying a collection of violated pins (endpoints). While the collection of violation is specified, all fan in and fan out pins will be traced to form a sub graph to search solutions. The timing summary of timing and fail reason are also limited to the traced sub graph.\n\nAnother option -only_pins specifies the pins that solutions can be generated on. While this options is specified, it behaves like that all the other pins are marked as dont touch. However, if the endpoint violations is less than unreasonable_negative_slack, the endpoint will be ignored and not fixed.",
                "chunk_size": 397
            },
            {
                "doc_id": "_xtop_handbook_0239",
                "chunk_id": "_xtop_handbook_0239_0003",
                "summary": "Commands\n\nName\nfix_setup_gba_violations --Fix setup GBA violations.\n\nSynopsis\nint fix_setup_gba_violations [-buffer_list buffer_names] [-remove_buffer_only] [-methods method_list] [-size_rule rule_type] [ -dff_only | {[-enable_multithread] [- size_down_only]}] [-setup_target slack_val] [-hold_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [- effort effort_level] [-group] [-priority_weight type_name] [-summarize_internal_iteration] [- disable_report] [ -only_pins pin_list | violations ] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nflag group\n\nfloat hold_margin\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\ncollection only_pins\n\nenum priority_weight in \"count delay\"\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_target\n\nflag size_down_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-disable_report Do NOT generate a report of violation and fail reason in workspace.\n\nDescription\nBy default, a report of violations and fail reasons is generated under the directory opt in workspace. The maximum violation count is limited to 10000 since it will be time consuming if there are plenty of violations remained. Option -disable_report can be used to avoid generating this report.",
                "chunk_size": 349
            },
            {
                "doc_id": "_xtop_handbook_0239",
                "chunk_id": "_xtop_handbook_0239_0004",
                "summary": "Commands\n\nName\nfix_setup_gba_violations --Fix setup GBA violations.\n\nSynopsis\nint fix_setup_gba_violations [-buffer_list buffer_names] [-remove_buffer_only] [-methods method_list] [-size_rule rule_type] [ -dff_only | {[-enable_multithread] [- size_down_only]}] [-setup_target slack_val] [-hold_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [- effort effort_level] [-group] [-priority_weight type_name] [-summarize_internal_iteration] [- disable_report] [ -only_pins pin_list | violations ] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nflag group\n\nfloat hold_margin\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\ncollection only_pins\n\nenum priority_weight in \"count delay\"\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_target\n\nflag size_down_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-size_down_only Only size down off-path no violation comb cell, to optimize setup timing.\n\nDescription\n-size_down_only allows user to size down no violation off-path combinational cells, so that total capacitance of net is decreased, which is good to setup timing.",
                "chunk_size": 326
            },
            {
                "doc_id": "_xtop_handbook_0239",
                "chunk_id": "_xtop_handbook_0239_0005",
                "summary": "Commands\n\nName\nfix_setup_gba_violations --Fix setup GBA violations.\n\nSynopsis\nint fix_setup_gba_violations [-buffer_list buffer_names] [-remove_buffer_only] [-methods method_list] [-size_rule rule_type] [ -dff_only | {[-enable_multithread] [- size_down_only]}] [-setup_target slack_val] [-hold_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [- effort effort_level] [-group] [-priority_weight type_name] [-summarize_internal_iteration] [- disable_report] [ -only_pins pin_list | violations ] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nflag group\n\nfloat hold_margin\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\ncollection only_pins\n\nenum priority_weight in \"count delay\"\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_target\n\nflag size_down_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection violations",
                "keywords": "",
                "content": "Examples\nThe following example fixes setup gba violations with effort high.\n\n% fix_setup_gba_violations -effort high       \n\nThe following example fixes setup gba violations using remove_buffer methods.\n\n% fix_setup_gba_violations -remove_buffer_only       \n\nThe following example fixes setup gba violations using size_cell only.\n\n% fix_setup_gba_violations -methods \"size_cell\"       \n\nThe following example fixes setup gba violations using both size_cell and split_net.\n\n% fix_setup_gba_violations -methods \"size_cell split_net\"       \n\nThe following example fixes setup path violations using size_cell only and candidates area ratio is constrained to 3.0.\n\n% set_parameter eco_size_cell_area_change_ratio 3.0\n% fix_setup_path_violations -methods \"size_cell\"       \n\nThe following example fixes setup gba violations by size_cell honoring following keywords rule.\n\n% set_parameter eco_cell_nominal_swap_keywords \\n                {\"ULVT\" \"LVT\" \"\" \"HVT\"}\n% fix_setup_gba_violations -methods \"size_cell\" \\n                           -size_rule nominal_keywords       \n\nThe following example fixes setup gba violations by size_cell honoring following regular expression rule.\n\n% set_parameter eco_cell_nominal_sizing_pattern {X([0-9]+)TH}\n% fix_setup_gba_violations -size_rule nominal_regex \\n                           -methods size_cell       \n\nThe following example fixes setup gba violations with setup target 0.005ns and hold margin -0.005ns.\n\n% set_parameter eco_setup_slack_target 0.005\n% set_parameter eco_hold_slack_margin -0.005\n% fix_setup_gba_violations       \n\nThe following example shows how to overwrite the setup target and hold margin to 0 and -0.01ns in this commands.\n\n% set_parameter eco_setup_slack_target 0.005\n% set_parameter eco_hold_slack_margin -0.005\n% fix_setup_gba_violations -setup_target 0 -hold_margin -0.01     \n\nSee Also fix_setup_path_violations fix_hold_gba_violations",
                "chunk_size": 721
            },
            {
                "doc_id": "_xtop_handbook_0240",
                "chunk_id": "_xtop_handbook_0240_0001",
                "summary": "Commands\n\nName\nfix_setup_path_violations --Fix setup violations of the specified paths.\n\nSynopsis\nint fix_setup_path_violations [-buffer_list buffer_names] [-remove_buffer_only] [-methods method_list] [-size_rule rule_type] [ -dff_only | {[-enable_multithread] [- size_down_only]}] [-setup_target slack_val] [-hold_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level] [-priority_weight type_name] [-summarize_internal_iteration] [-disable_report] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nfloat hold_margin\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\ncollection only_pins\n\nenum priority_weight in \"count delay\"\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_target\n\nflag size_down_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-buffer_list buffer_names Buffers used to fix violations, use eco_buffer_list_for_setup if not specified.\n\n-debug_pins pin_list XTop will print more debug log for specified pins, and abort fix once all these pins have been scanned.\n\n-dff_only Only size dff (reg) cells when set. If not specified, only size comb cells. Suggest only swapping cells using nominal_keywords. It works with size cell alone.\n\n-enable_multithread Enable multi-thread sizing comb cells. This function is disabled when use debug_pins or only_pins.\n\n-only_pins pin_list Only generate solutions on specified pins if specified.\n\n-priority_weight type_name Priority weight to classify pins, for debugging purpose.\n\npaths Paths to fix setup violations, all if not specified.\n\nDescription\nThis command fixes setup violations of the specified paths, if the paths are not specified, it will fix all the violated setup paths. Those paths with slack less than the unreasonable slack value unreasonable_negative_slack, or the corresponding scenario and timing type is set as skipped will be ignored.\n\nOnce the fix process finished, it will report the gain obtained, area and density variations. If the violations are not completely fixed, the statistics of fail reasons will also be reported. Thus, you can change the policy or release more resources according to these reasons. The command report_fail_reasons can help to review the detail reasons on specified objects.\n\nThis command returns the number of solutions committed.",
                "chunk_size": 550
            },
            {
                "doc_id": "_xtop_handbook_0240",
                "chunk_id": "_xtop_handbook_0240_0002",
                "summary": "Commands\n\nName\nfix_setup_path_violations --Fix setup violations of the specified paths.\n\nSynopsis\nint fix_setup_path_violations [-buffer_list buffer_names] [-remove_buffer_only] [-methods method_list] [-size_rule rule_type] [ -dff_only | {[-enable_multithread] [- size_down_only]}] [-setup_target slack_val] [-hold_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level] [-priority_weight type_name] [-summarize_internal_iteration] [-disable_report] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nfloat hold_margin\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\ncollection only_pins\n\nenum priority_weight in \"count delay\"\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_target\n\nflag size_down_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-capacitance_margin margin_val Capacitance slack margin to be reserved with unit pF, use eco_capacitance_slack_margin if not specified.\n\n-hold_margin margin_val Hold slack margin to be reserved with unit ns, use eco_hold_slack_margin if not specified.\n\n-setup_target slack_val Target of setup slack with unit ns, use eco_setup_slack_target if not specified.\n\n-transition_margin margin_val Transition slack margin to be reserved with unit ns, use eco_transition_slack_margin if not specified.\n\n-rel_transition_margin Relative transition slack margin to be reserved with rel_margin_val the value of percentage to max transition, use\n\neco_relative_transition_slack_margin if not specified, a sum of transition_margin and rel_transition_margin will be actually used.\n\nDescription\nBy default, this command will try to fix the violated paths to slack greater than 0, and will not break the hold, max transition, and max capacitance, or not to make them worse if there is already a violation. Commonly, this is enough since the algorithm is always a little pessimistic. However, if you really concerned about the effect and there are enough resources in the design, you can over-fix it by adding a positive target, and over-constraint the hold, transition, capacitance by adding a positive margin with option -setup_target, -hold_margin, -transition_margin and -capacitance_margin respectively. If the target and margins are not specified, corresponding parameters eco_hold_slack_target, eco_hold_slack_margin, eco_transition_slack_margin, and eco_capacitance_slack_margin will be used as default.",
                "chunk_size": 596
            },
            {
                "doc_id": "_xtop_handbook_0240",
                "chunk_id": "_xtop_handbook_0240_0003",
                "summary": "Commands\n\nName\nfix_setup_path_violations --Fix setup violations of the specified paths.\n\nSynopsis\nint fix_setup_path_violations [-buffer_list buffer_names] [-remove_buffer_only] [-methods method_list] [-size_rule rule_type] [ -dff_only | {[-enable_multithread] [- size_down_only]}] [-setup_target slack_val] [-hold_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level] [-priority_weight type_name] [-summarize_internal_iteration] [-disable_report] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nfloat hold_margin\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\ncollection only_pins\n\nenum priority_weight in \"count delay\"\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_target\n\nflag size_down_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-methods method_list Methods used to fix setup, can be any combination of insert_buffer, size_cell, and split_net, default use insert_buffer and size_cell.\n\nDescription\nBy default, this command uses size cell and insert buffer method, user can also specify split net for each scan pin, and XTop will choose the best solution among them. While sizing cells, the buffers are different from common cells. There exists a special type: delay buffer for most libraries, and commonly they have different footprint with common buffers. If cells are classified with cell footprint, they cannot be classified into the same group with common buffers, and of course, they can not be sized to common buffers. To avoid this issue, you can build a buffer group by defining parameter eco_buffer_group.\n\nWhen fix setup path violation by size cell, we can use eco_size_cell_area_change_ratio to limit area change, it is 6.0 if not specified.",
                "chunk_size": 456
            },
            {
                "doc_id": "_xtop_handbook_0240",
                "chunk_id": "_xtop_handbook_0240_0004",
                "summary": "Commands\n\nName\nfix_setup_path_violations --Fix setup violations of the specified paths.\n\nSynopsis\nint fix_setup_path_violations [-buffer_list buffer_names] [-remove_buffer_only] [-methods method_list] [-size_rule rule_type] [ -dff_only | {[-enable_multithread] [- size_down_only]}] [-setup_target slack_val] [-hold_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level] [-priority_weight type_name] [-summarize_internal_iteration] [-disable_report] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nfloat hold_margin\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\ncollection only_pins\n\nenum priority_weight in \"count delay\"\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_target\n\nflag size_down_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-size_rule rule_type Indicate the rule used to find candidates for sizing cells, use eco_cell_classify_rule if not specified.\n\nDescription\nBy default, cells are sized by matching eco_cell_match_attribute. If you want to reduce the candidate cells for sizing, you can change the size rule to nominal_keywords or nominal_regex on demand.",
                "chunk_size": 335
            },
            {
                "doc_id": "_xtop_handbook_0240",
                "chunk_id": "_xtop_handbook_0240_0005",
                "summary": "Commands\n\nName\nfix_setup_path_violations --Fix setup violations of the specified paths.\n\nSynopsis\nint fix_setup_path_violations [-buffer_list buffer_names] [-remove_buffer_only] [-methods method_list] [-size_rule rule_type] [ -dff_only | {[-enable_multithread] [- size_down_only]}] [-setup_target slack_val] [-hold_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level] [-priority_weight type_name] [-summarize_internal_iteration] [-disable_report] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nfloat hold_margin\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\ncollection only_pins\n\nenum priority_weight in \"count delay\"\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_target\n\nflag size_down_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-remove_buffer_only Remove buffer only to fix setup.\n\nDescription\nRemove buffer is a special method for fixing setup violations. It is especially effective for those setup violations caused by buffer chains inserted by synthesis or placement and routing tools. It is recommended to run a separate iteration of removing buffer before any other methods.",
                "chunk_size": 328
            },
            {
                "doc_id": "_xtop_handbook_0240",
                "chunk_id": "_xtop_handbook_0240_0006",
                "summary": "Commands\n\nName\nfix_setup_path_violations --Fix setup violations of the specified paths.\n\nSynopsis\nint fix_setup_path_violations [-buffer_list buffer_names] [-remove_buffer_only] [-methods method_list] [-size_rule rule_type] [ -dff_only | {[-enable_multithread] [- size_down_only]}] [-setup_target slack_val] [-hold_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level] [-priority_weight type_name] [-summarize_internal_iteration] [-disable_report] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nfloat hold_margin\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\ncollection only_pins\n\nenum priority_weight in \"count delay\"\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_target\n\nflag size_down_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-effort effort_level Effort level in optimization, default is low.\n\n-summarize_internal_iteration Summarize each internal iteration.\n\nDescription\nThe option -effort controls the count of internal optimization iterations. The pins will be sorted by the contributions on violations and classified into groups with different priorities. The higher effort level, the more groups will be classified. As a cost, more CPU time will be consumed in the optimization process. Generally, it will result in a better optimization quality with higher effort. However, this depends on the timing status, placement and routing density of the design. Sometimes, the last iteration will be inefficient, and waste a lot of die area. The option -summarize_internal_iteration can be turned on to review the effect of each internal iteration.",
                "chunk_size": 423
            },
            {
                "doc_id": "_xtop_handbook_0240",
                "chunk_id": "_xtop_handbook_0240_0007",
                "summary": "Commands\n\nName\nfix_setup_path_violations --Fix setup violations of the specified paths.\n\nSynopsis\nint fix_setup_path_violations [-buffer_list buffer_names] [-remove_buffer_only] [-methods method_list] [-size_rule rule_type] [ -dff_only | {[-enable_multithread] [- size_down_only]}] [-setup_target slack_val] [-hold_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level] [-priority_weight type_name] [-summarize_internal_iteration] [-disable_report] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nfloat hold_margin\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\ncollection only_pins\n\nenum priority_weight in \"count delay\"\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_target\n\nflag size_down_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-disable_report Do NOT generate a report of violation and fail reason in workspace.\n\nDescription\nBy default, a report of violations and fail reasons is generated under the directory opt in workspace. The maximum violation count is limited to 10000 since it will be time consuming if there are plenty of violations remained. Option -disable_report can be used to avoid generating this report.",
                "chunk_size": 344
            },
            {
                "doc_id": "_xtop_handbook_0240",
                "chunk_id": "_xtop_handbook_0240_0008",
                "summary": "Commands\n\nName\nfix_setup_path_violations --Fix setup violations of the specified paths.\n\nSynopsis\nint fix_setup_path_violations [-buffer_list buffer_names] [-remove_buffer_only] [-methods method_list] [-size_rule rule_type] [ -dff_only | {[-enable_multithread] [- size_down_only]}] [-setup_target slack_val] [-hold_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level] [-priority_weight type_name] [-summarize_internal_iteration] [-disable_report] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nfloat hold_margin\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\ncollection only_pins\n\nenum priority_weight in \"count delay\"\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_target\n\nflag size_down_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection paths",
                "keywords": "",
                "content": "Arguments\n-size_down_only Only size down off-path no violation comb cell, to optimize setup timing.\n\nDescription\n-size_down_only allows user to size down no violation off-path combinational cells, so that total capacitance of net is decreased, which is good to setup timing.",
                "chunk_size": 321
            },
            {
                "doc_id": "_xtop_handbook_0240",
                "chunk_id": "_xtop_handbook_0240_0009",
                "summary": "Commands\n\nName\nfix_setup_path_violations --Fix setup violations of the specified paths.\n\nSynopsis\nint fix_setup_path_violations [-buffer_list buffer_names] [-remove_buffer_only] [-methods method_list] [-size_rule rule_type] [ -dff_only | {[-enable_multithread] [- size_down_only]}] [-setup_target slack_val] [-hold_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-only_pins pin_list] [-debug_pins pin_list] [-effort effort_level] [-priority_weight type_name] [-summarize_internal_iteration] [-disable_report] [paths]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nfloat hold_margin\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\ncollection only_pins\n\nenum priority_weight in \"count delay\"\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_target\n\nflag size_down_only\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection paths",
                "keywords": "",
                "content": "Examples\nThe following example fixes setup path violations with effort high.\n\n% fix_setup_path_violations -effort high\n\n The following example fixes setup violations only on specified paths.\n\n% fix_setup_path_violations [get_paths -delay_type max \\n                            -lower_bound -1.000 -upper_bound 0.000]       \n\nThe following example fixes setup path violations using remove_buffer methods.\n\n% fix_setup_path_violations -remove_buffer_only       \n\nThe following example fixes setup path violations using size_cell only.\n\n% fix_setup_path_violations -methods \"size_cell\"       \n\nThe following example fixes setup path violations using size_cell only and candidates area ratio is constrained to 3.0.\n\n% set_parameter eco_size_cell_area_change_ratio 3.0\n% fix_setup_path_violations -methods \"size_cell\"       \n\nThe following example fixes setup path violations using both size_cell and split_net.\n\n% fix_setup_path_violations -methods \"size_cell split_net\"       \n\nThe following example fixes setup path violations by size_cell honoring following keywords rule.\n\n% set_parameter eco_cell_nominal_swap_keywords \\n                {\"ULVT\" \"LVT\" \"\" \"HVT\"}\n% fix_setup_path_violations -methods \"size_cell\" \\n                            -size_rule nominal_keywords       \n\nThe following example fixes setup path violations by size_cell honoring following regular expression rule.\n\n% set_parameter eco_cell_nominal_sizing_pattern {X([0-9]+)TH}\n% fix_setup_path_violations -size_rule nominal_regex \\n                            -methods size_cell       \n\nThe following example fixes setup path violations with setup target 0.005ns and hold margin -0.005ns.\n\n% set_parameter eco_setup_slack_target 0.005\n% set_parameter eco_hold_slack_margin -0.005\n% fix_setup_path_violations       \n\nThe following example shows how to overwrite the setup target and hold margin to 0 and -0.01ns in this commands.\n\n% set_parameter eco_setup_slack_target 0.005\n% set_parameter eco_hold_slack_margin -0.005\n% fix_setup_path_violations -setup_target 0 -hold_margin -0.01       \n\nSee Also fix_setup_gba_violations fix_hold_path_violations",
                "chunk_size": 749
            },
            {
                "doc_id": "_xtop_handbook_0241",
                "chunk_id": "_xtop_handbook_0241_0001",
                "summary": "Commands\n\nName\nfix_si_violations --Fix SI violations in design.\n\nSynopsis\nint fix_si_violations [-max_si threshold] [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nfloat max_si in \"(0,inf)\"\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,200]\"\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-buffer_list buffer_inverter_names Buffers/Inverters used to fix SI violation for split_net, use buffers/\n\ninverters defined in eco_buffer_list_for_setup if not specified.\n\n-debug_pins pin_list XTop will print more debug log for specified pins, and abort fix once all these pins have been scanned.\n\n-dff_only Only size dff (reg) cells when set. If not specified, only size comb cells. Can only work with size cell method and -on_clock option is unused.\n\n-methods method_list Methods used to fix SI, can be any combination of size_cell and split_net, all enabled by default.\n\n-size_rule rule_type Indicate the rule used to find candidates for sizing cells, use eco_cell_classify_rule if not specified.\n\nDescription\nThis command fixes SI violations in design. It will try to size cell, or split net, and choose the best one solution between them. By default, it only fixes violations on data paths. Once the fix process finished, it will report the solution number, area increased, and statistics of fail reason if violations are not fully fixed.\n\nThis command returns the number of solutions committed.",
                "chunk_size": 389
            },
            {
                "doc_id": "_xtop_handbook_0241",
                "chunk_id": "_xtop_handbook_0241_0002",
                "summary": "Commands\n\nName\nfix_si_violations --Fix SI violations in design.\n\nSynopsis\nint fix_si_violations [-max_si threshold] [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nfloat max_si in \"(0,inf)\"\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,200]\"\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-max_si threshold Max si for delta delay with unit ns, use parameter max_si if not specified.\n\n-on_clock Fix violations on clock only.\n\nDescription\nIf want to fix violations on clock, try to run a separate iteration with option -on_clock. The option -max_si specifies the restriction for delta delay caused by SI, and the unit is ns. Parameter max_si will be used if this option is not specified.",
                "chunk_size": 248
            },
            {
                "doc_id": "_xtop_handbook_0241",
                "chunk_id": "_xtop_handbook_0241_0003",
                "summary": "Commands\n\nName\nfix_si_violations --Fix SI violations in design.\n\nSynopsis\nint fix_si_violations [-max_si threshold] [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nfloat max_si in \"(0,inf)\"\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,200]\"\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-wire_length_threshold Minimum wire length threshold allowed for a segment when split length_threshold net, there's no limit by default, the unit is um.\n\nDescription\nWhen split net, using option -wire_length_threshold can avoid split short net into many segments. If the value is set too large, may have no solution.",
                "chunk_size": 228
            },
            {
                "doc_id": "_xtop_handbook_0241",
                "chunk_id": "_xtop_handbook_0241_0004",
                "summary": "Commands\n\nName\nfix_si_violations --Fix SI violations in design.\n\nSynopsis\nint fix_si_violations [-max_si threshold] [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nfloat max_si in \"(0,inf)\"\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,200]\"\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-check_timing_margin Also check hold and setup margin when fix si, while margin can be set by eco_hold_slack_margin and eco_setup_slack_margin.\n\nDescription\nThe setup and hold timing constraint may be broken in this process. We also offer an option -check_timing_margin to add extra margin check if user do not want to break any timing margin, but solution may be less if this option specified.",
                "chunk_size": 245
            },
            {
                "doc_id": "_xtop_handbook_0241",
                "chunk_id": "_xtop_handbook_0241_0005",
                "summary": "Commands\n\nName\nfix_si_violations --Fix SI violations in design.\n\nSynopsis\nint fix_si_violations [-max_si threshold] [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nfloat max_si in \"(0,inf)\"\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,200]\"\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-disable_report Do NOT generate a report of violation and fail reason in workspace.\n\nDescription\nBy default, a report of violations and fail reasons is generated under the directory opt in workspace. The maximum violation count is limited to 10000 since it will be time consuming if there are plenty of violations remained. Option -disable_report can be used to avoid generating this report.",
                "chunk_size": 240
            },
            {
                "doc_id": "_xtop_handbook_0241",
                "chunk_id": "_xtop_handbook_0241_0006",
                "summary": "Commands\n\nName\nfix_si_violations --Fix SI violations in design.\n\nSynopsis\nint fix_si_violations [-max_si threshold] [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nfloat max_si in \"(0,inf)\"\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,200]\"\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\nviolations The violations of pins to fix, all if not specified.\n\nDescription\nThis command also supports to fix specific violations by specifying a collection of violated pins. In XTop, the violations on the whole net is considered even only part of the sinks are specified. So, once a pin is specified, all the pins of the net will be taken into account. The timing summary and fail reason are also limited to pins on the nets.\n\nWhen violated pins are specified by user, tool will automatically expand all the mirror pins of them.",
                "chunk_size": 271
            },
            {
                "doc_id": "_xtop_handbook_0241",
                "chunk_id": "_xtop_handbook_0241_0007",
                "summary": "Commands\n\nName\nfix_si_violations --Fix SI violations in design.\n\nSynopsis\nint fix_si_violations [-max_si threshold] [ -on_clock | -dff_only ] [-buffer_list buffer_inverter_names] [-methods method_list] [-size_rule rule_type] [-disable_report] [-check_timing_margin] [-wire_length_threshold length_threshold] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nfloat max_si in \"(0,inf)\"\n\nenum_list methods in \"size_cell split_net\"\n\nflag on_clock\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nint wire_length_threshold in \"[0,200]\"\n\ncollection violations",
                "keywords": "",
                "content": "Examples\nThe following example fix SI violations using split_net only.\n\n% fix_si_violations -max_si 0.2 -buffer_list {BUF01 BUF03} -methods {split_net}       \n\nThe following example fix SI violations using size_cell for DFF only.\n\n% fix_si_violations -max_si 0.15 -methods {size_cell} -dff_only       \n\nThe following example fix SI violations using both split_net and size_cell on clock.\n\n% fix_si_violations -max_si 0.1 -buffer_list {BUF01 BUF03} -on_clock      \n\nThe following example fix SI violations while setting min split wire length to 50um.\n\n% fix_si_violations -methods {split_net} -wire_length_threshold 50       \n\nSee Also fix_fanout_violations fix_wire_length_violations fix_transition_violations",
                "chunk_size": 347
            },
            {
                "doc_id": "_xtop_handbook_0242",
                "chunk_id": "_xtop_handbook_0242_0001",
                "summary": "Commands\n\nName\nfix_transition_violations --Fix transition violations in design.\n\nSynopsis\nint fix_transition_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-transition_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\nfloat transition_target\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-buffer_list buffer_names Buffers or inverters used to fix violations (inverters only for split_net), use eco_buffer_list_for_setup if not specified.\n\n-debug_pins pin_list XTop will print more debug log for specified pins, and abort fix once all these pins have been scanned.\n\nDescription\nThis command fixes transition violations in design.\n\nOnce the fix process finished, it will report the gain obtained, area and density variations. If the violations are not completely fixed, the statistics of fail reasons will also be reported. Thus, you can change the policy or release more resources according to these reasons. The command report_fail_reasons can help to review the detail reasons on specified objects.\n\nThis command returns the number of solutions committed.",
                "chunk_size": 330
            },
            {
                "doc_id": "_xtop_handbook_0242",
                "chunk_id": "_xtop_handbook_0242_0002",
                "summary": "Commands\n\nName\nfix_transition_violations --Fix transition violations in design.\n\nSynopsis\nint fix_transition_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-transition_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\nfloat transition_target\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-methods method_list Methods used to fix transition, can be any combination of insert_buffer, size_cell, and split_net, all enabled by default.\n\nDescription\nIt will try to size cell, insert buffer, and split net by default, and choose the best one from them. When using split net, tool will try best to satisfy the constraint by target and margin. There is an internal limit which do not allow split exhaustively, caused by unrealistic target and margin.",
                "chunk_size": 279
            },
            {
                "doc_id": "_xtop_handbook_0242",
                "chunk_id": "_xtop_handbook_0242_0003",
                "summary": "Commands\n\nName\nfix_transition_violations --Fix transition violations in design.\n\nSynopsis\nint fix_transition_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-transition_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\nfloat transition_target\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-dff_only Only size dff (reg) cells when set. If not specified, only size comb cells. Can only work with size cell method and -on_clock option is unused.\n\n-on_clock Fix violations on clock only.\n\nDescription\nBy default, fix_transition_violations only fixes violations on data paths. If want to fix violations on clock, try to run a separate iteration with option -on_clock.",
                "chunk_size": 262
            },
            {
                "doc_id": "_xtop_handbook_0242",
                "chunk_id": "_xtop_handbook_0242_0004",
                "summary": "Commands\n\nName\nfix_transition_violations --Fix transition violations in design.\n\nSynopsis\nint fix_transition_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-transition_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\nfloat transition_target\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-capacitance_margin margin_val Capacitance slack margin to be reserved with unit pF, use eco_capacitance_slack_margin if not specified.\n\n-transition_margin margin_val Transition slack margin to be reserved with unit ns, use eco_transition_slack_margin if not specified.\n\n-rel_transition_margin Relative transition slack margin to be reserved with rel_margin_val the value of percentage to max transition, use eco_relative_transition_slack_margin if not specified, a sum of transition_margin and rel_transition_margin will be actually used.\n\n-transition_target slack_val Target of transition slack with unit ns, use eco_transition_slack_target if not specified.\n\nDescription\nBy default, this command will try to fix the violations to slack greater than 0, and will not break the max capacitance constraint, and max transition constraint of those nets that affected by this eco action indirectly. Commonly, this is enough since the algorithm is always a little pessimistic. However, if you really concerned about the effect and there are enough resources in the design, you can over-fix it by adding a positive target, and over-constraint the transition, capacitance by adding a positive margin with option -transition_target, -transition_margin and -capacitance_margin respectively.\n\nIf the target and margins are not specified, corresponding parameters eco_transition_slack_target, eco_transition_slack_margin, and eco_capacitance_slack_margin will be used as default.",
                "chunk_size": 471
            },
            {
                "doc_id": "_xtop_handbook_0242",
                "chunk_id": "_xtop_handbook_0242_0005",
                "summary": "Commands\n\nName\nfix_transition_violations --Fix transition violations in design.\n\nSynopsis\nint fix_transition_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-transition_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\nfloat transition_target\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-check_timing_margin Also check hold and setup margin when fix transition, while margin can be set by eco_hold_slack_margin and eco_setup_slack_margin.\n\nDescription\nThe setup and hold timing constraint may be broken in this process. However, the impact will be considered together with the area cost, and the transition gain, and will be optimized as small as possible. We also offer an option -check_timing_margin to add extra margin check if user do not want to break any timing margin, but solution may be less if this option specified.",
                "chunk_size": 293
            },
            {
                "doc_id": "_xtop_handbook_0242",
                "chunk_id": "_xtop_handbook_0242_0006",
                "summary": "Commands\n\nName\nfix_transition_violations --Fix transition violations in design.\n\nSynopsis\nint fix_transition_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-transition_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\nfloat transition_target\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-size_rule rule_type Indicate the rule used to find candidates for sizing cells, use eco_cell_classify_rule if not specified.\n\nDescription\nBy default, cells are sized by matching eco_cell_match_attribute. If you want to reduce the candidate cells for sizing, you can change the -size_rule to nominal_keywords or nominal_regex on demand.",
                "chunk_size": 253
            },
            {
                "doc_id": "_xtop_handbook_0242",
                "chunk_id": "_xtop_handbook_0242_0007",
                "summary": "Commands\n\nName\nfix_transition_violations --Fix transition violations in design.\n\nSynopsis\nint fix_transition_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-transition_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\nfloat transition_target\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\n-disable_report Do NOT generate a report of violation and fail reason in workspace.\n\nDescription\nBy default, a report of violations and fail reasons is generated under the directory opt in workspace. The maximum violation count is limited to 10000 since it will be time consuming if there are plenty of violations remained. Option -disable_report can be used to avoid generating this report.",
                "chunk_size": 261
            },
            {
                "doc_id": "_xtop_handbook_0242",
                "chunk_id": "_xtop_handbook_0242_0008",
                "summary": "Commands\n\nName\nfix_transition_violations --Fix transition violations in design.\n\nSynopsis\nint fix_transition_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-transition_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\nfloat transition_target\n\ncollection violations",
                "keywords": "",
                "content": "Arguments\nviolations The violations of pins to fix, all if not specified.\n\nDescription\nThis command also supports to fix specific violations by specifying a collection of violated pins. In XTop, the violations on the whole net is considered even only part of the sinks are specified. So, once a pin is specified, all the pins of the net will be taken into account. The timing summary and fail reason are also limited to pins on the nets. When violated pins are specified by user, tool will automatically expand all the mirror pins of them.",
                "chunk_size": 292
            },
            {
                "doc_id": "_xtop_handbook_0242",
                "chunk_id": "_xtop_handbook_0242_0009",
                "summary": "Commands\n\nName\nfix_transition_violations --Fix transition violations in design.\n\nSynopsis\nint fix_transition_violations [ -on_clock | -dff_only ] [-buffer_list buffer_names] [-methods method_list] [-size_rule rule_type] [-transition_target slack_val] [- transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-disable_report] [-check_timing_margin] [violations] [-debug_pins pin_list]\n\ncollection buffer_list\n\nfloat capacitance_margin\n\nflag check_timing_margin\n\ncollection debug_pins\n\nflag dff_only\n\nflag disable_report\n\nenum_list methods in \"insert_buffer size_cell split_net\"\n\nflag on_clock\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nfloat transition_margin\n\nfloat transition_target\n\ncollection violations",
                "keywords": "",
                "content": "Examples\nThe following example uses size cell and split net methods to fix transition violations.\n\n% fix_transition_violations -methods {size_cell split_net}       \n\nThe following example fix transition violations only size DFF cells.\n\n% fix_transition_violations -methods {size_cell} -dff_only       \n\nThe following example only fixes transition violations on clock path.\n\n% fix_transition_violations -on_clock       \n\nThe following example over-fixes transition violations to 0.02ns.\n\n% fix_transition_violations -transition_target 0.02       \n\nThe following example over-constraints the transition 0.01ns and capacitance by 0.01pF.\n\n% fix_transition_violations -transition_margin 0.01 \\n                            -capacitance_margin 0.01       \n\nThe following example uses nominal keywords defined in parameter eco_cell_nominal_sizing_pattern for sizing cells to fix transition violations.\n\n% set_parameter eco_cell_nominal_sizing_pattern {X([0-9]+)TH}\n% fix_transition_violations -size_rule nominal_regex \\n                            -methods \"size_cell\"       \n\nThe following example only fixes transition violations of net connected topin U316/Z and U395/Z, and also check timing margin.\n\n% fix_transition_violations {U316/Z U395/Z} -check_timing_margin\n\n      \n\nSee Also fix_capacitance_violations fix_setup_path_violations fix_hold_path_violations",
                "chunk_size": 492
            },
            {
                "doc_id": "_xtop_handbook_0243",
                "chunk_id": "_xtop_handbook_0243_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nfix_violations_by_clock_eco --Fix setup or hold violations by applying eco operations on clock.\n\nSynopsis\nfix_violations_by_clock_eco { -setup | -hold } -buffer buffer_name [-count num]\n[-auto_scan] [-commit_separately] [-trace_level num] [-gain_ratio num] [-setup_wns_threshold\nsetup_wns_threshold] [-hold_wns_threshold hold_wns_threshold]\n\nflag auto_scan\n\ncollection buffer\n\nflag commit_separately\n\nint count in \"[1,10]\"\n\nint gain_ratio in \"[1,inf)\"\n\nflag hold\n\nfloat hold_wns_threshold\n\nflag setup\n\nfloat setup_wns_threshold\n\nint trace_level in \"[0,10]\"\n\nArguments\n-auto_scan Run in auto-scan mode to commit the optimal solutions within max\n\ntrace level and max buffer count.\n\n-buffer buffer_name Clock buffer or inverter used to optimize violations.\n\n-commit_separately Commit the solutions separately when update timing.\n\n-count num Count of buffers or inverter pairs to form the basic unit of chain.\nThe default count is 1.\n\n-gain_ratio num Minimum gain ratio to filter the solutions. The default gain ratio\nis 1.\n\n-hold Fix hold violations.\n\n-hold_wns_threshold This threshold is to prevent Hold timing WNS from getting worse.\nhold_wns_threshold\n\n-setup Fix setup violations.\n\n-setup_wns_threshold This threshold is to prevent Setup timing WNS from getting worse.\nsetup_wns_threshold\n\n-trace_level num Maximum levels that allowed to trace back in analysis. The default\ntrace level is 5.\n\nDescription\nThis command fixes setup or hold violations by applying eco operations on clock. This command is a\ncombination of analysis and committing. Please refer to clock_eco_analysis and commit_clock_eco\nfor detail.\n\nWhen option auto_scan specified, it will scan from 1 to max trace level and try delay from 1 to max buffer\ncount, commit the optimal solutions with the best total gain. It may take a long time, if the max trace level\nand max buffer count are large.\n\nExamples\nThe following example fixes hold violation by clock eco.\n\n% fix_violations_by_clock_eco -buffer CKBUFF1 -hold\n      \n\nThe following example fixes setup violation by clock eco and sets the basic unit buffer chain to 2.\n\n% fix_violations_by_clock_eco -buffer CKBUFF1 -setup  -count 2\n      \n\nThe following example fixes setup violation by clock eco and sets the maximum allowed trace level to 4.\n\n% fix_violations_by_clock_eco -buffer CKBUFF1 -setup  -trace_level 4\n      \n\nThe following example fixes setup violation by clock eco and sets gain ratio to 3 to filter solutions.\n\n% fix_violations_by_clock_eco -buffer CKBUFF1 -setup -gain_ratio 3\n      \n\nThe following example fixes hold violation by clock eco and sets gain ratio to 3 to filter solutions.\nMoreover, auto scans optimal solutions within max trace level of 10 and max buffer count of 5.\n\n% fix_violations_by_clock_eco -buffer CKBUFF1 -hold -trace_level 10 -count 5 -gain_ratio 3 -auto_scan\n      \n\n341",
                "chunk_size": 683
            },
            {
                "doc_id": "_xtop_handbook_0244",
                "chunk_id": "_xtop_handbook_0244_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nfix_wire_length_violations --Fix wire length violations in design.\n\nSynopsis\nint fix_wire_length_violations [-buffer_list buffer_inverter_names] [-\nmax_wire_length threshold] [-on_clock] [-disable_report] [violations] [-debug_pins\npin_list]\n\ncollection buffer_list\n\ncollection debug_pins\n\nflag disable_report\n\nint max_wire_length in \"[10,inf)\"\n\nflag on_clock\n\ncollection violations\n\nArguments\n-buffer_list buffer_inverter_names Buffers/Inverters used to fix wire length violations, use buffers/\n\ninverters defined in eco_buffer_list_for_setup if not specified.\n\n-debug_pins pin_list XTop will print more debug log for specified pins, and abort fix\nonce all these pins have been scanned.\n\n-disable_report Do NOT generate a report of violation and fail reason in workspace.\n\n-max_wire_length threshold Max wire length threshold with unit um, use parameter\nmax_wire_length if not specified.\n\n-on_clock Fix violations on clock only.\n\nviolations The violations of pins to fix, all if not specified.\n\nDescription\nThis command fixes wire length violations in design. It will try to split net, to keep wire length less than\nthe max wire length threshold defined by user. If this option is not set, it will use the value of parameter\nmax_wire_length. The unit of wire length is micro meter.\n\nOnce the fix process finished, it will report the solution number, area increased, and statistics of fail reason\nif violations are not fully fixed.\n\nBy default, a report of violations and fail reasons is generated under the directory opt in workspace.\nThe maximum violation count is limited to 10000 since it will be time consuming if there are plenty of\nviolations remained. Option -disable_report can be used to avoid generating this report.\n\nThis command also supports to fix specific violations by specifying a collection of violated pins. The\nsummary and fail reason are also limited to specified pins. Here, the driver pin is used to represent a net\nin order to interface with other commands.\n\nWhen violated pins are specified by user, tool will automatically expand all the mirror pins of them.\n\nThis command returns the number of solutions committed.\n\nExamples\nThe following example fix long wire violations.\n\n% fix_wire_length_violations -max_wire_length 4096 -buffer_list {BUF01 BUF03}\n      \n\nThe following example fix long wire violations on clock only.\n\n% fix_wire_length_violations -buffer_list {BUF01 BUF0} -on_clock\n      \n\nThe following example fix long wire violations on pin U384/ZN.\n\n% fix_wire_length_violations {U384/ZN}\n      \n\nSee Also\nfix_fanout_violations\n\n343",
                "chunk_size": 560
            },
            {
                "doc_id": "_xtop_handbook_0245",
                "chunk_id": "_xtop_handbook_0245_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_failed_pins --Get pins of the specified fail reasons and ECO methods.\n\nSynopsis\ncollection get_failed_pins [-methods method_list] -reasons reason_list\n\nenum_list methods in \"insert_buffer size_cell split_net remove_buffer\"\n\nstring_list reasons\n\nArguments\n-methods method_list The methods to check the fail reasons, all if not specified.\n\n-reasons reason_list Wildcard patterns to match the fail reasons.\n\nDescription\nThis command gets pins of the specified fail reasons and ECO methods. In XTop, all the fail reasons are\nmarked on pins, though some reasons seem should be marked on cells and nets. To get the pins or nets,\nuse commands get_cells and get_nets with option -of_objects on the returned pin collection.\n\nNotice that at the beginning of every optimization iterations, the marked reasons will be cleaned up, and\ncannot be accumulated.\n\nExamples\nThe following example gets all fail_to_legalize pins of all ECO methods and highlights them on layout.\n\n% set fail_legal_pins [get_failed_pins -reasons fail_to_legalize]\n\"U105/ZN\", \"U110/ZN\"\n% highlight_objects $fail_legal_pins\n      \n\nThe following example gets pins of fail reason dont_touch_pin of size_cell.\n\n% get_failed_pins -reasons dont_touch_pin -methods size_cell\n\"U105/ZN\"\n      \n\n344",
                "chunk_size": 286
            },
            {
                "doc_id": "_xtop_handbook_0246",
                "chunk_id": "_xtop_handbook_0246_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nget_rank_pins --Create a collection of pins with given rank condition.\n\nSynopsis\ncollection get_rank_pins [-by way_to_range] range\n\nenum by in \"rank order percentage\"\n\nstring range\n\nArguments\n-by way_to_range Specify the way that range represents.\n\nrange Set the range of rank value that used to return rank pin.\n\nDescription\nThis command create a collection of pins with given range, nothing will be returned if no rank marked\non pin.\n\nOnly the most recent rank type marked will be used. It is suggested to re-mark rank type if any eco action\ncommitted.\n\nInput pins will be returned if hold marked, otherwise, output pins are returned.\n\nA correct range should be like {(lowLimit, highLimit)}. When range is defined by percentage, it should\nbetween [0, 1.0]. When range is defined by order, the order index starts from 1.\n\nExamples\nThe following example shows how to get rank pins of first 10%.\n\n% get_rank_pins {(0,0.1)}\n\"clk_gen_u0/sync_u1/U1/Q\", \"clk_gen_u0/sync_u1/U0/Q\", ...\n      \n\nThe following example shows how to get rank pins of index number between 5 and 8.\n\n% get_rank_pins -by order {(5,8)}\n\"sram_1_reg1/Q\", \"sram_2_reg1/Q\", \"sram_and_1/Z\", \"sram_1_reg2/Q\"\n      \n\nThe following example shows how to get rank pins that rank value between 3.0 and 3.1.\n\n% get_rank_pins -by rank {(3.0,3.1)}\n\"alu/U129/ZN\", \"alu/U4/ZN\", \"alu/U127/ZN\", ...\n      \nSee Also\nmark_hold_gba_pin_rank mark_setup_gba_pin_rank report_pin_rank summarize_pin_rank\n\n346",
                "chunk_size": 397
            },
            {
                "doc_id": "_xtop_handbook_0247",
                "chunk_id": "_xtop_handbook_0247_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nlist_fail_reasons --List defined fail reasons that matched with specified pattern.\n\nSynopsis\nlist_fail_reasons [-with_description] [patterns]\n\nflag with_description\n\nstring_list patterns\n\nArguments\n-with_description Print a short description of each matched fail reason.\n\npatterns Wildcard patterns to match the fail reasons.\n\nDescription\nThis command lists defined fail reasons that matched with the specified pattern. If no pattern is specified,\nall defined reasons will be listed. The pattern is matched by wildcard.\n\nExamples\nThe following example lists all eco fail reasons in XTop.\n\n% list_fail_reasons\n      \n\nThe following example lists defined fail reasons with short description that matched with break_hold*.\n\n% list_fail_reasons -with_description break_hold*\nbreak_hold\n  - Break hold while apply current solution.\nbreak_hold_of_driver\n  - Current solution breaks the hold of the driver cell.\n      \n\n347",
                "chunk_size": 181
            },
            {
                "doc_id": "_xtop_handbook_0248",
                "chunk_id": "_xtop_handbook_0248_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nmark_area_pin_rank --Set pin's rank type for design area optimization.\n\nSynopsis\nmark_area_pin_rank -type rank_type [cells] [-pattern str]\n\nstring pattern\n\nenum type in \"area count margin congestion congestionReverse areaCount deltaAreaDelay\"\n\ncollection cells\n\nArguments\n-pattern str Pattern for sizing down cell, use eco_cell_nominal_sizing_pattern if not\n\nspecified, only needed when rank type is deltaAreaDelay.\n\n-type rank_type Define rank type to calculate rank value for design area optimization.\n\ncells Cells that will be considered, all if not specified.\n\nDescription\nThis command will define the criteria for calculating rank value of each pin, which is used to handle pin's\narea optimization priority. So that when -effort option is not low, we can put all pins to different groups, for\na better optimization result. Basically, the default rank type is good enough for most cases, user can change\nthe rank type according to their need. Only output pins which are possible to optimize will be marked.\n\nThe option -type defines different rank type for calculating pin's rank. We now offer following type for\nthe command:\n\n--area: pin's library cell area.\n\n--count: it is the sum of non-violated endpoint's weight, that in the downstream of current pin, where the\nweight of each endpoint is set to 1.0, higher priority if the pin has less impact to those endpoints.\n\n--margin: pin's setup margin, higher priority for better margin.\n\n--congestion: pin's congestion ratio.\n\n--congestionReverse: reversed order of congestion.\n\n--areaCount: pin's area rank, divided by count rank.\n\n--deltaAreaDelay: cell sizing down pattern must be available before mark this rank type, and assume\nswapping original cell to last candidate, rank is calculated using delta of liberty cell area, divided by\ncorresponding delta of liberty delay.\n\nWhen option cells specified, only output pins of cells will be considered. If need to optimize these cells,\nthey should also be added to optimize command.\n\nWhen the command is not explicitly called by user, default rank type is count. Otherwise, the marked rank\ntype is used. In both cases, the command will always be called automatically in optimize area process,\nif effort is not low.\n\nOld pin rank will be cleared when the command is called.\n\nWe guarantee that pin with larger rank value always has higher priority. So for some rank type, rank value\nwill be the opposite number of its original one.\n\nExamples\nThe following example set rank type to setup margin, and pin with a better setup margin will have higher\npriority.\n\n% mark_area_pin_rank -type margin\n      \n\nSee Also\nmark_leakage_pin_rank\n\n349",
                "chunk_size": 562
            },
            {
                "doc_id": "_xtop_handbook_0249",
                "chunk_id": "_xtop_handbook_0249_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nmark_dynamic_pin_rank --Set pin's rank type for dynamic power optimization.\n\nSynopsis\nmark_dynamic_pin_rank -type rank_type [cells]\n\nenum type in \"dynamic count margin congestion congestionReverse\"\n\ncollection cells\n\nArguments\n-type rank_type Define rank type to calculate rank value for dynamic power optimization.\n\ncells Cells that will be considered, all if not specified.\n\nDescription\nThis command will define the criteria for calculating rank value of each pin, which is used to handle pin's\ndynamic optimization priority. So that when -effort option is not low, we can put all pins to different groups,\nfor a better optimization result. Basically, the default rank type is good enough for most cases, user can\nchange the type according to their need. Only output pins which are possible to optimize will be marked.\n\nThe option -type defines different rank type for calculating pin's rank. We now offer following type for\nthe command:\n\n--dynamic: pin's library cell dynamic power.\n\n--count: it is the sum of non-violated endpoint's weight, that in the downstream of current pin, where the\nweight of each endpoint is set to 1.0, higher priority if the pin has less impact to those endpoints.\n\n--margin: pin's setup margin, higher priority for better margin.\n\n--congestion: pin's congestion ratio.\n\n--congestionReverse: reversed order of congestion.\n\nWhen option cells specified, only output pins of cells will be considered. If need to optimize these cells,\nthey should also be added to optimize command.\n\nWhen the command is not explicitly called by user, default rank type is count. Otherwise, the marked\nrank type is used. In both cases, the command will always be called automatically in optimize dynamic\nprocess, if the effort is not low.\n\nOld pin rank will be cleared when the command is called.\n\nWe guarantee that pin with larger rank value always has higher priority. So for some rank type, rank value\nwill be the opposite number of its original one.\n\nExamples\nThe following example set rank type to congestion, and optimize dynamic power.\n\n% mark_dynamic_pin_rank -type congestion\n% optimize_dynamic_power -effort high\n      \n\nSee Also\nmark_leakage_pin_rank mark_area_pin_rank\n\n351",
                "chunk_size": 460
            },
            {
                "doc_id": "_xtop_handbook_0250",
                "chunk_id": "_xtop_handbook_0250_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nmark_hold_gba_pin_rank --Set pin's rank type for hold gba fix.\n\nSynopsis\nmark_hold_gba_pin_rank -type rank_type [pins]\n\nenum type in \"count countSlack slack si siReverse margin congestion congestionReverse\"\n\ncollection pins\n\nArguments\n-type rank_type Define rank type to calculate rank value for hold gba fix.\n\npins Pins that will be marked, all if not specified.\n\nDescription\nThis command will define the criteria for calculating rank value of each pin, which is used to handle pin's\nhold fix priority. So that when -effort option is not low, we can put all pins to different groups, for a better\noptimization result. Basically, the default rank type is good enough for most cases, user can change the\nrank type according to their need. Only input pins with violation will be marked in this command.\n\nThe option -type defines different rank type for calculating pin's rank. We now offer following type for\nthe command:\n\n--count: it is the sum of violated endpoint's weight, that in the downstream of current pin, where the weight\nof each endpoint is set to 1.0, higher priority if the pin is more significant to fix those violations.\n\n--countSlack: same as count, but setting violated weight to endpoint's slack instead of 1.0.\n\n--si: pin's SI value.\n\n--siReverse: reversed order of si.\n\n--margin: pin's setup margin, higher priority for better margin.\n\n--slack: pin's hold slack, start from the worst one.\n\n--congestion: pin's congestion ratio.\n\n--congestionReverse: reversed order of congestion.\n\nWhen option pins specified, all fanin and fanout will be traced. If need to fix only these pins, they should\nalso be added to fix command.\n\nWhen the command is not explicitly called by user, default rank type is count. Otherwise, the marked rank\ntype is used. In both cases, the command will always be called automatically in fix hold gba process, if\neffort is not low.\n\nOld pin rank will be cleared when the command is called.\n\nWe guarantee that pin with larger rank value always has higher priority. So for some rank type, rank value\nwill be adjusted to the opposite number of its original one.\n\nExamples\nThe following example set rank type to congestion for hold gba fix.\n\n% mark_hold_gba_pin_rank -type congestion\n      \n\nSee Also\nmark_hold_path_pin_rank\n\n353",
                "chunk_size": 514
            },
            {
                "doc_id": "_xtop_handbook_0251",
                "chunk_id": "_xtop_handbook_0251_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nmark_hold_path_pin_rank --Set pin's rank type for hold path fix.\n\nSynopsis\nmark_hold_path_pin_rank -type rank_type [paths]\n\nenum type in \"count countSlack si siReverse margin congestion congestionReverse\"\n\ncollection paths\n\nArguments\n-type rank_type Define rank type to calculate rank value for hold path fix.\n\npaths Paths that will be included, all if not specified.\n\nDescription\nThis command will define the criteria for calculating rank value of each pin, which is used to handle pin's\nhold fix priority. So that when -effort option is not low, we can put all pins on paths to different groups,\nfor a better optimization result. Basically, the default rank type is good enough for most cases, user can\nchange the rank type according to their need. Only input pins on path will be marked in this command.\n\nThe option -type defines different rank type for calculating pin's rank. We now offer following type for\nthe command:\n\n--count: path number through this pin.\n\n--countSlack: accumulated path slack of all paths through this pin.\n\n--si: pin's SI value.\n\n--siReverse: reversed order of si.\n\n--margin: pin's setup margin, higher priority for better margin.\n\n--congestion: pin's congestion ratio.\n\n--congestionReverse: reversed order of congestion.\n\nWhen option paths specified, only pins on these paths will be marked. These paths should also be added\nto fix command if only need to fix them.\n\nWhen the command is not explicitly called by user, default rank type is count. Otherwise, the marked rank\ntype is used. In both cases, the command will always be called automatically in fix hold path process, if\neffort is not low.\n\nOld pin rank will be cleared when the command is called.\n\nWe guarantee that pin with larger rank value always has higher priority. So for some rank type, rank value\nwill be adjusted to the opposite number of its original one.\n\nExamples\nThe following example set rank type to count for hold path fix.\n% mark_hold_path_pin_rank -type count\n      \nSee Also\nmark_hold_gba_pin_rank\n\n355",
                "chunk_size": 441
            },
            {
                "doc_id": "_xtop_handbook_0252",
                "chunk_id": "_xtop_handbook_0252_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nmark_leakage_pin_rank --Set pin's rank type for leakage power optimization.\n\nSynopsis\nmark_leakage_pin_rank -type rank_type [cells] [-keywords name_list]\n\nstring_list keywords\n\nenum type in \"leakage count margin congestion congestionReverse leakageCount deltaLeakageDelay\"\n\ncollection cells\n\nArguments\n-keywords name_list Keywords for swapping cells, use eco_cell_nominal_swap_keywords if\n\nnot specified, only needed when rank type is deltaLeakageDelay.\n\n-type rank_type Define rank type to calculate rank value for leakage power optimization.\n\ncells Cells that will be considered, all if not specified.\n\nDescription\nThis command will define the criteria for calculating rank value of each pin, which is used to handle\npin's leakage optimization priority. So that when -effort option is not low, we can put all pins to different\ngroups, for a better optimization result. Basically, the default rank type is good enough for most cases,\nuser can change the rank type according to their need. Only output pins which are possible to optimize\nwill be marked.\n\nThe option -type defines different rank type for calculating pin's rank. We now offer following type for\nthe command:\n\n--leakage: pin's library cell leakage power.\n\n--count: it is the sum of non-violated endpoint's weight, that in the downstream of current pin, where the\nweight of each endpoint is set to 1.0, higher priority if the pin has less impact to those endpoints.\n\n--margin: pin's setup margin, higher priority for better margin.\n\n--congestion: pin's congestion ratio.\n\n--congestionReverse: reversed order of congestion.\n\n--leakageCount: pin's leakage rank, divided by count rank.\n\n--deltaLeakageDelay: cell swapping keywords must be available before mark this rank type, and assume\nswapping original cell to last candidate, rank is calculated using delta of liberty leakage power, divided\nby corresponding delta of liberty delay.\n\nWhen option cells specified, only output pins of cells will be considered. If need to optimize these cells,\nthey should also be added to optimize command.\n\nWhen the command is not explicitly called by user, default rank type is count. Otherwise, the marked rank\ntype is used. In both cases, the command will always be called automatically in optimize leakage process,\nif effort is not low.\n\nOld pin rank will be cleared when the command is called.\n\nWe guarantee that pin with larger rank value always has higher priority. So for some rank type, rank value\nwill be the opposite number of its original one.\n\nExamples\nThe following example set rank type to deltaLeakageDelay, and optimize using preset swap keywords.\n\n% set_parameter eco_cell_nominal_swap_keywords {\"LVT\" \"\" \"HVT\"}\n% mark_leakage_pin_rank -type deltaLeakageDelay\n% optimize_leakage_power -effort high\n      \n\nSee Also\nmark_area_pin_rank\n\n357",
                "chunk_size": 608
            },
            {
                "doc_id": "_xtop_handbook_0253",
                "chunk_id": "_xtop_handbook_0253_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nmark_setup_gba_pin_rank --Set pin's rank type for setup gba fix.\n\nSynopsis\nmark_setup_gba_pin_rank -type rank_type [pins]\n\nenum type in \"count countSlack countDelay slack si siReverse margin congestion congestionReverse\ntransition fanout wireLength\"\n\ncollection pins\n\nArguments\n-type rank_type Define rank type to calculate rank value for setup gba fix.\n\npins Pins that will be marked, all if not specified.\n\nDescription\nThis command will define the criteria for calculating rank value of each pin, which is used to handle pin's\nsetup fix priority. So that when -effort option is not low, we can put all pins to different groups, for a better\noptimization result. Basically, the default rank type is good enough for most cases, user can change the\nrank type according to their need. Only output pins with violation will be marked in this command.\n\nThe option -type defines different rank type for calculating pin's rank. We now offer following type for\nthe command:\n\n--count: it is the sum of violated endpoint's weight, that in the downstream of current pin, where the weight\nof each endpoint is set to 1.0, higher priority if the pin is more significant to fix those violations.\n\n--countSlack: same as count rank, but setting violated weight to endpoint's slack instead of 1.0.\n\n--countDelay: using count rank, and multiplying corresponding pin's liberty cell delay.\n\n--si: pin's SI value.\n\n--siReverse: reversed order of si.\n\n--margin: pin's hold margin, higher priority for better margin.\n\n--slack: pin's setup slack, start from the worst one.\n\n--congestion: pin's congestion ratio.\n\n--congestionReverse: reversed order of congestion.\n\n--transition: pin's transition.\n\n--fanout: pin's fanout number.\n\n--wireLength: pin's corresponding wire length.\n\nWhen option pins specified, all fanin and fanout will be traced. If need to fix only these pins, they should\nalso be added to fix command.\n\nWhen the command is not explicitly called by user, default rank type is countDelay. Otherwise, the marked\nrank type is used. In both cases, the command will always be called automatically in fix setup gba process,\nif effort is not low.\n\nOld pin rank will be cleared when the command is called.\n\nWe guarantee that pin with larger rank value always has higher priority. So for some rank type, rank value\nwill be adjusted to the opposite number of its original one.\n\nExamples\nThe following example set rank type to hold margin, and pin with a better hold margin will have higher\npriority.\n\n% mark_setup_gba_pin_rank -type margin\n      \n\nSee Also\nmark_setup_path_pin_rank\n\n359",
                "chunk_size": 575
            },
            {
                "doc_id": "_xtop_handbook_0254",
                "chunk_id": "_xtop_handbook_0254_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nmark_setup_path_pin_rank --Set pin's rank type for setup path fix.\n\nSynopsis\nmark_setup_path_pin_rank -type rank_type [paths]\n\nenum type in \"count countSlack countDelay si siReverse margin congestion congestionReverse transition\nfanout wireLength\"\n\ncollection paths\n\nArguments\n-type rank_type Define rank type to calculate rank value for setup path fix.\n\npaths Paths that will be included, all if not specified.\n\nDescription\nThis command will define the criteria for calculating rank value of each pin, which is used to handle pin's\nsetup fix priority. So that when -effort option is not low, we can put all pins on paths to different groups,\nfor a better optimization result. Basically, the default rank type is good enough for most cases, user can\nchange the rank type according to their need. Only output pins on path will be marked in this command.\n\nThe option -type defines different rank type for calculating pin's rank. We now offer following type for\nthe command:\n\n--count: path number through this pin.\n\n--countSlack: accumulated path slack of all paths through this pin.\n\n--countDelay: accumulated incremental delay of all paths through this pin.\n\n--si: pin's SI value.\n\n--siReverse: reversed order of si.\n\n--margin: pin's hold margin, higher priority for better margin.\n\n--congestion: pin's congestion ratio.\n\n--congestionReverse: reversed order of congestion.\n\n--transition: pin's transition.\n\n--fanout: pin's fanout number.\n\n--wireLength: pin's corresponding wire length.\n\nWhen option paths specified, only pins on these paths will be marked. These paths should also be added\nto fix command if only need to fix them.\n\nWhen the command is not explicitly called by user, default rank type is countDelay. Otherwise, the marked\nrank type is used. In both cases, the command will always be called automatically in fix setup path process,\nif effort is not low.\n\nOld pin rank will be cleared when the command is called.\n\nWe guarantee that pin with larger rank value always has higher priority. So for some rank type, rank value\nwill be adjusted to the opposite number of its original one.\n\nExamples\nThe following example set rank type to countDelay for setup path fix.\n\n% mark_setup_path_pin_rank -type countDelay\n      \n\nSee Also\nmark_setup_gba_pin_rank\n\n361",
                "chunk_size": 492
            },
            {
                "doc_id": "_xtop_handbook_0255",
                "chunk_id": "_xtop_handbook_0255_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nnarrow_timing_margins --Narrow the timing margin, only for GBA mode.\n\nSynopsis\nnarrow_timing_margins [ -setup | -hold ] [-scenarios patterns] factor\n\nflag hold\n\nstring_list scenarios\n\nflag setup\n\nfloat factor in \"(0.1,10)\"\n\nArguments\n-hold Narrow hold margins.\n\n-scenarios patterns Scenarios to narrow the margins, matched by wildcard.\n\n-setup Narrow setup margins.\n\nfactor The factor to multiply with positive slack.\n\nDescription\nThis command narrows the timing margin, only for GBA mode. It will multiply the positive slack with the\nspecified factor. If no hold or setup flag specified, both setup and hold margins will be narrowed. Margins\nof all scenarios will be modified unless scenarios are specified.\n\nHere the word \"narrow\" acts just like \"scale\" except that it gives a hint that you should narrow the margin\nfor most cases if the margins broken a lot. However, it is not prohibited to specify a factor more than 1.0\nto enlarge the timing margin if you really want to do that.\n\nExamples\nThe following example specifies a factor to narrow the setup timing violations.\n\n% narrow_timing_margins -setup 0.95\n      \n\n362",
                "chunk_size": 257
            },
            {
                "doc_id": "_xtop_handbook_0256",
                "chunk_id": "_xtop_handbook_0256_0001",
                "summary": "Commands\n\nName\noptimize_design_area --Optimize design area of the design.\n\nSynopsis\nint optimize_design_area [ -remove_buffer_only | -pattern str ] [- dff_only] [-hold_margin margin_val] [-setup_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [- effort effort_level] [-summarize_internal_iteration] [ -only_pins pin_list | cells ] [- debug_pins pin_list]\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nfloat hold_margin\n\ncollection only_pins\n\nstring pattern\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_margin\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection cells",
                "keywords": "",
                "content": "Arguments\n-capacitance_margin margin_val Capacitance slack margin to be reserved with unit pF, use\n\neco_capacitance_slack_margin if not specified.\n\n-debug_pins pin_list XTop will print more debug log for specified pins, and abort fix once all these pins have been scanned.\n\n-dff_only Only size down dff cells when set. If not specified, only size down comb cells.\n\n-hold_margin margin_val Hold slack margin to be reserved with unit ns, use eco_hold_slack_margin if not specified.\n\n-pattern str Pattern for sizing down cell, use eco_cell_nominal_sizing_pattern if not specified.\n\n-rel_transition_margin Relative transition slack margin to be reserved with rel_margin_val the value of percentage to max transition, use\n\neco_relative_transition_slack_margin if not specified, a sum of transition_margin and rel_transition_margin will be actually used.\n\n-remove_buffer_only Remove buffer only.\n\n-setup_margin margin_val Setup slack margin to be reserved with unit ns, use eco_setup_slack_margin if not specified.\n\n-transition_margin margin_val Transition slack margin to be reserved with unit ns, use eco_transition_slack_margin if not specified.\n\nDescription\nThis command optimizes area of the design by removing buffer or sizing down cells without introducing any timing and design rule violations. While sizing down, it finds the candidates according to the specified nominal sizing pattern.\n\nThis command returns the number of solutions committed. If you want to allow breaking setup after optimization, you can set the setup margin to a negative value.",
                "chunk_size": 459
            },
            {
                "doc_id": "_xtop_handbook_0256",
                "chunk_id": "_xtop_handbook_0256_0002",
                "summary": "Commands\n\nName\noptimize_design_area --Optimize design area of the design.\n\nSynopsis\nint optimize_design_area [ -remove_buffer_only | -pattern str ] [- dff_only] [-hold_margin margin_val] [-setup_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [- effort effort_level] [-summarize_internal_iteration] [ -only_pins pin_list | cells ] [- debug_pins pin_list]\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nfloat hold_margin\n\ncollection only_pins\n\nstring pattern\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_margin\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection cells",
                "keywords": "",
                "content": "Arguments\n-effort effort_level Effort level in optimization, default is low.\n\n-summarize_internal_iteration Summarize each internal iteration.\n\nDescription\nThe option -effort controls the count of internal optimization iterations. The pins will be sorted by a factor of cost and classified into groups with different priorities. The higher effort level, the more groups will be classified. As a cost, more CPU time will be consumed in the optimization process. Generally, it will result in a better optimization quality with higher effort. However, this depends on the timing status, placement and routing density of the design. Sometimes, the last iteration will be inefficient. The option -summarize_internal_iteration can be turned on to review the effect of each internal iteration.",
                "chunk_size": 325
            },
            {
                "doc_id": "_xtop_handbook_0256",
                "chunk_id": "_xtop_handbook_0256_0003",
                "summary": "Commands\n\nName\noptimize_design_area --Optimize design area of the design.\n\nSynopsis\nint optimize_design_area [ -remove_buffer_only | -pattern str ] [- dff_only] [-hold_margin margin_val] [-setup_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [- effort effort_level] [-summarize_internal_iteration] [ -only_pins pin_list | cells ] [- debug_pins pin_list]\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nfloat hold_margin\n\ncollection only_pins\n\nstring pattern\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_margin\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection cells",
                "keywords": "",
                "content": "Arguments\n-only_pins pin_list Only generate solutions on specified pins if not empty.\n\ncells Cells to size, all if not specified.\n\nDescription\nIf you only want to size specific cells, just specify the cell collection in this command. For example, to only size cells in a specified region on layout by specifying cells with command get_cells_in_region. Option -only_pins is the original way for this purpose by specifying specific pins, it is obsoleted now, and is kept here only for compatibility. All the mirror cells of these specified cells will also be considered.",
                "chunk_size": 289
            },
            {
                "doc_id": "_xtop_handbook_0256",
                "chunk_id": "_xtop_handbook_0256_0004",
                "summary": "Commands\n\nName\noptimize_design_area --Optimize design area of the design.\n\nSynopsis\nint optimize_design_area [ -remove_buffer_only | -pattern str ] [- dff_only] [-hold_margin margin_val] [-setup_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [- effort effort_level] [-summarize_internal_iteration] [ -only_pins pin_list | cells ] [- debug_pins pin_list]\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nfloat hold_margin\n\ncollection only_pins\n\nstring pattern\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nflag remove_buffer_only\n\nfloat setup_margin\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection cells",
                "keywords": "",
                "content": "Examples\nThe following example optimizes design area by remove_buffer method only.\n\n% optimize_design_area -remove_buffer_only       \n\nThe following example optimizes design area by sizing cells down honoring following regular expression rule.\n\n% set_parameter eco_cell_nominal_sizing_pattern {X([0-9]+)TH}\n% optimize_design_area       \n\nIf no eco_cell_nominal_sizing_pattern specified, user can define sizing pattern in this command too.\n\n% optimize_design_area -pattern {X([0-9]+)TH}       \n\nThe following example optimizes design area with setup_margin 0.01ns and transition margin 0.05ns\n\n% set_parameter eco_cell_nominal_sizing_pattern {X([0-9]+)TH}\n% optimize_design_area -setup_margin 0.01 -transition_margin 0.05       \n\nOptimize area and only size cells in a specified region.\n\n% optimize_design_area [get_cells_in_region -rect \"((0.0, 0.0)(11.0, 95.0))\"]",
                "chunk_size": 393
            },
            {
                "doc_id": "_xtop_handbook_0257",
                "chunk_id": "_xtop_handbook_0257_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\noptimize_dynamic_power --Optimize dynamic power of the design.\n\nSynopsis\nint optimize_dynamic_power [-size_rule rule_type] [-hold_margin margin_val]\n[-setup_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin\nrel_margin_val] [-capacitance_margin margin_val] [-effort effort_level] [-\nsummarize_internal_iteration] [ -dff_only | -enable_multithread ] [ -only_pins pin_list | cells ] [-\ndebug_pins pin_list]\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nfloat hold_margin\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nenum size_rule in \"cell_attribute nominal_keywords nominal_regex\"\n\nflag summarize_internal_iteration\n\nfloat transition_margin\n\ncollection cells\n\nArguments\n-capacitance_margin margin_val Capacitance slack margin to be reserved with unit pF, use\n\neco_capacitance_slack_margin if not specified.\n\n-debug_pins pin_list XTop will print more debug log for specified pins, and abort fix\nonce all these pins have been scanned.\n\n-dff_only Only size dff (reg) cells when set. If not specified, tool only swap comb cells at data path.\n\n-effort effort_level Effort level in optimization, default is low.\n\n-enable_multithread Enable multi-thread sizing comb cells. This function is disabled\nwhen use debug_pins or pin list.\n\n-hold_margin margin_val Hold slack margin to be reserved with unit ns, use\neco_hold_slack_margin if not specified.\n\n-only_pins pin_list Only generate solutions on specified pins if specified.\n\n-rel_transition_margin Relative transition slack margin to be reserved with\nrel_margin_val the value of percentage to max transition, use\n\neco_relative_transition_slack_margin if not specified, a sum of\ntransition_margin and rel_transition_margin will be actually used.\n\n-setup_margin margin_val Setup slack margin to be reserved with unit ns, use\neco_setup_slack_margin if not specified.\n\n-size_rule rule_type Indicate the rule used to find candidates for sizing cells, use\neco_cell_classify_rule if not specified.\n\n-summarize_internal_iteration Summarize each internal iteration.\n\n-transition_margin margin_val Transition slack margin to be reserved with unit ns, use\neco_transition_slack_margin if not specified.\n\ncells Cells to optimize, all if not specified.\n\nDescription\nThis command optimizes the dynamic power of the design by sizing down cells. Dynamic power is\ncalculated by switching power and internal power for each cell on reference scenario. If toggle rate file is\nnot linked, toggle rate value used in optimization will be eco parameter \"eco_power_toggle_rate\". If rail\nvoltage file is not linked, rail voltage value used in optimization will be from corresponding timing lib file.\n\nWhen sizing rule is set to nominal_keywords, only matched cell after current keywords will be considered,\nsimilar to leakage optimization.\n\nThis command returns the number of solutions committed.\n\nExamples\nThe following example optimizes dynamic power by sizing cells, and uses cell_attribute as sizing rule.\n\n% set_parameter eco_cell_classify_rule cell_attribute\n% optimize_dynamic_power\n      \n\nThe following example optimizes dynamic power by sizing cells, and swap VT by nominal keywords.\n\n% set_parameter eco_cell_nominal_swap_keywords {\"ULVT\" \"LVT\" \"\" \"HVT\"}\n% optimize_dynamic_power -size_rule nominal_keywords\n      \n\nSee Also\noptimize_leakage_power\n\n367",
                "chunk_size": 719
            },
            {
                "doc_id": "_xtop_handbook_0258",
                "chunk_id": "_xtop_handbook_0258_0001",
                "summary": "Commands\n\nName\noptimize_leakage_power --Optimize leakage power of the design.\n\nSynopsis\nint optimize_leakage_power [-keywords name_list] [-hold_margin margin_val] [-setup_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-effort effort_level] [-group] [- summarize_internal_iteration] [{ -dff_only | -enable_multithread } [-swap_vt_only]] [-auto_iteration iteration_number] [ -only_pins pin_list | cells ] [-debug_pins pin_list]\n\nint auto_iteration in \"[1,20]\"\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nflag group\n\nfloat hold_margin\n\nstring_list keywords\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag summarize_internal_iteration\n\nflag swap_vt_only\n\nfloat transition_margin\n\ncollection cells",
                "keywords": "",
                "content": "Arguments\n-capacitance_margin margin_val Capacitance slack margin to be reserved with unit pF, use eco_capacitance_slack_margin if not specified.\n\n-debug_pins pin_list XTop will print more debug log for specified pins, and abort fix once all these pins have been scanned.\n\n-dff_only Only swap dff cells when set. If not specified, tool only swap comb cells at data path.\n\n-enable_multithread Enable multi-thread swap cells for comb cells. This function is disabled when use debug_pins or pin list.\n\n-group If group target pins according to interconnection and take pins in proportion for each iteration.\n\n-hold_margin margin_val Hold slack margin to be reserved with unit ns, use eco_hold_slack_margin if not specified.\n\n-rel_transition_margin Relative transition slack margin to be reserved with rel_margin_val the value of percentage to max transition, use\n\neco_relative_transition_slack_margin if not specified, a sum of transition_margin and rel_transition_margin will be actually used.\n\n-setup_margin margin_val Setup slack margin to be reserved with unit ns, use eco_setup_slack_margin if not specified.\n\n-swap_vt_only When multi-thread is enabled, this can be specified to if user only swap VT, and legal margin is {0 0}, to speedup legalization.\n\n-transition_margin margin_val Transition slack margin to be reserved with unit ns, use eco_transition_slack_margin if not specified.\n\nDescription\nThis command optimizes the leakage power of the design by swapping cells with the specified keywords. The keywords must be specified in order such that corresponding cells are with descending leakage power.\n\nFor those libraries with multiple dimensions of keywords, it is recommended to optimize several times with only one dimension in each iteration. However, if you does know how to sort keywords with multiple dimension, you can also specify a multiple dimension keyword list with \"@\" as the separator.\n\nThis command returns the number of solutions committed. If you want to allow breaking setup after optimization, you can set the setup margin to a negative value.",
                "chunk_size": 601
            },
            {
                "doc_id": "_xtop_handbook_0258",
                "chunk_id": "_xtop_handbook_0258_0002",
                "summary": "Commands\n\nName\noptimize_leakage_power --Optimize leakage power of the design.\n\nSynopsis\nint optimize_leakage_power [-keywords name_list] [-hold_margin margin_val] [-setup_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-effort effort_level] [-group] [- summarize_internal_iteration] [{ -dff_only | -enable_multithread } [-swap_vt_only]] [-auto_iteration iteration_number] [ -only_pins pin_list | cells ] [-debug_pins pin_list]\n\nint auto_iteration in \"[1,20]\"\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nflag group\n\nfloat hold_margin\n\nstring_list keywords\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag summarize_internal_iteration\n\nflag swap_vt_only\n\nfloat transition_margin\n\ncollection cells",
                "keywords": "",
                "content": "Arguments\n-effort effort_level Effort level in optimization, default is low.\n\n-summarize_internal_iteration Summarize each internal iteration.\n\nDescription\nThe option -effort controls the count of internal optimization iterations. The pins will be sorted by a factor of cost and classified into groups with different priorities. The higher effort level, the more groups will be classified. As a cost, more CPU time will be consumed in the optimization process. Generally, it will result in a better optimization quality with higher effort. However, this depends on the timing status, placement and routing density of the design. Sometimes, the last iteration will be inefficient. The option -summarize_internal_iteration can be turned on to review the effect of each internal iteration.",
                "chunk_size": 366
            },
            {
                "doc_id": "_xtop_handbook_0258",
                "chunk_id": "_xtop_handbook_0258_0003",
                "summary": "Commands\n\nName\noptimize_leakage_power --Optimize leakage power of the design.\n\nSynopsis\nint optimize_leakage_power [-keywords name_list] [-hold_margin margin_val] [-setup_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-effort effort_level] [-group] [- summarize_internal_iteration] [{ -dff_only | -enable_multithread } [-swap_vt_only]] [-auto_iteration iteration_number] [ -only_pins pin_list | cells ] [-debug_pins pin_list]\n\nint auto_iteration in \"[1,20]\"\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nflag group\n\nfloat hold_margin\n\nstring_list keywords\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag summarize_internal_iteration\n\nflag swap_vt_only\n\nfloat transition_margin\n\ncollection cells",
                "keywords": "",
                "content": "Arguments\n-only_pins pin_list Only generate solutions on specified pins if specified.\n\ncells Cells to swap, all if not specified.\n\nDescription\nIf you only want to swap specific cells, just specify the cell collection in this command. For example, to only swap cells in a specified region on layout by specifying cells with command get_cells_in_region. Option -only_pins is the original way for this purpose by specifying specific pins, it is obsoleted now, and is kept here only for compatibility. All the mirror cells of these specified cells will also be considered.",
                "chunk_size": 329
            },
            {
                "doc_id": "_xtop_handbook_0258",
                "chunk_id": "_xtop_handbook_0258_0004",
                "summary": "Commands\n\nName\noptimize_leakage_power --Optimize leakage power of the design.\n\nSynopsis\nint optimize_leakage_power [-keywords name_list] [-hold_margin margin_val] [-setup_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-effort effort_level] [-group] [- summarize_internal_iteration] [{ -dff_only | -enable_multithread } [-swap_vt_only]] [-auto_iteration iteration_number] [ -only_pins pin_list | cells ] [-debug_pins pin_list]\n\nint auto_iteration in \"[1,20]\"\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nflag group\n\nfloat hold_margin\n\nstring_list keywords\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag summarize_internal_iteration\n\nflag swap_vt_only\n\nfloat transition_margin\n\ncollection cells",
                "keywords": "",
                "content": "Arguments\n-auto_iteration iteration_number Automatically optimize leakage power several times with keywords divided by analyze_leakage_keywords. At least 3 keywords are needed if using this feature. By default, no iteration.\n\nDescription\nXTop now support automatically iteration by option -auto_iteration if many swap keywords are given. Keywords will be divided into groups according to analyze_leakage_keywords. If iteration number is equal or more than keywords number - 1, it is bubble mode. It will run many times if many keywords are given under this mode.",
                "chunk_size": 324
            },
            {
                "doc_id": "_xtop_handbook_0258",
                "chunk_id": "_xtop_handbook_0258_0005",
                "summary": "Commands\n\nName\noptimize_leakage_power --Optimize leakage power of the design.\n\nSynopsis\nint optimize_leakage_power [-keywords name_list] [-hold_margin margin_val] [-setup_margin margin_val] [-transition_margin margin_val] [-rel_transition_margin rel_margin_val] [-capacitance_margin margin_val] [-effort effort_level] [-group] [- summarize_internal_iteration] [{ -dff_only | -enable_multithread } [-swap_vt_only]] [-auto_iteration iteration_number] [ -only_pins pin_list | cells ] [-debug_pins pin_list]\n\nint auto_iteration in \"[1,20]\"\n\nfloat capacitance_margin\n\ncollection debug_pins\n\nflag dff_only\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag enable_multithread\n\nflag group\n\nfloat hold_margin\n\nstring_list keywords\n\ncollection only_pins\n\nfloat rel_transition_margin in \"[0,0.5]\"\n\nfloat setup_margin\n\nflag summarize_internal_iteration\n\nflag swap_vt_only\n\nfloat transition_margin\n\ncollection cells",
                "keywords": "",
                "content": "Examples\nThe following example optimizes leakage power by sizing cells honoring following keywords rule.\n\n% set_parameter eco_cell_nominal_swap_keywords \\n                {\"ULVT\" \"LVT\" \"\" \"HVT\"}\n% optimize_leakage_power       \n\nIf no eco_cell_nominal_swap_keywords specified, user can define keywords in this command too.\n\n% optimize_leakage_power -keywords {\"ULVT\" \"LVT\" \"\" \"HVT\"}       \n\nThe following example optimizes leakage power with setup_margin 0.01ns and transition margin 0.05ns.\n\n% set_parameter eco_cell_nominal_swap_keywords    \\n                {\"ULVT\" \"LVT\" \"\" \"HVT\"}\n% optimize_leakage_power -setup_margin 0.01      \\n                         -transition_margin 0.05       \n\nOptimize leakages and only swapping cells in a specified region.\n\n% optimize_leakage_power [get_cells_in_region -rect \"((0.0, 0.0)(11.0, 95.0))\"]       \n\nThe following example optimize leakage power several times automatically, by using -auto_iteration option.\n\n% optimize_leakage_power -keywords {\"10ULVT\" \"10LVT\" \"20ULVT\" \"20LVT\"} -auto_iteration 3",
                "chunk_size": 491
            },
            {
                "doc_id": "_xtop_handbook_0259",
                "chunk_id": "_xtop_handbook_0259_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nrefine_gba_timing --To refine gba timing with path timing data.\n\nSynopsis\nrefine_gba_timing\n\nDescription\nThis command refines gba timing data by path slack value to improve timing data accuracy. Then delete\nall timing path for more efficient timing optimization.\n\nExamples\n\n371",
                "chunk_size": 65
            },
            {
                "doc_id": "_xtop_handbook_0260",
                "chunk_id": "_xtop_handbook_0260_0001",
                "summary": "Commands\n\nName\nreport_fail_reasons --Report fail reason on pins of the optimization process.\n\nSynopsis\nreport_fail_reasons [-methods method_list] [{ -disable_timing | -stats } [-exclude_reasons reason_list] [-verbose]] [-truncate num] { -pins pin_list | -paths path_list }\n\nflag disable_timing\n\nstring_list exclude_reasons\n\nenum_list methods in \"insert_buffer size_cell split_net remove_buffer\"\n\ncollection paths\n\ncollection pins\n\nflag stats\n\nint truncate\n\nflag verbose",
                "keywords": "",
                "content": "Arguments\n-disable_timing Not to output the timing information.\n\n-exclude_reasons reason_list Reasons not to report in statistical summary, matched by wildcard.\n\n-methods method_list The methods to report fail reason, all if not specified.\n\n-stats Report statistical of fail reasons.\n\n-truncate num Count limitation of the number of pins or paths to report, default is 100, zero or negative value means all.\n\n-verbose Report the pins for each fail reason.\n\nDescription\nThis command reports fail reason on pins of the optimization process. If the violation on pin can not be fixed, commonly a reason will be marked for each tried method. If the pin has been fixed successfully, or has no violation at all, it will be marked with \"-\".\n\nSince it can only mark one reason for one method of each pin, it can only report the reason of the last tried candidate. For example, if ten alternative cells tried for one cell and all failed, only the reason of the last one can be reported. It is possible that no reason is marked, if the pin has solution but not completely fixed, or the violation is caused by fix process.",
                "chunk_size": 336
            },
            {
                "doc_id": "_xtop_handbook_0260",
                "chunk_id": "_xtop_handbook_0260_0002",
                "summary": "Commands\n\nName\nreport_fail_reasons --Report fail reason on pins of the optimization process.\n\nSynopsis\nreport_fail_reasons [-methods method_list] [{ -disable_timing | -stats } [-exclude_reasons reason_list] [-verbose]] [-truncate num] { -pins pin_list | -paths path_list }\n\nflag disable_timing\n\nstring_list exclude_reasons\n\nenum_list methods in \"insert_buffer size_cell split_net remove_buffer\"\n\ncollection paths\n\ncollection pins\n\nflag stats\n\nint truncate\n\nflag verbose",
                "keywords": "",
                "content": "Arguments\n-paths path_list Paths to report.\n\n-pins pin_list Pins to report.\n\nDescription\nFor the -pins and -paths, if pin or path are specified by names directly, it will get the corresponding objects in background silently and will not report information if not found. So, if you are not sure about the names, it is recommended to get the collection with corresponding command first instead of specifying names directly.",
                "chunk_size": 192
            },
            {
                "doc_id": "_xtop_handbook_0260",
                "chunk_id": "_xtop_handbook_0260_0003",
                "summary": "Commands\n\nName\nreport_fail_reasons --Report fail reason on pins of the optimization process.\n\nSynopsis\nreport_fail_reasons [-methods method_list] [{ -disable_timing | -stats } [-exclude_reasons reason_list] [-verbose]] [-truncate num] { -pins pin_list | -paths path_list }\n\nflag disable_timing\n\nstring_list exclude_reasons\n\nenum_list methods in \"insert_buffer size_cell split_net remove_buffer\"\n\ncollection paths\n\ncollection pins\n\nflag stats\n\nint truncate\n\nflag verbose",
                "keywords": "",
                "content": "Examples\nThe following example reports statistical of fail reasons of pins.\n\n% report_fail_reasons -pins * -stats Reason                                                   Count   \n% ------------------------------------------------------------------- break_setup_of_driver  ################################    49 79.0% break_setup            #####...........................     7 11.3% break_max_capacitance  ####............................     6  9.7%       \n\nThe following example reports statistical of fail reasons of pins and the pins for each fail reason.\n\n% report_fail_reasons -pins * -stats -verbose Reason                                                   Count   \n% ------------------------------------------------------------------- break_setup_of_driver  ################################    49 79.0% break_setup            #####...........................     7 11.3% break_max_capacitance  ####............................     6  9.7% (@) break_setup_of_driver : 49 Name     S_Slack  H_Slack  S_Trans  Max_Trans  S_Cap  Max_Cap  ... ------------------------------------------------------------------ U47/B2    -5.715   -1.524    0.516      0.320      *        *      U56/A2    -6.561   -1.997    0.296      0.320      *        *     ... (@) break_setup : 7 Name     S_Slack  H_Slack  S_Trans  Max_Trans  S_Cap  Max_Cap  ... ------------------------------------------------------------------ U454/B1    0.298   -2.580    0.083      0.320      *        *     U460/B1    0.390   -1.852    0.083      0.320      *        *     ... (@) break_max_capacitance : 6 Name              S_Slack  H_Slack  S_Trans  Max_Trans  S_Cap  ... ------------------------------------------------------------------ option_reg_0_/D     6.565   -2.139    0.819      0.320      *     option_reg_1_/D     5.381   -2.527    0.809      0.320      *    ...       \n\nThe following example reports fail reasons of the first 2 pins.\n\n% report_fail_reasons -pins * -truncate 2 Pin                Master     Insert Buffer    Size Cell    ... --------------------------------------------------------------- stack1_reg_2_/CP   DFFD1EP    -                -            - stack1_reg_2_/D    DFFD1EP    -                -            -        The following example reports fail reasons of the first 5 paths.\n\n% report_fail_reasons -paths * -truncate 5 path: Path_0 Pin                Master      Insert Buffer    Size Cell    ... ---------------------------------------------------------------- pc_reg_8_/CP       DFFD1EP     -                -            - pc_reg_8_/QN       DFFD1EP     -                -            - ... U386/A2            AND2D1EP    break_setup      -            - U386/ZN            AND2D1EP    -                -            - stack1_reg_8_/D    DFFD4EP     break_setup      -            - -                  -           -                -            - ...       \n\nThe following example reports fail reasons for method size cell of pins without timing information.\n\n% report_fail_reasons -methods size_cell -pins * -disable_timing Pin                 Master       Size Cell ------------------------------------------------------- stack1_reg_5_/Q     DFFD1EP      sequential_cell inst_1__U2/A1       AND2D1EP     - inst_1__U2/A2       AND2D1EP     - inst_1__U2/Z        AND2D1EP     break_max_capacitance ...",
                "chunk_size": 951
            },
            {
                "doc_id": "_xtop_handbook_0261",
                "chunk_id": "_xtop_handbook_0261_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nreport_pin_rank --Report rank value for given pin.\n\nSynopsis\nreport_pin_rank pin [-effort effort_level] [-group]\n\nenum effort in \"low medium high ultra_high extreme_high\"\n\nflag group\n\ncollection pin\n\nArguments\n-effort effort_level Effort level in optimization, default is low. The iteration number will be\n\nreported according to effort level after ranking.\n\n-group If group pins according to interconnection and take pins in proportion for\neach iteration. The reported index will be the pin index in group.\n\npin Pin to report.\n\nDescription\nThis command will return rank value for given pin.\n\nPin will not be reported if no rank type is marked, or pin direction mismatch, or no need to be fixed.\n\nOnly the most recent rank type marked will be reported. If any eco action is committed after rank marked,\na dirty flag will be found in report, indicating the rank data is not reliable. It is suggested to re-mark rank\ntype manually if need to report the value after fix.\n\nExamples\nThe following example shows how to report rank value.\n\n% report_pin_rank stacklevel_reg_1_/Q\nIndex    Iteration    Name                  Rank\n-------------------------------------------------\n1025     1            stacklevel_reg_1_/Q   1.8963e-07\n      \n\nSee Also\nmark_hold_gba_pin_rank mark_setup_gba_pin_rank summarize_pin_rank\n\n375",
                "chunk_size": 291
            },
            {
                "doc_id": "_xtop_handbook_0262",
                "chunk_id": "_xtop_handbook_0262_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nsummarize_buffers --Summarize major properties of buffers or inverters.\n\nSynopsis\nsummarize_buffers buffer_list\n\ncollection buffer_list\n\nArguments\nbuffer_list Buffers to summarize.\n\nDescription\nThis command summarizes major properties of buffers or inverters. It will list the worst typical max and\nmin delay, which scenario the delay belongs to, area, leakage power of them. In case the scenario has a\nvery long name, it will give scenario id. Then find the scenario full name through \"get_scenario -by_id\"\ncommand. Please refer to get_scenario for details. Those cells that not exist in all corners will be skipped.\n\nExamples\nThe following example summarizes the buffers matching given pattern.\n\n% summarize_buffers [get_lib_cells */BUFFD*]\nIndex    Name            Max Delay    Max Sce    Min Delay    Min Sce     Ratio       Area      Leakage\n--------------------------------------------------------------------------------------------------------\n    0    BUFFD0EPLVT        0.0680          2       0.0311          0    2.1850     1.9200      33.4369\n    1    BUFFD24EP          0.0639          2       0.0288          0    2.2165    20.1600      40.2960\n    2    BUFFD3EPLVT        0.0512          2       0.0234          0    2.1837     3.3600     148.2235\n    3    BUFFD6EPHVT        0.0970          2       0.0385          0    2.5176     5.7600       0.5322\n...\n      \n\n376",
                "chunk_size": 421
            },
            {
                "doc_id": "_xtop_handbook_0263",
                "chunk_id": "_xtop_handbook_0263_0001",
                "summary": "",
                "keywords": "",
                "content": "Commands\n\nName\nsummarize_pin_rank --Summarize pins rank type, value, and other status.\n\nSynopsis\nsummarize_pin_rank [pins] [-with_top_n count]\n\nint with_top_n in \"[1,inf)\"\n\ncollection pins\n\nArguments\n-with_top_n count Also report the top n pins.\n\npins Pins to summarize.\n\nDescription\nThis command will print a summary for given pin's rank information, all pins area included if pins is not\nspecified.\n\nWhile -with_top_n is specified, it will display the information of top n pins.\n\nPin will not be reported if no rank type is marked, or pin direction not match, or no need to be fixed.\n\nOnly the most recent rank type marked will be summarized. If any eco action is committed after rank\nmarked, a dirty flag will be found in summary, indicating the rank data is not reliable. It is suggested to\nre-mark rank type manually if need to summarize after fix.\n\nExamples\nThe following example shows how to summarize current pin rank.\n\n% summarize_pin_rank\n### rank summary ###\nRank type: margin   Opt target: leakage\nMin rank: 1.9818   Max rank: 5.8801\nTotal rank pin: 4061\n### rank distribution ###\nRange                                                      Count        %\n--------------------------------------------------------------------------\n1.98 ~ 2.37    ##################......................     1782    43.9%\n2.37 ~ 2.76    ############............................     1199    29.5%\n2.76 ~ 3.15    ##......................................      238     5.9%\n...\n      \n\nSee Also\nmark_hold_gba_pin_rank mark_setup_gba_pin_rank report_pin_rank\n\n377",
                "chunk_size": 373
            },
            {
                "doc_id": "_xtop_handbook_0264",
                "chunk_id": "_xtop_handbook_0264_0001",
                "summary": "Commands\n\nName\nwrite_incremental_sdf --Write incremental sdf file, which cleans all hold violations, and tries to clean setup violations as well.\n\nSynopsis\nint write_incremental_sdf -dir dir_name [-prefix prefix_name] { -hold | { -setup [-reserved_cell_delay_percentage reserved_delay_percentage]}} [-target target_val] [-anno_derate derate_val] [-both_timing_type]\n\nfloat anno_derate in \"[0.5,2]\"\n\nflag both_timing_type\n\nstring dir\n\nflag hold\n\nstring prefix\n\nfloat reserved_cell_delay_percentage in \"[0.2,1]\"\n\nflag setup\n\nfloat target in \"[0,100)\"",
                "keywords": "",
                "content": "Arguments\n-hold Write incremental sdf file for hold violations, file name will append with \"_hold\".\n\n-setup Write incremental sdf file for setup violations, file name will append with \"_setup\".\n\n-dir dir_name Specify the directory to save sdf file, file will be saved for every scenario.\n\n-prefix prefix_name File name prefix, use \"xtop_\" if not specified.\n\n-reserved_cell_delay_percentage Cell arc delay percentage that will be reserved when decreasing cell reserved_delay_percentage delay for setup, if a larger value is set, less slack is to be fixed.\n\nDefault is 0.5.\n\n-target target_val Target of hold or setup slack when writing incremental sdf, unit is ns. Uses 0 if not specified, parameter eco_hold_slack_target and eco_setup_slack_target are not considered. It is suggested to set an extra target for hold in order to be cleaned.\n\nDescription\nThis command will write incremental sdf file. All hold violations can be cleaned, and setup violations will also be tried to fix. The files will be saved to the directory given by -dir for all scenarios, and named begin with -prefix, and scenario names.",
                "chunk_size": 369
            },
            {
                "doc_id": "_xtop_handbook_0264",
                "chunk_id": "_xtop_handbook_0264_0002",
                "summary": "Commands\n\nName\nwrite_incremental_sdf --Write incremental sdf file, which cleans all hold violations, and tries to clean setup violations as well.\n\nSynopsis\nint write_incremental_sdf -dir dir_name [-prefix prefix_name] { -hold | { -setup [-reserved_cell_delay_percentage reserved_delay_percentage]}} [-target target_val] [- anno_derate derate_val] [-both_timing_type]\n\nfloat anno_derate in \"[0.5,2]\"\n\nflag both_timing_type\n\nstring dir\n\nflag hold\n\nstring prefix\n\nfloat reserved_cell_delay_percentage in \"[0.2,1]\"\n\nflag setup\n\nfloat target in \"[0,100)\"",
                "keywords": "",
                "content": "Arguments\n-anno_derate derate_val Derate value for sdf, for adjustment purpose, default 1.0.\n\nDescription\n-anno_derate is an options to adjust incremental delay in sdf file, in most cases, it would be fine to just keep it default value.",
                "chunk_size": 199
            },
            {
                "doc_id": "_xtop_handbook_0264",
                "chunk_id": "_xtop_handbook_0264_0003",
                "summary": "Commands\n\nName\nwrite_incremental_sdf --Write incremental sdf file, which cleans all hold violations, and tries to clean setup violations as well.\n\nSynopsis\nint write_incremental_sdf -dir dir_name [-prefix prefix_name] { -hold | { -setup [-reserved_cell_delay_percentage reserved_delay_percentage]}} [-target target_val] [- anno_derate derate_val] [-both_timing_type]\n\nfloat anno_derate in \"[0.5,2]\"\n\nflag both_timing_type\n\nstring dir\n\nflag hold\n\nstring prefix\n\nfloat reserved_cell_delay_percentage in \"[0.2,1]\"\n\nflag setup\n\nfloat target in \"[0,100)\"",
                "keywords": "",
                "content": "Arguments\n-both_timing_type Affect both sdf_min and sdf_max when write file.\n\nDescription\nBy default, when fix hold, only sdf_min will be affected, when fix setup, only sdf_max will be affected. -both_timing_type can be specified to apply the delay change to both. In this case, XTop will also consider both type, it is suggested to run hold fix in the last step and set a fix target to keep hold clean.",
                "chunk_size": 235
            },
            {
                "doc_id": "_xtop_handbook_0264",
                "chunk_id": "_xtop_handbook_0264_0004",
                "summary": "Commands\n\nName\nwrite_incremental_sdf --Write incremental sdf file, which cleans all hold violations, and tries to clean setup violations as well.\n\nSynopsis\nint write_incremental_sdf -dir dir_name [-prefix prefix_name] { -hold | { -setup [-reserved_cell_delay_percentage reserved_delay_percentage]}} [-target target_val] [- anno_derate derate_val] [-both_timing_type]\n\nfloat anno_derate in \"[0.5,2]\"\n\nflag both_timing_type\n\nstring dir\n\nflag hold\n\nstring prefix\n\nfloat reserved_cell_delay_percentage in \"[0.2,1]\"\n\nflag setup\n\nfloat target in \"[0,100)\"",
                "keywords": "",
                "content": "Description\nWhile fixing, gba data is considered, so not recommended to include pba data, and can save more time. If only write sdf file, and no other fix will be done, -ignore_data_for_sdf can be specified during read_timing_data, so only gba slack will be read, in this case, cell delay is calculated using FO4. At the same time, logical only mode can also be used to save run time and memory usage.\n\nSlack will be annotated after this command executed, so use it carefully with other fix or optimize command.",
                "chunk_size": 258
            },
            {
                "doc_id": "_xtop_handbook_0264",
                "chunk_id": "_xtop_handbook_0264_0005",
                "summary": "Commands\n\nName\nwrite_incremental_sdf --Write incremental sdf file, which cleans all hold violations, and tries to clean setup violations as well.\n\nSynopsis\nint write_incremental_sdf -dir dir_name [-prefix prefix_name] { -hold | { -setup [-reserved_cell_delay_percentage reserved_delay_percentage]}} [-target target_val] [- anno_derate derate_val] [-both_timing_type]\n\nfloat anno_derate in \"[0.5,2]\"\n\nflag both_timing_type\n\nstring dir\n\nflag hold\n\nstring prefix\n\nfloat reserved_cell_delay_percentage in \"[0.2,1]\"\n\nflag setup\n\nfloat target in \"[0,100)\"",
                "keywords": "",
                "content": "Examples\nThe following example write an incremental sdf file for hold, set its fix target.\n\n% write_incremental_sdf -dir dir_to_save -hold -target 0.02       \n\nThe following example write an incremental sdf file for setup, and set prefix.\n\n% write_incremental_sdf -dir dir_to_save -setup \\\n                        -reserved_cell_delay_percentage 0.6 -prefix mysdf_       \n\nThe following example read only global slack file, and write an incremental sdf file for hold and setup.\n% read_timing_data -data_dir sta_data -ignore_data_for_sdf\n% write_incremental_sdf -dir dir_to_save -setup\n% write_incremental_sdf -dir dir_to_save -hold -target 0.03       \n\nSee Also fix_hold_gba_violations fix_setup_gba_violations",
                "chunk_size": 314
            },
            {
                "doc_id": "_xtop_handbook_0265",
                "chunk_id": "_xtop_handbook_0265_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ncell_capacitance_corner --Specify the corner used to calculate capacitance in cell trend analysis.\n\nType\ntype: string\n\nDefault\ndefault = \"\"\n\nDescription\nIn cell trend analysis, some time user want to check cell's different attribute in different corner. This\nparameter specifies the corner to calculate cell's delay and transition. If user want to analyze cell in mixed\ncorners, you MUST specified this parameter and several other parameters: cell_delay_transition_corner\ncell_internal_power_corner cell_leakage_power_corner If anyone of these parameters has not been\nspecified, or anyone of the specified corners is not exist in the same session,cell trend analysis only analyze\ncell's all attributes in same corner.\n\nExamples\nSee Also\n\ncell_delay_transition_corner cell_internal_power_corner cell_leakage_power_corner\n\n381",
                "chunk_size": 169
            },
            {
                "doc_id": "_xtop_handbook_0266",
                "chunk_id": "_xtop_handbook_0266_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ncell_delay_transition_corner --Specify the corner used to calculate delay/transition in cell trend analysis.\n\nType\ntype: string\n\nDefault\ndefault = \"\"\n\nDescription\nIn cell trend analysis, some time user want to check cell's different attribute in different corner. This\nparameter specifies the corner to calculate cell's delay and transition. If user want to analyze cell in mixed\ncorners, you MUST specified this parameter and several other parameters: cell_internal_power_corner\ncell_leakage_power_corner cell_capacitance_corner If anyone of these parameters has not been\nspecified, or anyone of the specified corners is not exist in the same session, cell trend analysis only analyze\ncell's all attributes in same corner.\n\nExamples\nSee Also\n\ncell_internal_power_corner cell_leakage_power_corner cell_capacitance_corner\n\n382",
                "chunk_size": 172
            },
            {
                "doc_id": "_xtop_handbook_0267",
                "chunk_id": "_xtop_handbook_0267_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ncell_internal_power_corner --Specify the corner used to calculate internal power in cell trend analysis.\n\nType\ntype: string\n\nDefault\ndefault = \"\"\n\nDescription\nIn cell trend analysis, some time user want to check cell's different attribute in different corner. This\nparameter specifies the corner to calculate cell's delay and transition. If user want to analyze cell in mixed\ncorners, you MUST specified this parameter and several other parameters: cell_delay_transition_corner\ncell_leakage_power_corner cell_capacitance_corner If anyone of these parameters has not been\nspecified, or anyone of the specified corners is not exist in the same session, cell trend analysis only analyze\ncell's all attributes in same corner.\n\nExamples\nSee Also\n\ncell_delay_transition_corner cell_leakage_power_corner cell_capacitance_corner\n\n383",
                "chunk_size": 171
            },
            {
                "doc_id": "_xtop_handbook_0268",
                "chunk_id": "_xtop_handbook_0268_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ncell_leakage_power_corner --Specify the corner used to calculate leakage power in cell trend analysis.\n\nType\ntype: string\n\nDefault\ndefault = \"\"\n\nDescription\nIn cell trend analysis, some time user want to check cell's different attribute in different corner. This\nparameter specifies the corner to calculate cell's delay and transition. If user want to analyze cell in mixed\ncorners, you MUST specified this parameter and several other parameters: cell_delay_transition_corner\ncell_internal_power_corner cell_capacitance_corner If anyone of these parameters has not been\nspecified, or anyone of the specified corners is not exist in the same session, cell trend analysis only analyze\ncell's all attributes in same corner.\n\nExamples\nSee Also\n\ncell_delay_transition_corner cell_internal_power_corner cell_capacitance_corner\n\n384",
                "chunk_size": 169
            },
            {
                "doc_id": "_xtop_handbook_0269",
                "chunk_id": "_xtop_handbook_0269_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ncell_name_channel_length_keywords --Specify the keywords that represents different channel lengths\nin cell names.\n\nType\ntype: string_list\n\nDefault\ndefault = \"\"\n\nDescription\nThis parameter specifies the keywords that represents different channel lengths in cell names. This is used\nin automatic cell classification in trend analysis.\n\nExamples\nSee Also\n\ncell_name_drive_strength_pattern cell_name_vt_keywords\n\n385",
                "chunk_size": 82
            },
            {
                "doc_id": "_xtop_handbook_0270",
                "chunk_id": "_xtop_handbook_0270_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ncell_name_drive_strength_pattern --Specify the regular expression that can used to capture the number\nwhich represents the drive strength of cells.\n\nType\ntype: string\n\nDefault\ndefault = \"\"\n\nDescription\nThis parameter specifies the regular expression that can used to capture the number which represents the\ndrive strength of cells. This is used in automatic cell classification in trend analysis.\n\nIt needs to ensure that this pattern can match uniquely in the name of cells, and can capture the number\nfor drive strength.\n\nExamples\n\n386",
                "chunk_size": 107
            },
            {
                "doc_id": "_xtop_handbook_0271",
                "chunk_id": "_xtop_handbook_0271_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ncell_name_vt_keywords --Specify the keywords that represents different vt in cell names.\n\nType\ntype: string_list\n\nDefault\ndefault = \"\"\n\nDescription\nThis parameter specifies the keywords that represents different vt in cell names. This is used in automatic\ncell classification in trend analysis.\n\nExamples\nSee Also\n\ncell_name_drive_strength_pattern cell_name_channel_length_keywords\n\n387",
                "chunk_size": 79
            },
            {
                "doc_id": "_xtop_handbook_0272",
                "chunk_id": "_xtop_handbook_0272_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ndecimal_point_tokens --Specify tokens for decimal point.\n\nType\ntype: string_list\n\nDefault\ndefault = \".\"\n\nDescription\nThis parameter specifies the tokens for decimal point. It applies to check the name convention of files,\nor libraries.\n\nFor example, while naming a timing library for voltage 1.25, string 1p25 is often used instead of 1.25. It\nneeds to set this parameter to p to notify the program that the decimal point has been set to p.\n\nIt is an obligated parameter, and cannot set to empty.\n\nExamples\n\n  % set_parameter decimal_point_tokens {p}\n      \n\n388",
                "chunk_size": 135
            },
            {
                "doc_id": "_xtop_handbook_0273",
                "chunk_id": "_xtop_handbook_0273_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ndefin_skip_pg_layers_mode --Control whether to skip pg shapes of def specical nets when\nimport_designs.\n\nType\ntype: enum \"NONE UPPER ALL\"\n\nDefault\ndefault = \"NONE\"\n\nDescription\nThis parameter is used to control whether to skip pg shapes of def specical nets or not, when\nimport_designs. UPPER means that only pg shapes above the first vertical routing layer for power/ground\nstripes, will be skipped.\n\nExamples\n\n% set_parameter defin_skip_pg_layers_mode {UPPER}\n      \n\n389",
                "chunk_size": 114
            },
            {
                "doc_id": "_xtop_handbook_0274",
                "chunk_id": "_xtop_handbook_0274_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ndefin_skip_removable_fillers --Control whether to skip removable fillers when import_designs.\n\nType\ntype: bool\n\nDefault\ndefault = \"false\"\n\nDescription\nThis parameter is used to control whether to skip removable fillers or not, when import_designs. Fillers\nwith placement status FIXED and COVER will not be skipped anyway. Please use this command\nalong with set_removable_fillers, which should be put between commands link_reference_lib and\nimport_designs.\n\nExamples\n\n    % set_parameter defin_skip_removable_fillers true\n    \n\n390",
                "chunk_size": 119
            },
            {
                "doc_id": "_xtop_handbook_0275",
                "chunk_id": "_xtop_handbook_0275_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\nhonor_annotated_dont_touch --Honor the dont touch attribute that read from annotated dont touch files.\n\nType\ntype: bool\n\nDefault\ndefault = \"true\"\n\nDescription\nWhile this parameter is set to true, the eco process will honor the dont touch objects dumped from third\nparty STA tools.\n\nExamples\nThe following example shows how to disregard the dont touch settings in STA data.\n\n% set_parameter honor_annotated_dont_touch false\n      \n\n391",
                "chunk_size": 100
            },
            {
                "doc_id": "_xtop_handbook_0276",
                "chunk_id": "_xtop_handbook_0276_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\nhonor_timing_library_dont_use --Honor the cell attribute dont use in timing library.\n\nType\ntype: bool\n\nDefault\ndefault = \"true\"\n\nDescription\nWhile this parameter is set to true, the eco or optimization process will honor the dont use attribute of cells\ndefined in timing libraries, and filter out them by default.\n\nExamples\nThe following example shows how to disregard the dont use attribute in timing library.\n\n% set_parameter honor_timing_library_dont_use false\n      \n\n392",
                "chunk_size": 104
            },
            {
                "doc_id": "_xtop_handbook_0277",
                "chunk_id": "_xtop_handbook_0277_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\nmax_fanout --Define the allowed maximum fanout for pins.\n\nType\ntype: int \"[4,inf)\"\n\nDefault\ndefault = \"32\"\n\nDescription\nThis parameter defines the allowed maximum fanout for pins. It is used as the default constraint while\nreporting and fixing the fanout violations.\n\nExamples\nThe following example defines the allowed maximum fanout for pins as 64:\n\n% set_parameter max_fanout 64\n      \n\n393",
                "chunk_size": 100
            },
            {
                "doc_id": "_xtop_handbook_0278",
                "chunk_id": "_xtop_handbook_0278_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\nmax_si --Define the allowed maximum delta delay caused by SI, the unit is ns.\n\nType\ntype: float \"(0,inf)\"\n\nDefault\ndefault = \"0.01\"\n\nDescription\nThis parameter defines the allowed maximum delta delay caused by SI for load pins. In XTop, if the delta\ndelay exceeds max_si, will be treated as SI violation.\n\nExamples\nThe following example sets max_si 0.02ns.\n\n% set_parameter max_si 0.02\n      \n\n394",
                "chunk_size": 109
            },
            {
                "doc_id": "_xtop_handbook_0279",
                "chunk_id": "_xtop_handbook_0279_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\nmax_thread_number --Specify the maximum thread number can be used.\n\nType\ntype: int \"[1,100]\"\n\nDefault\ndefault = \"8\"\n\nDescription\nThis parameter specifies the number of threads can be used for current program. While this parameter is\ngreater than 1, the program will try to run in parallel for those tasks like importing designs, loading timing\nlibraries, timing data, timing report and so on.\n\nExamples\nThe following example sets the max_thread_number as 8.\n\n% set max_thread_number 8\n      \n\n395",
                "chunk_size": 118
            },
            {
                "doc_id": "_xtop_handbook_0280",
                "chunk_id": "_xtop_handbook_0280_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\nmax_wire_length --Define the allowed max wire length for nets, the unit is micrometer.\n\nType\ntype: int \"[10,inf)\"\n\nDefault\ndefault = \"1000\"\n\nDescription\nThis parameter defines the allowed maximum wire length for nets, the unit is micrometer. It is used as the\ndefault constraint while reporting and fixing wire length violations.\n\nExamples\nThe following example defines the allowed maximum wire length for nets as 800 um:\n\n% set_parameter max_wire_length 800\n      \n\n396",
                "chunk_size": 114
            },
            {
                "doc_id": "_xtop_handbook_0281",
                "chunk_id": "_xtop_handbook_0281_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_arbitrary_average_points --Specify points(coordinates) in table for arbitrary_average method.\n\nType\ntype: point_list\n\nDefault\ndefault = \"(0,0)\"\n\nDescription\nThis parameter specifies a list of points for arbitrary_average method.\n\nFor a 2-D table with size (M, N), its x-axis index range is [0, M-1], y-axis index range is [0, N-1]. Point\n(x, y) with x in range [0, M-1], and y in range [0, N-1] is valid point in table.\n\nFor a 1-D table, y-axis is ignored. Valid points are points with x in range [0, M-1].\n\nTables with more than 3-D are skipped.\n\nExamples\n\n% set_parameter tmlib_table_sample_method {arbitrary_average}  \n% set_parameter tmlib_arbitrary_average_points {(1,1) (3,3) (5,5)}\n      \n\nSee Also\ntmlib_table_sample_method\n\n397",
                "chunk_size": 216
            },
            {
                "doc_id": "_xtop_handbook_0282",
                "chunk_id": "_xtop_handbook_0282_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_arc_evaluation_principle --Specify the principle to calculate arc delay, transition, and internal\npower from working conditions.\n\nType\ntype: enum \"min max average\"\n\nDefault\ndefault = \"average\"\n\nDescription\nThis parameter specifies the principle to calculate arc delay, transition, and internal power from working\nconditions. An arc may contain a lot of working conditions. This parameter can be set to extract the min,\nmax, or average value of all conditions as requested.\n\nExamples\n\n% set_parameter tmlib_arc_evaluation_principle {max}      \n      \n\nSee Also\ntmlib_cell_evaluation_principle tmlib_edge_evaluation_principle\n\n398",
                "chunk_size": 136
            },
            {
                "doc_id": "_xtop_handbook_0283",
                "chunk_id": "_xtop_handbook_0283_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_area_min_reference --Specify the minimum reference for comparing area.\n\nType\ntype: float \"[0,inf)\"\n\nDefault\ndefault = \".0\"\n\nDescription\nThis parameter is used to specify the minimum reference for comparing area. Command compare_tmlib\nwill compare cell area using this parameter.\n\nExamples\nSee Also\n\ncompare_tmlib\n\n399",
                "chunk_size": 77
            },
            {
                "doc_id": "_xtop_handbook_0284",
                "chunk_id": "_xtop_handbook_0284_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_cell_evaluation_principle --Specify the principle to calculate delay, transition, and internal/leakage\npower of cell.\n\nType\ntype: enum \"min max average\"\n\nDefault\ndefault = \"average\"\n\nDescription\nThis parameter specifies the principle to calculate delay, transition, and internal/leakage power of cell. A\ncell may contain several arcs, it can be set to the min, max, or average value of all arcs as requested. For\nleakage power which is not defined on arc but on cell level, this parameter can also be used to extract the\nrequested value from different working conditions.\n\nExamples\n\n% set_parameter tmlib_cell_evaluation_principle {max}    \n    \n\nSee Also\ntmlib_arc_evaluation_principle tmlib_edge_evaluation_principle\n\n400",
                "chunk_size": 169
            },
            {
                "doc_id": "_xtop_handbook_0285",
                "chunk_id": "_xtop_handbook_0285_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_clock_transition --Specify the clock transition for evaluation of cells with clock pins, the unit is ns.\n\nType\ntype: float \"[0,inf)\"\n\nDefault\ndefault = \"0.01\"\n\nDescription\nThis parameter specifies the clock transition for evaluation of cells with clock pins.\n\nExamples\nSee Also\n\ntmlib_table_sample_method\n\n401",
                "chunk_size": 76
            },
            {
                "doc_id": "_xtop_handbook_0286",
                "chunk_id": "_xtop_handbook_0286_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_constraint_calculate_method --Specify the method to calculate a cell constraint.\n\nType\ntype: enum \"setup_only hold_only setup_hold_both setup_hold_window\"\n\nDefault\ndefault = \"setup_hold_both\"\n\nDescription\nThis parameter specifies the method to calculate a cell's constraint. XTop provides four typical sample\nmethods.\n\n--setup_only. Only the rise/fall constraint in setup_rising/falling will be calculated.\n\n--hold_only. Only the rise/fall constraint in hold_rising/falling will be calculated.\n\n--setup_hold_both. All the rise/fall constraint in setup/hold rising/falling will be calculated.\n\n--setup_hold_window. Rise constraint in setup/hold rising/falling will be summed up based on\ncondition; Fall constraint in setup/hold_rising/falling will be summed up based on condition.\nThe calculated values will be selected based on the tmlib_edge_evaluation_principle and the\ntmlib_arc_evaluation_principle and the tmlib_cell_evaluation_principle.\n\nExamples\n\n% set_parameter tmlib_constraint_calculate_method {setup_only}      \n      \n\nSee Also\ntmlib_arc_evaluation_principle tmlib_edge_evaluation_principle\ntmlib_cell_evaluation_principle\n\n402",
                "chunk_size": 252
            },
            {
                "doc_id": "_xtop_handbook_0287",
                "chunk_id": "_xtop_handbook_0287_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_edge_evaluation_principle --Specify the principle to calculate delay, transition, and internal power\nfrom rising and falling edges.\n\nType\ntype: enum \"min max average\"\n\nDefault\ndefault = \"average\"\n\nDescription\nThis parameter specifies the principle to calculate edge delay, transition, and internal power from rising\nand falling edges of a certain arc and condition. It can be set to extract the min, max or average value of\nrising and falling as requested.\n\nExamples\n\n% set_parameter tmlib_edge_evaluation_principle {max}      \n      \n\nSee Also\ntmlib_cell_evaluation_principle tmlib_arc_evaluation_principle\n\n403",
                "chunk_size": 135
            },
            {
                "doc_id": "_xtop_handbook_0288",
                "chunk_id": "_xtop_handbook_0288_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_fanout_factor --Specify a fanout load factor for fon sample method.\n\nType\ntype: int \"[1,9999]\"\n\nDefault\ndefault = \"4\"\n\nDescription\nThis parameter specifies a fanout load factor for fon sample method.\n\nExamples\nSee Also\n\ntmlib_table_sample_method\n\n404",
                "chunk_size": 72
            },
            {
                "doc_id": "_xtop_handbook_0289",
                "chunk_id": "_xtop_handbook_0289_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_fanout_load --Specify the fanout load for fixed sample method, unit is pF.\n\nType\ntype: float \"[0,inf)\"\n\nDefault\ndefault = \"0.0\"\n\nDescription\nThis parameter specifies the fanout load for fixed sample method. The unit for capacitance is pF.\n\nExamples\nSee Also\n\ntmlib_table_sample_method\n\n405",
                "chunk_size": 82
            },
            {
                "doc_id": "_xtop_handbook_0290",
                "chunk_id": "_xtop_handbook_0290_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_input_transition --Specify the input transition for fixed sample method, unit is ns.\n\nType\ntype: float \"[0,inf)\"\n\nDefault\ndefault = \"0.01\"\n\nDescription\nThis parameter specifies the input transition for fixed sample method. The unit for this parameter is ns.\n\nExamples\nSee Also\n\ntmlib_table_sample_method\n\n406",
                "chunk_size": 77
            },
            {
                "doc_id": "_xtop_handbook_0291",
                "chunk_id": "_xtop_handbook_0291_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_internal_power_min_reference --Specify the minimum reference for comparing internal power.\n\nType\ntype: float \"[0,inf)\"\n\nDefault\ndefault = \".0\"\n\nDescription\nThis parameter is used to specify the minimum reference for comparing internal power. Command\ncompare_tmlib will compare internal power using this parameter. The unit is 'pJ'.\n\nExamples\nSee Also\n\ncompare_tmlib\n\n407",
                "chunk_size": 87
            },
            {
                "doc_id": "_xtop_handbook_0292",
                "chunk_id": "_xtop_handbook_0292_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_latch_timing_arc_definition --Specify the behavior of latch, works as a combinational or sequential\ncell, default is sequential.\n\nType\ntype: enum \"combinational sequential\"\n\nDefault\ndefault = \"sequential\"\n\nDescription\nThis parameter specifies behavior of latch, works as a combinational or sequential cell, default is set as\nsequential.\n\nOnce it is set as sequential, the rule to evaluate the delay is same as that of flip flop. For detail, please\nrefer to tmlib_sequential_delay_definition. Otherwise the cell is treated as combinational, and only the\narc from data to output is considered.\n\nExamples\n\n  % set_parameter tmlib_latch_timing_arc_definition {combinational}\n      \n\nSee Also\ntmlib_sequential_delay_definition tmlib_arc_evaluation_principle\n\n408",
                "chunk_size": 172
            },
            {
                "doc_id": "_xtop_handbook_0293",
                "chunk_id": "_xtop_handbook_0293_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_leakage_power_min_reference --Specify the minimum reference for comparing leakage power.\n\nType\ntype: float \"[0,inf)\"\n\nDefault\ndefault = \".0\"\n\nDescription\nThis parameter is used to specify the minimum reference for comparing leakage power. Command\ncompare_tmlib will compare leakage power using this parameter. The unit is 'pW'.\n\nExamples\nSee Also\n\ncompare_tmlib\n\n409",
                "chunk_size": 89
            },
            {
                "doc_id": "_xtop_handbook_0294",
                "chunk_id": "_xtop_handbook_0294_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_memory_cell_delay_arc --Specify the method to evaluate memory cell's delay.\n\nType\ntype: enum \"read_arc write_arc clock_cycle\"\n\nDefault\ndefault = \"clock_cycle\"\n\nDescription\nThe parameter specifies the method to evaluate memory cell's delay.\n\nUsually, there are three types of delay for memory: read/write/cycle. For rom memory which is read-only,\nthere is no write delay. The tool provides three methods for users to evaluate memory delay:\n\n--read_arc: the read arc delay is divided into two phases: the first phase is the setup time of address pin\nto its related clock pin; the second phase is the delay from clock pin to outpin pin. The summation of\ntwo phases is the read delay.\n\n--write_arc: the write arc delay is defined as setup/hold window of the address pins and data input pins.\nFor rom memory has no write arc, its write delay is always 0.0.\n\n--clock_cycles: the clock cycle is defined on the clock pin. It can be defined by minimum_period, or by\nattribute min_period. When duplicate cycle info is defined in library, the data will be taken with above\norder.\n\nExamples\n\n      % set_parameter tmlib_memory_cell_delay_arc {read_arc}\n      \n\nSee Also\ntmlib_memory_cell_evaluation_unit\n\n410",
                "chunk_size": 276
            },
            {
                "doc_id": "_xtop_handbook_0295",
                "chunk_id": "_xtop_handbook_0295_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_memory_cell_evaluation_unit --Specify the evaluation unit for memory cell's area, leakage power\nand internal power.\n\nType\ntype: enum \"cell word byte bit\"\n\nDefault\ndefault = \"cell\"\n\nDescription\nThis parameter specifies the evaluation unit for memory cell. It is applied in the evaluation of memory's\narea,leakage power and internal power.\n\nIn the timing library, data of area and leakage power are measured for the whole cell. Besides the concept\nof cell, users might evaluate memory with concepts of word, byte, bit, such as area of cell, area of each\nword, area of each byte, area of each bit. The valid evaluation_unit includes:\n\n--cell\n\n--word\n\n--byte\n\n--bit\n\nFor example, a memory with address_width 7, word_width 64, represents 1 cell, 128 words, 128*64/8\nbytes, 128*64 bits. The evaluation is based on the value looked up from the timing library and the number\nof evaluation_unit.\n\nInternal power on standard cell is defined on output pins and some input pins. It describes the internal\npower when the output or input pin switches. For memory library, besides the internal power on bit level,\nall relevant internal power at each switching are usually aggregated to clock pin, which means, the internal\npower defined on clock pin describes the whole cell's internal power. Therefore, only the internal power\ngroups on clock pin are token into evaluation. Since the switching happens at one word each time, one\nword's internal power equals to the whole cell's internal power.\n\nExamples\n      \n      % set_parameter tmlib_memory_cell_evaluation_unit {word}\n      \n\nSee Also\ntmlib_memory_cell_delay_arc\n\n411",
                "chunk_size": 371
            },
            {
                "doc_id": "_xtop_handbook_0296",
                "chunk_id": "_xtop_handbook_0296_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_rect_average_rect --Specify the sub-table rectangle for rect_average method.\n\nType\ntype: rect\n\nDefault\ndefault = \"((0,0) (8,8))\"\n\nDescription\nThis parameter specifies the sub-table rectangle for rect_average method. The parameter can be defined\nby :\n\n--((x1, y1) (x2, y2)): specifies left-top and right-bottom of the rectangle.\n\n--(x1, y1, width, height): specifies left-top and width/height of the rectangle. With this format, (right,\nbottom) = (left+width-1, top+height-1).\n\nFor a 2-D table with size (M, N), its x-axis index range is [0, M-1], y-axis index range is [0, N-1]. The\naverage points are overlaps between rectangles ((0,0) (M-1, N-1)) and ((x1, y1) (x2, y2)). For example,\noriginal table is 7x7, user rectangle is ((1,1) (3,3)), then the average points are {(1,1), (1,2), (1,3), (2,1),\n(2,2), (2,3), (3,1), (3,2), (3,3)}.\n\nFor a 1-D table, y* is ignored. The average points are overlaps between (0, M-1) and (x1, x2). For example,\noriginal table is 7x1, user rectangle is ((1,1) (3,3)), then the average points are {(1,0), (2,0), (3,0)}.\n\nTables with more than 3-D are skipped.\n\nExamples\n\n% set_parameter tmlib_table_sample_method {rect_average}  \n% set_parameter tmlib_rect_average_rect {((1, 1) (4, 4))}  // format 1\n% set_parameter tmlib_rect_average_rect {(1, 1, 4, 4)}     // format 2\n      \n\nSee Also\ntmlib_table_sample_method\n\n412",
                "chunk_size": 458
            },
            {
                "doc_id": "_xtop_handbook_0297",
                "chunk_id": "_xtop_handbook_0297_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_sequential_delay_definition --Specify the delay calculation method for sequential arcs.\n\nType\ntype: enum \"data_delay constraint_window average_data_delay clock_delay\"\n\nDefault\ndefault = \"data_delay\"\n\nDescription\nThis parameter specifies the delay calculation method for sequential arcs.\n\nGenerally speaking, the sequential arcs from clock pin to data output are usually taken as delay arc, such\nas ck->q; the sequential arcs from clock pin to data input are usually taken as constraint arc, such as ck-\n>d. In timing evaluation, especially the delay evaluation, the sequential arc is considered as a combination\nof delay arc and constraint arc to represent the cell characteristics on data propagation.\n\nHow to do the combination? First, find the delay arc on the sequential cell; Second, find the constraint arc\nrelated to the clock pins on previous delay arc; Third, append the data input of the constraint arc to the\ncorresponding delay arc. So now, the arc with both constraint and delay info is generated.\n\nWith this parameter, the delay of the generated arc is calculated:\n\n--data_delay : the minimal delay that is needed for data to output pin. It is defined as the sum of setup\nconstraint and the delay from clock pin to output pin.\n\n--constraint_window : the minimal delay that a data input should keep steady. It is defined as the sum of\nsetup constraint and the corresponding hold constraint.\n\n--average_dat_delay : It is defined as the average of data_delay and constraint_window.\n\n--clock_delay : It is defined as only delay from CK to Q, not considered the constraint infos.\n\nCurrently the delay arc include the arcs with timing_type attribute in timing group as :\n\n--rising_edge\n\n--falling_edge\n\nThe constraint arc include the arcs with timing_type attribute in timing groups as :\n\n--setup_rising\n\n--setup_falling\n\n--hold_rising\n\n--hold_falling\n\nExamples\n\n    % set_parameter tmlib_sequential_delay_definition {constraint_window}\n    \n\nSee Also\ntmlib_latch_timing_arc_definition\n\n414",
                "chunk_size": 416
            },
            {
                "doc_id": "_xtop_handbook_0298",
                "chunk_id": "_xtop_handbook_0298_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_show_singular_for_cell_trend --Control whether show singular group in cell trend result GUI\nwindow.\n\nType\ntype: bool\n\nDefault\ndefault = \"true\"\n\nDescription\nThis parameter is used to control whether show singular group in cell trend result window or not. The\ngroup in which all cells can't match a keyword is called singular group. If this parameter is false, cell trend\nresult window won't list it on the tree. Default value is true.\n\nExamples\n\n    % set_parameter tmlib_show_singular_for_cell_trend false\n    \n\n415",
                "chunk_size": 120
            },
            {
                "doc_id": "_xtop_handbook_0299",
                "chunk_id": "_xtop_handbook_0299_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_table_center_offset --Specify a table center offset for center sample method.\n\nType\ntype: point\n\nDefault\ndefault = \"(0, 0)\"\n\nDescription\nThis parameter specifies a table center offset for center method. It is adjusted to ensure that the desired\npoint in table is feched. If the point after offset exceeds the boundary, the boundary point closest to that\npoint is taken.\n\nExamples\nSee Also\n\ntmlib_table_sample_method\n\n416",
                "chunk_size": 99
            },
            {
                "doc_id": "_xtop_handbook_0300",
                "chunk_id": "_xtop_handbook_0300_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_table_excision_depth --Specify table excision depth for average sample method.\n\nType\ntype: int \"[0,inf)\"\n\nDefault\ndefault = \"0\"\n\nDescription\nThis parameter specifies the excision depth for average sample method. It is adjusted automatically to\nensure that at least one point is fetched.\n\nExamples\nSee Also\n\ntmlib_table_sample_method\n\n417",
                "chunk_size": 81
            },
            {
                "doc_id": "_xtop_handbook_0301",
                "chunk_id": "_xtop_handbook_0301_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_table_sample_method --Specify the sample method to get a value representing a table or vector.\n\nType\ntype: enum \"fon fixed table_center table_average rect_average arbitrary_average\"\n\nDefault\ndefault = \"table_center\"\n\nDescription\nThis parameter specifies the sample method to get a value representing a table or a vector. While analyzing\na timing library, it needs to get typical characteristics, like delay, transition, power of a cell. And it is often\nto look-up in a 2D table, and needs to assume a working environment for it, such as an input transition,\nand a fanout load. It provides four typical sample methods.\n\n--fon. A cell drives 'n' copies of itself recursively. Theoretically, it will reach a stable state soon, and this\nis used as the working environment. The special 'n' can be configured by tmlib_fanout_factor.\n\n--fixed. Users need to specify a fixed input transition and a fixed fanout load by tmlib_input_transition\nand tmlib_fanout_load.\n\n--table_center. The value on the center of the table will be used. While any dimension is not even number,\nand the center contains more than one number, the average of them is used.The center point of table can\nbe offset by specify a center offset value through tmlib_table_center_offset.\n\n--table_average. The average value of all the points in table is used. The marginal points can be cut off\nby specify a excision depth through tmlib_table_excision_depth.\n\n--rect_average. The average value of all the overlapped points between a rectangle and the original table.\nThe rectangle is specified through tmlib_rect_average_rect.\n\n--arbitrary_average. The average value of all user specified points through\ntmlib_arbitrary_average_points. The points are arbitrary and not required to satisfy any shape\nrequirement.\n\nFor cells with clock pins, it also needs to specify a typical transition for the clock through\ntmlib_clock_transition. And this is applicable for all the above four methods.\n\nExamples\n\n% set_parameter tmlib_table_sample_method {fixed}\n% set_parameter tmlib_input_transition {0.01}\n% set_parameter tmlib_clock_transition {0.008}\n% set_parameter tmlib_fanout_load {100}\n\n% set_parameter tmlib_table_sample_method {fon}\n% set_parameter tmlib_fanout_factor {5}\n% set_parameter tmlib_clock_transition {0.008}\n\n% set_parameter tmlib_table_sample_method {table_average}\n% set_parameter tmlib_table_excision_depth {2}\n\n% set_parameter tmlib_table_sample_method {table_center}\n% set_parameter tmlib_table_center_offset {(1,2)}\n\n% set_parameter tmlib_table_sample_method {rect_average}\n% set_parameter tmlib_rect_average_rect {((1, 1) (4, 4))}\n\n% set_parameter tmlib_table_sample_method {arbitrary_average}  \n% set_parameter tmlib_arbitrary_average_points {(1,1) (3,3) (5,5)}\n      \n\n419",
                "chunk_size": 659
            },
            {
                "doc_id": "_xtop_handbook_0302",
                "chunk_id": "_xtop_handbook_0302_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_timing_capacitance_min_reference --Specify the minimum reference for comparing timing\ncapacitance.\n\nType\ntype: float \"[0,inf)\"\n\nDefault\ndefault = \".0\"\n\nDescription\nThis parameter is used to specify the minimum reference for comparing timing capacitance. Command\ncompare_tmlib will compare capacitance using this parameter. The unit is 'pf'.\n\nExamples\nSee Also\n\ncompare_tmlib\n\n420",
                "chunk_size": 94
            },
            {
                "doc_id": "_xtop_handbook_0303",
                "chunk_id": "_xtop_handbook_0303_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_timing_delay_min_reference --Specify the minimum reference for comparing timing delay.\n\nType\ntype: float \"[0,inf)\"\n\nDefault\ndefault = \".0\"\n\nDescription\nThis parameter is used to specify the minimum reference for comparing timing delay. Command\ncompare_tmlib will compare delay using this parameter. The unit is 'ns'.\n\nExamples\nSee Also\n\ncompare_tmlib\n\n421",
                "chunk_size": 85
            },
            {
                "doc_id": "_xtop_handbook_0304",
                "chunk_id": "_xtop_handbook_0304_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\ntmlib_timing_transition_min_reference --Specify the minimum reference for comparing timing\ntransition.\n\nType\ntype: float \"[0,inf)\"\n\nDefault\ndefault = \".0\"\n\nDescription\nThis parameter is used to specify the minimum reference for comparing timing transition. Command\ncompare_tmlib will compare transition using this parameter. The unit is 'ns'.\n\nExamples\nSee Also\n\ncompare_tmlib\n\n422",
                "chunk_size": 86
            },
            {
                "doc_id": "_xtop_handbook_0305",
                "chunk_id": "_xtop_handbook_0305_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\nunreasonable_negative_slack --Define an unreasonable negative slack value in ns that should be ignored\nin optimization.\n\nType\ntype: float \"(-inf,0)\"\n\nDefault\ndefault = \"-1000\"\n\nDescription\nThis parameter defines an unreasonable negative value that all the setup and hold slack less than it should\nbe ignored. The unit of this value is ns.\n\nWhile the design is not all ready, and part of the constraint are temporary, there will be some large\nviolations reported from STA tools. This parameter is used to skip those unreasonable pins and paths\nduring optimization.\n\nExamples\nThe following example sets unreasonable_negative_slack as -3ns.\n\n% set_parameter unreasonable_negative_slack {-3}\n      \n\n423",
                "chunk_size": 152
            },
            {
                "doc_id": "_xtop_handbook_0306",
                "chunk_id": "_xtop_handbook_0306_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\nplacement_legalization_mode --Specify whether to use placement legalization mode.\n\nType\ntype: bool\n\nDefault\ndefault = \"true\"\n\nDescription\nThis parameter specifies whether to use placement legalization mode. While it is off, the changed cells\nand the newly inserted cells will be placed just at the original and specified locations. Otherwise, it will try\nto search legal places for these cells within the legalization distance, and squeeze other cells if possible.\n\nThis parameter has no effect for logical only mode and postmask eco.\n\nExamples\nThe following example shows how to disable the on_legal mode.\n\n% set_parameter placement_legalization_mode false\n      \n\n424",
                "chunk_size": 133
            },
            {
                "doc_id": "_xtop_handbook_0307",
                "chunk_id": "_xtop_handbook_0307_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\nplacement_legalization_obligated --Placement legalization is obligated or not.\n\nType\ntype: bool\n\nDefault\ndefault = \"false\"\n\nDescription\nBy default, parameter placement_legalization_obligated is set to false, and if the legalization failed, it will go on the action, and place these cells at the original or specified places. It needs extra efforts later to find legal places for these cells. While parameter placement_legalization_mode is set to true, it will try to legalize the sized, moved, or inserted cells in manual eco.\nIf you do not want commit an eco action while it failed to place it legally, just set parameter placement_legalization_obligated to true, it will report an error and do nothing.\n\nFor those actions that moves, sizes or inserts multiples cells, it will fail and do nothing if it fails to place anyone of them legally.",
                "chunk_size": 173
            },
            {
                "doc_id": "_xtop_handbook_0308",
                "chunk_id": "_xtop_handbook_0308_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_allow_optimize_heavy_fanout_net --Allow auto optimization for heavy fanout net.\n\nType\ntype: bool\n\nDefault\ndefault = \"false\"\n\nDescription\nBy default, heavy fanout net is not allowed to be touched during auto optimization. When this parameter\nis set true, it is allowed to do eco actions on such net. But user should be sure that timing is not an issue.\n\nThis parameter is only effective for DRC fix for now.\n\nExamples\nThe following example shows how to enable the parameter:\n\n% set_parameter eco_allow_optimize_heavy_fanout_net true\n      \n\n426",
                "chunk_size": 130
            },
            {
                "doc_id": "_xtop_handbook_0309",
                "chunk_id": "_xtop_handbook_0309_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_auto_setup_extra_derate --Allow auto set setup_extra_derate and pocvm_logic_depth_scale_factor.\n\nType\ntype: bool\n\nDefault\ndefault = \"false\"\n\nDescription\nWhen it is set to true, for hold fix, when the process is 5nm/7nm and voltage of corresponding corner\nis less than 0.7v, set_setup_extra_derate will be automatically set to 1.05. If pocv enabled, when the process\nis 5nm/7nm and there is one corner voltage less than 0.7v, pocvm_logic_depth_scale_factor will be\nautomatically set to 0.5.\n\nWhen it is set to true, for leakage optimization, set_setup_extra_derate will be automatically set to 1.02.\n\nPlease note, when those two parameters are manually set by user, the automatic setting will be invalid.\n\nExamples\nThe following example shows how to set the parameter:\n\n% set_parameter eco_auto_setup_extra_derate false\n      \n\n427",
                "chunk_size": 215
            },
            {
                "doc_id": "_xtop_handbook_0310",
                "chunk_id": "_xtop_handbook_0310_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_buffer_group --A macro buffer group for buffers with different types.\n\nType\ntype: string_list\n\nDefault\ndefault = \"\"\n\nDescription\nThis parameter defines a macro buffer group for buffers with different types. The foundry will provides\ntwo major types of buffers: normal buffer and delay buffer. And commonly they are defined with different\nfootprint in libraries. If you want to swap buffers between normal and delay buffers, it needs to define\nsuch a buffer group. While any member is defined in buffer group, the whole buffer group that classified\nby eco_cell_match_attribute will also be added to this group.\n\nThe buffer names can be specified with wildcard, any cells matched the specified wildcard will be added\nto this group. It will affect the result of report_matched_cells and report_cell_classification.\n\nExamples\nThe following example classifies normal buffers and delay buffers into one group.\n\n% set_parameter eco_buffer_group {BUFFD* DELD*}\n      \n\nSee Also\nreport_matched_cells report_cell_classification\n\n428",
                "chunk_size": 208
            },
            {
                "doc_id": "_xtop_handbook_0311",
                "chunk_id": "_xtop_handbook_0311_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_buffer_list_for_hold --Buffers used to fix hold violations in eco.\n\nType\ntype: string_list\n\nDefault\ndefault = \"\"\n\nDescription\nThis parameter specifies the buffers used to fix hold violations in eco. While the buffers is not specified\nin fix hold violation command, it will take this parameter as the default.\n\nExamples\nThe following example shows how to set the parameter:\n\n% set_parameter eco_buffer_list_for_hold {BUFX1TH DELD0BTH DELD2BTH}\n      \n\nSee Also\neco_buffer_list_for_setup\n\n429",
                "chunk_size": 117
            },
            {
                "doc_id": "_xtop_handbook_0312",
                "chunk_id": "_xtop_handbook_0312_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_buffer_list_for_setup --Buffers used to fix setup violations in eco.\n\nType\ntype: string_list\n\nDefault\ndefault = \"\"\n\nDescription\nThis parameter specifies the buffers used to fix setup violations in eco. While the buffers is not specified\nin fix setup violation command, it will take this parameter as the default.\n\nExamples\nThe following example shows how to set the parameter:\n\n% set_parameter eco_buffer_list_for_setup {BUFX4TH INVX1TH INVX8TH}\n      \n\nSee Also\neco_buffer_list_for_hold\n\n430",
                "chunk_size": 115
            },
            {
                "doc_id": "_xtop_handbook_0313",
                "chunk_id": "_xtop_handbook_0313_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_buffer_wire_length_adjustment --Adjustment method for buffer wire length setting.\n\nType\ntype: enum \"ratio incremental\"\n\nDefault\ndefault = \"ratio\"\n\nDescription\nThis parameter specifies the method for how to set new inserted buffer's wire length in auto eco. By default,\ntool uses ideal wire length ratio according to buffer position. It is suggested to use incremental method if\nmany detour nets found in design, avoid getting an over pessimism result.\n\nExamples\nThe following example shows how to set the parameter:\n\n% set_parameter eco_buffer_wire_length_adjustment incremental\n      \n\n431",
                "chunk_size": 123
            },
            {
                "doc_id": "_xtop_handbook_0314",
                "chunk_id": "_xtop_handbook_0314_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_build_logic_depth --Enable build logic depth for eco action.\n\nType\ntype: bool\n\nDefault\ndefault = \"true\"\n\nDescription\nBy default, logic depth will be built if AOCV/POCV or LVF library included, before any eco action is\ncommitted. If it is disabled, a default logic depth will be considered for auto eco in timing calculation,\nand skipped for manual eco.\n\nExamples\nThe following example shows how to set the parameter:\n\n% set_parameter eco_build_logic_depth false\n      \n\n432",
                "chunk_size": 111
            },
            {
                "doc_id": "_xtop_handbook_0315",
                "chunk_id": "_xtop_handbook_0315_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_capacitance_slack_margin --Capacitance slack margin while fixing hold, setup, transition,\ncapacitance violations, with unit pF.\n\nType\ntype: float\n\nDefault\ndefault = \"0\"\n\nDescription\nThis parameter defines the margin of capacitance while fixing hold, setup, capacitance and capacitance\nviolations. The unit is pF.\n\nExamples\nThe following example over-constraints the capacitance by 0.005pF:\n\n% set_parameter eco_capacitance_slack_margin 0.005\n% fix_setup_path_violations\n      \n\n433",
                "chunk_size": 133
            },
            {
                "doc_id": "_xtop_handbook_0316",
                "chunk_id": "_xtop_handbook_0316_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_capacitance_slack_target --Capacitance slack target while fixing capacitance violations, with unit\npF.\n\nType\ntype: float\n\nDefault\ndefault = \"0\"\n\nDescription\nThis parameter defines the target of capacitance while fixing capacitance violations. The unit is pF.\n\nExamples\nThe following example over-fixes the capacitance violations to 0.1pF:\n\n% set_parameter eco_capacitance_slack_target 0.1\n% fix_capacitance_violations\n      \n\n434",
                "chunk_size": 116
            },
            {
                "doc_id": "_xtop_handbook_0317",
                "chunk_id": "_xtop_handbook_0317_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_cell_classify_rule --Rule to classify library cells.\n\nType\ntype: enum \"cell_attribute nominal_keywords nominal_regex\"\n\nDefault\ndefault = \"cell_attribute\"\n\nDescription\nThis parameter specifies the rule used to classify library cells. There are three rules: cell_attribute,\nnominal_keywords, and nominal_regex.\n\nCell attribute is a typical attribute defined in timing library, and is decided by parameter\neco_cell_match_attribute. Cells with the same attribute will be classified into one group.\n\nWhile nominal_keywords or nominal_regex is specified, parameter eco_cell_nominal_swap_keywords\nand eco_cell_nominal_sizing_pattern will be used to classify library cells respectively.\n\nExamples\nThe following example sets the eco_cell_classify_rule to cell_attribute \"user_function_class\".\n\n% set_parameter eco_cell_classify_rule cell_attribute\n% set_parameter eco_cell_match_attribute user_function_class\n      \n\nThis example sets the eco_cell_classify_rule to nominal_keywords.\n\n% set_parameter eco_cell_classify_rule nominal_keywords\n% set_parameter eco_cell_nominal_swap_keywords \\\n                {\"ULVT\" \"LVT\" \"\" \"HVT\"}\n      \n\nThe following example sets the eco_cell_classify_rule to nominal_regex.\n\n% set_parameter eco_cell_classify_rule nominal_regex\n% set_parameter eco_cell_nominal_sizing_pattern {X([0-9]+)TH}\n      \n\nSee Also\neco_cell_match_attribute eco_cell_nominal_swap_keywords eco_cell_nominal_sizing_pattern\n\n435",
                "chunk_size": 296
            },
            {
                "doc_id": "_xtop_handbook_0318",
                "chunk_id": "_xtop_handbook_0318_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_cell_match_attribute --Cell attribute used to classify cells for sizing.\n\nType\ntype: enum \"footprint user_function_class pin_function\"\n\nDefault\ndefault = \"footprint\"\n\nDescription\nThis parameter specifies cell attribute used to classify cells for sizing while eco_cell_classify_rule is set\nto cell_attribute. The cells can be classified by cell_footprint, user_function_class, or pin functions which\nare defined in timing library of the reference corner.\n\nExamples\nThis example sets the parameter value to pin_function.\n\n% set_parameter eco_cell_match_attribute pin_function\n      \n\nSee Also\neco_cell_classify_rule\n\n436",
                "chunk_size": 130
            },
            {
                "doc_id": "_xtop_handbook_0319",
                "chunk_id": "_xtop_handbook_0319_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_cell_nominal_sizing_pattern --Nominal pattern for sizing cells.\n\nType\ntype: string\n\nDefault\ndefault = \"\"\n\nDescription\nThis parameter defines the nominal pattern for sizing cells. Generally, there perhaps be a lot of candidates\nwhile sizing cells by matching footprint. This parameter provides a strict way to just size cells by extract\nthe number that represents the area of cell in names.\n\nIt needs to ensure that the given pattern is a valid regular expression, and can capture the number uniquely\nin names. For example: \"X([0-9]+)TH\" to catch number of area for the naming style like \"AND2X2TH\",\n\"BUFX24TH\".\n\nExamples\nThis example shows how to give a valid regular expression pattern to catch the cell.\n\n% set_parameter eco_cell_nominal_sizing_pattern {X([0-9]+)TH}\n      \n\n437",
                "chunk_size": 186
            },
            {
                "doc_id": "_xtop_handbook_0320",
                "chunk_id": "_xtop_handbook_0320_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_cell_nominal_swap_keywords --Nominal keywords for swapping cells.\n\nType\ntype: string_list\n\nDefault\ndefault = \"\"\n\nDescription\nThis parameter defines the nominal keywords for swapping cells. Commonly, the foundry offers cells with\ndifferent vt or channel lengths for lower power designs. These cells can be distinguished by the keywords\nin cell names. The keywords should be given in descending order of leakage power.\n\nThe keywords can be defined in multiple dimensions with a separator \"@\". For example: \"lvt@n30\nnvt@n40 hvt@n40\".\n\nExamples\nThis example shows how to define the nominal keywords for swapping cells.\n\n% set_parameter eco_cell_nominal_swap_keywords \"LVT NVT HVT\"\n      \n\n438",
                "chunk_size": 160
            },
            {
                "doc_id": "_xtop_handbook_0321",
                "chunk_id": "_xtop_handbook_0321_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_copy_mib_timing_data --Copy timing data from one MIB pin or net to others.\n\nType\ntype: bool\n\nDefault\ndefault = \"false\"\n\nDescription\nIn turbo mode, some MIB pin do not have timing violation, so there will be no transition or cap data, and\nthe MIB pins can not be fixed due to no annotated data.\n\nWhen this parameter is set true, XTop copies transition of pin and cap of net from first annotated MIB\npin to other unannotated MIB pins.\n\nThis parameter should be set before read_timing_data to be effective.\n\nExamples\nThe following example shows how to set the parameter:\n\n% set_parameter eco_copy_mib_timing_data true\n      \n\n439",
                "chunk_size": 152
            },
            {
                "doc_id": "_xtop_handbook_0322",
                "chunk_id": "_xtop_handbook_0322_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_driver_setup_slack_deterioration --The setup slack threshold of driver that allowed to break in hold\noptimization process, with unit ns.\n\nType\ntype: float \"[0,inf)\"\n\nDefault\ndefault = \"0.002\"\n\nDescription\nThis parameter defines the setup slack threshold of driver that allowed to break in hold time optimization\nprocess. The unit of this parameter is ns. After a buffer inserted on a sink of net, sometimes the total\ncapacitance will increase a little, and the setup time of the driver stage will be broken if it is originally\ncritical. For most cases, a slight deterioration should be allowed to avoid dead lock and improve the\nefficiency of hold fix.\n\nNotice that deterioration value is only the part of slack variation after it becomes negative.\n\nExamples\n\n440",
                "chunk_size": 172
            },
            {
                "doc_id": "_xtop_handbook_0323",
                "chunk_id": "_xtop_handbook_0323_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_dummy_cell_list_for_hold --Dummy cells used to fix small hold violations in eco.\n\nType\ntype: string_list\n\nDefault\ndefault = \"\"\n\nDescription\nThis parameter specifies the dummy cells used to fix small hold violations in eco. Notice that dummy cells\ncan only be buffer or inverter, and this parameter must be set if user wants to use dummy cell to fix hold.\n\nExamples\nThe following example shows how to set the parameter:\n\n% set_parameter eco_dummy_cell_list_for_hold {BUFX4TH DELD0BTH}\n      \n\nSee Also\nfix_hold_gba_violations fix_hold_path_violations\n\n441",
                "chunk_size": 134
            },
            {
                "doc_id": "_xtop_handbook_0324",
                "chunk_id": "_xtop_handbook_0324_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_ga_auto_refill --Allow auto refill GA fillers for post mask eco.\n\nType\ntype: bool\n\nDefault\ndefault = \"true\"\n\nDescription\nBy default, GA fillers will be auto refilled after post mask eco. When this parameter is set false, the refilling\nwill be skipped. User should add GA fillers by themselves after all the eco actions.\n\nThis parameter is only effective for post mask eco flow.\n\nExamples\nThe following example shows how to disable the parameter:\n\n% set_parameter eco_ga_auto_refill false\n      \n\n442",
                "chunk_size": 120
            },
            {
                "doc_id": "_xtop_handbook_0325",
                "chunk_id": "_xtop_handbook_0325_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_ga_cell_sizing_rule --Allow more sizing candidates for GA cell in postmask eco.\n\nType\ntype: enum \"partial complete\"\n\nDefault\ndefault = \"partial\"\n\nDescription\nBy default, sizing from GA cell to non-GA cell, or non-GA cell to GA cell is not allowed in postmask eco.\nTool provide this parameter to allow the behavior. It should be used very carefully.\n\nExamples\nThe following example shows how to set the parameter:\n\n% set_parameter eco_ga_cell_sizing_rule complete\n      \n\n443",
                "chunk_size": 115
            },
            {
                "doc_id": "_xtop_handbook_0326",
                "chunk_id": "_xtop_handbook_0326_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_ga_filler_list --Gate array fillers used in post mask eco.\n\nType\ntype: string_list\n\nDefault\ndefault = \"\"\n\nDescription\nThis parameter specifies the gate array fillers used to insert buffer or size cell in post mask eco. These gate\narray fillers must have gate array site or match gate array name patterns. And gate array filler1 cell MUST\nbe included in this list to guarantee the refilling. Also, Multi-height gate array fillers are supported.\n\nExamples\nThe following example shows how to set the parameter:\n\n% set_parameter eco_ga_filler_list {GFILL1 GFILL2 GFILL3 GFILL1_2X GFILL2_2X GFILL3_2X}\n      \n\nSee Also\neco_ga_site\n\n444",
                "chunk_size": 165
            },
            {
                "doc_id": "_xtop_handbook_0327",
                "chunk_id": "_xtop_handbook_0327_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_ga_name_patterns --Name patterns used by gate array cells.\n\nType\ntype: string_list\n\nDefault\ndefault = \"\"\n\nDescription\nThis parameter specifies the name patterns for gate array cells. Cell names which match these patterns will\nbe recognized as gate array cells. IMPORTANT NOTE: If eco_ga_site is also set, use eco_ga_site as the matter of priority.\n\nExamples\nThe following example shows how to set the parameter:\n\n        % set_parameter eco_ga_name_patterns {GAFILL* GACAP* GABUF*}\n      \n\nSee Also\neco_ga_site\n\n445",
                "chunk_size": 128
            },
            {
                "doc_id": "_xtop_handbook_0328",
                "chunk_id": "_xtop_handbook_0328_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_ga_site --Placement sites used by gate array cells.\n\nType\ntype: string_list\n\nDefault\ndefault = \"\"\n\nDescription\nThis parameter specifies the placement sites for gate array cells. Cells which use these sites will be\nrecognized as gate array cells. While sizing gate array cell in eco, it must be sized to reference cell which\nhas the same site. IMPORTANT NOTE: If eco_ga_name_patterns is also set, use eco_ga_site as the matter of priority.\n\nExamples\nThe following example shows how to set the parameter:\n\n        % set_parameter eco_ga_site {gacore}\n      \n\nSee Also\neco_ga_filler_list\n\n446",
                "chunk_size": 141
            },
            {
                "doc_id": "_xtop_handbook_0329",
                "chunk_id": "_xtop_handbook_0329_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_gain_threshold --The acceptable minimum gain when fix hold/setup/transition, the unit is ns.\n\nType\ntype: float \"[0,inf)\"\n\nDefault\ndefault = \"0.001\"\n\nDescription\nThis parameter controls the minimum gain when fix setup/hold/transition. Note any fix by split_net method\nwill ignore this parameter.\n\nOnly solution which on-path gain >= eco_gain_threshold on refSce will be accepted.\n\nThe refSce is the worst non-skipped scenario when fix timing. In general, user set this parameter only\nwhen fix setup using size_cell or insert_buffer method.\n\nExamples\nThis example sets the eco_gain_threshold parameter is 0.005ns.\n\n% set_parameter eco_gain_threshold 0.005\n% fix_setup_path_violations\n      \n\n447",
                "chunk_size": 171
            },
            {
                "doc_id": "_xtop_handbook_0330",
                "chunk_id": "_xtop_handbook_0330_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_handle_unparallel_mib_pin --Also process unparallel MIB pins.\n\nType\ntype: bool\n\nDefault\ndefault = \"false\"\n\nDescription\nXTop will skip unparallel MIB pins by default. When this parameter is set true, the tool will also process\nthese pins, and fix their violations.\n\nSolution will be decided when first MIB pin met, if no solution, other MIB pins will not have solution; if\nsolution found, other MIB pins will honor its delay change, and update passively.\n\nTiming may not be accurate for this feature, so use it with risk.\n\nExamples\nThe following example shows how to set the parameter:\n\n% set_parameter eco_handle_unparallel_mib_pin true\n      \n\n448",
                "chunk_size": 155
            },
            {
                "doc_id": "_xtop_handbook_0331",
                "chunk_id": "_xtop_handbook_0331_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_hold_slack_margin --Hold slack margin while fixing setup violations, with unit ns.\n\nType\ntype: float\n\nDefault\ndefault = \"0\"\n\nDescription\nThis parameter defines the margin of hold slack while fixing setup violations. The unit is ns.\n\nExamples\nThe following example sets hold slack margin as 0.5ns while fixing setup violations.\n\n% set_parameter eco_hold_slack_margin 0.5\n      \n\n449",
                "chunk_size": 92
            },
            {
                "doc_id": "_xtop_handbook_0332",
                "chunk_id": "_xtop_handbook_0332_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_hold_slack_target --Hold slack target for fixing hold violations, with unit ns.\n\nType\ntype: float\n\nDefault\ndefault = \"0\"\n\nDescription\nThis parameter defines the target of hold slack while fixing hold violations. The unit is ns.\n\nExamples\nThe following example sets hold slack target as 0.05ns while fixing hold violations.\n\n% set_parameter eco_hold_slack_target 0.05\n      \n\n450",
                "chunk_size": 94
            },
            {
                "doc_id": "_xtop_handbook_0333",
                "chunk_id": "_xtop_handbook_0333_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_max_buffer_chain_length --The maximum buffer chain length inserted at one pin in automatic eco\nflow.\n\nType\ntype: int \"[1,inf)\"\n\nDefault\ndefault = \"8\"\n\nDescription\nThis parameter specifies the maximum buffer chain length, which means the count of buffers, that can\nbe inserted at one pin in automatic eco flow. For example in fixing hold violations, it needs to insert a\nbuffer chain that generated with a specified delay. While the chain length exceeds this limitation, it will\nbe truncated, and a corresponding will be marked for this pin.\n\nExamples\nThe following example sets the max buffer chain lengths for buffer chain insertion. Maximum 5 buffers\ncan be inserted before each pin to fix hold violations.\n\n% set_parameter eco_max_buffer_chain_length 5\n% fix_hold_path_violations -buffer_list \"DLY01X DLY02X DLY04X\"\n      \n\n451",
                "chunk_size": 193
            },
            {
                "doc_id": "_xtop_handbook_0334",
                "chunk_id": "_xtop_handbook_0334_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_new_object_prefix --Prefix for names of newly created cells (including inserted buffer cells) or nets in eco actions.\n\nType\ntype: string\n\nDefault\ndefault = \"xtop\"\n\nDescription\nThis parameter defines the prefix for names of newly created cells (including inserted buffer cells) or nets in eco actions. The newly created cells and nets are named as \"prefix_cell_n\" and \"prefix_net_n\" respectively.\n\nThis prefix must start with an alphabet, and consist only of alphabets, numbers, and _.\n\nExamples\nThe following example sets the prefix as 'xtop' for newly created cells or nets in eco actions.\n\n% set_parameter eco_new_object_prefix {xtop}",
                "chunk_size": 144
            },
            {
                "doc_id": "_xtop_handbook_0335",
                "chunk_id": "_xtop_handbook_0335_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_post_mask_mode --Enable post mask mode for eco actions.\n\nType\ntype: bool\n\nDefault\ndefault = \"false\"\n\nDescription\nWhile this parameter is set to true, buffer insertion and cell sizing will be acting in post mask mode which\nonly contains physical wire modification and avoid any placement adjustment.\n\nExamples\nThe following example shows how to use spare cells to fix timing in post mask mode.\n\n% set_parameter eco_post_mask_mode true\n% set_parameter eco_buffer_list_for_hold  {AN2 OR2 BUF2}\n% set_parameter eco_buffer_list_for_setup {AN2 OR2 BUF2}\n% fix_setup/hold_gba_violations ...\n      \n\nThe following example shows how to use GA cells to fix timing in post mask mode.\n\n% set_parameter eco_post_mask_mode true\n% set_parameter eco_ga_site {GCORE}\n% set_parameter eco_ga_filler_list {GAFILLER1 GAFILLER2}\n% set_parameter eco_buffer_list_for_hold  {GBUFFD1BWP12T GBUFFD3BWP12T}\n% set_parameter eco_buffer_list_for_setup {GBUFFD1BWP12T GBUFFD3BWP12T}\n% fix_setup/hold_gba_violations ...\n      \n\nOr run as following.\n\n% set_parameter eco_post_mask_mode true\n% set_parameter eco_ga_name_patterns {GAFILL* GBUFF*}\n% set_parameter eco_ga_filler_list {GAFILLER1 GAFILLER2}\n% set_parameter eco_buffer_list_for_hold  {GBUFFD1BWP12T GBUFFD3BWP12T}\n% set_parameter eco_buffer_list_for_setup {GBUFFD1BWP12T GBUFFD3BWP12T}\n% fix_setup/hold_gba_violations ...\n      \n\nSee Also\neco_ga_site eco_ga_filler_list\n\n453",
                "chunk_size": 403
            },
            {
                "doc_id": "_xtop_handbook_0336",
                "chunk_id": "_xtop_handbook_0336_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_power_toggle_rate --Set default toggle rate for calculating dynamic power.\n\nType\ntype: float \"[0,1]\"\n\nDefault\ndefault = \"0.1\"\n\nDescription\nDefault cell toggle rate as an reference to calculate dynamic power. The rate represents the number of rise\nand fall transitions during a time period of 1ns.\n\nExamples\nThe following example shows how to set the parameter:\n\n% set_parameter eco_power_toggle_rate 0.15\n      \n\n454",
                "chunk_size": 101
            },
            {
                "doc_id": "_xtop_handbook_0337",
                "chunk_id": "_xtop_handbook_0337_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_relative_transition_slack_margin --Set a percentage value to max transition as transition margin,\nwhile fixing hold, setup, transition and capacitance violations.\n\nType\ntype: float \"[0,0.5]\"\n\nDefault\ndefault = \"0\"\n\nDescription\nThis parameter will allow user to set transition margin when doing auto eco. The value is determined by\nthe percentage of current pin's max transition.\n\nIf parameter eco_transition_slack_margin is also set, actual transition margin will be the sum of both.\n\nExamples\nThe following example shows how to set the parameter, the actual transition margin will be 0.01ns, plus\na 10% max transition of each pin:\n\n% set_parameter eco_transition_slack_margin 0.01\n% set_parameter eco_relative_transition_slack_margin 0.1\n      \n\nSee Also\neco_transition_slack_margin\n\n455",
                "chunk_size": 185
            },
            {
                "doc_id": "_xtop_handbook_0338",
                "chunk_id": "_xtop_handbook_0338_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_remove_inverter_pair --Enable remove inverter pair in remove buffer method.\n\nType\ntype: bool\n\nDefault\ndefault = \"false\"\n\nDescription\nWhile this parameter is set to true, inverter pair will be treated as a buffer and will be considered as\na candidate in the optimization process with remove buffer method. Otherwise, only buffers will be\nconsidered.\n\nExamples\nThe following example shows how to enable inv-pair removal when removing buffers.\n\n% set_parameter eco_remove_inverter_pair true\n      \n\n456",
                "chunk_size": 110
            },
            {
                "doc_id": "_xtop_handbook_0339",
                "chunk_id": "_xtop_handbook_0339_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_setup_margin_source --The setup margin source when fix hold/power/area.\n\nType\ntype: enum \"setup_global_slack setup_path_slack\"\n\nDefault\ndefault = \"setup_global_slack\"\n\nDescription\nThis parameter specifies setup margin source when fix hold/power/area. For setup_global_slack, the tool\nalways uses global setup slack as margin. For setup_path_slack, the tool try use worst setup path slack as\nmargin, if no setup path, then use global setup slack as margin.\n\nFor setup_path_slack, it is recommended to just fix pins on setup paths. You can use get_pins -of_objects\n[get_paths xxx] to get data pins, then fix hold timing using only_pins.\n\nExamples\nThis example sets the parameter value to setup_path_slack.\n\n% set_parameter eco_setup_margin_source setup_path_slack\n      \n\n457",
                "chunk_size": 182
            },
            {
                "doc_id": "_xtop_handbook_0340",
                "chunk_id": "_xtop_handbook_0340_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_setup_slack_margin --Setup slack margin while fixing hold violations, with unit ns.\n\nType\ntype: float\n\nDefault\ndefault = \"0\"\n\nDescription\nThis parameter defines the margin of setup slack while fixing hold violations. The unit is ns.\n\nExamples\nThis example sets the eco_setup_slack_margin parameter is 0.001ns.\n\n% set_parameter eco_setup_slack_margin 0.001\n% fix_hold_path_violations\n      \n\n458",
                "chunk_size": 103
            },
            {
                "doc_id": "_xtop_handbook_0341",
                "chunk_id": "_xtop_handbook_0341_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_setup_slack_target --Setup slack target for fixing setup violations, with unit ns.\n\nType\ntype: float\n\nDefault\ndefault = \"0\"\n\nDescription\nThis parameter defines the target of setup slack while fixing setup violations. The unit is ns.\n\nExamples\nThis example sets the eco_setup_slack_target parameter is 0.001ns.\n\n% set_parameter eco_setup_slack_target 0.001\n% fix_setup_path_violations\n      \n\n459",
                "chunk_size": 103
            },
            {
                "doc_id": "_xtop_handbook_0342",
                "chunk_id": "_xtop_handbook_0342_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_si_critical_net_rank_ratio --What proportion of nets to be marked as si_critical net when fix hold or power.\n\nType\ntype: float \"[0,1]\"\n\nDefault\ndefault = \"0.05\"\n\nDescription\nThis parameter defines the proportion of si_critical nets. XTop will sort nets by worst max_delta_delay, select top worst nets and mark si_critical flag. When fix hold or optimize leakage/dynamic power, XTop will not size the driver of net. Use it when si is already bad before fixing hold or leakage.\n\nOnly works when fix hold or optimize power using size_cell method.\n\nOnly sort the net which has valid max_delta_delay.\n\nDo not mark net without valid max_delay_data, even the ratio is 1.\n\nUse the worst max_delta_delay from all valid setup scenarios.\n\nSort all nets of the design.\n\nWhen ratio is 0, no nets will be marked.\n\nWhen ratio is 1, all nets with valid max_delta_delay will be marked.\n\nDefault ratio is 0.05, please change it based on your design.\n\nExamples\nThe following example shows how to change the ratio.\n\n% set_parameter eco_si_critical_net_rank_ratio 0.1",
                "chunk_size": 233
            },
            {
                "doc_id": "_xtop_handbook_0343",
                "chunk_id": "_xtop_handbook_0343_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_size_between_variant_cells --Allow different types of physical variant cells to be sized with each\nother.\n\nType\ntype: bool\n\nDefault\ndefault = \"false\"\n\nDescription\nBy default, cells of different physical variant types are not allowed to be sized with each other (e.g. from\nBUF_m1shiftl to BUF_m1shiftr), in auto optimization.\n\nSet this parameter to true, to allow sizing among cells of different physical variant types.\n\nExamples\nThe following example shows how to set the parameter:\n\n% set_parameter eco_size_between_variant_cells true\n      \n\n461",
                "chunk_size": 124
            },
            {
                "doc_id": "_xtop_handbook_0344",
                "chunk_id": "_xtop_handbook_0344_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_size_cell_area_change_ratio --When size cell to fix setup, XTop offers this parameter to limit the\narea change in one optimization process.\n\nType\ntype: float \"[1,inf)\"\n\nDefault\ndefault = \"6.0\"\n\nDescription\nWhen size cell to fix setup, sometimes original cell will be sized too large. This parameter can limit the\narea change. If a smaller ratio is set, more area will be saved, but fix result will also be different.\n\nOnly effective for fix setup, or fix timing window for hold, in one iteration run.\n\nExamples\nThe following example shows how to change the ratio.\n\n% set_parameter eco_size_cell_area_change_ratio 3.0\n      \n\n462",
                "chunk_size": 149
            },
            {
                "doc_id": "_xtop_handbook_0345",
                "chunk_id": "_xtop_handbook_0345_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_size_cell_drive_strength_weaken_ratio --When size down, cell drive strength get worse, the value\nis the threshold for selecting candidate cells.\n\nType\ntype: float \"[0.1,1)\"\n\nDefault\ndefault = \"0.4\"\n\nDescription\nWhen size down cell, cell's drive strength decreases, SI or transition evaluation may be inaccurate in some\ncases. This parameter defines a ratio to original cell's drive strength as threshold, to adjust the selection of\ncandidate cells. Cells whose drive strength is weaker than the threshold will be abandoned, while tool will\ncontinue to try other stronger ones as usual. If the ratio is set smaller, more sizing down will be allowed\nin result.\n\nOnly effective for sizing down, in fix hold, or setup, optimize power and optimize design area.\n\nExamples\nThe following example shows how to change the ratio.\n\n% set_parameter eco_size_cell_drive_strength_weaken_ratio 0.3\n      \n\n463",
                "chunk_size": 198
            },
            {
                "doc_id": "_xtop_handbook_0346",
                "chunk_id": "_xtop_handbook_0346_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_skip_unconstrained_cell_rule --Specify the rule to skip optimization for unconstrained cells.\n\nType\ntype: enum \"any all none\"\n\nDefault\ndefault = \"none\"\n\nDescription\nWhen optimize leakage or area, XTop will try to swap cell even it is unconstrained by default. If this\nparameter is set to any, then when any scenario of the cell is unconstrained, it will be skipped. If this\nparameter is set to all, then when all scenarios of the cell are unconstrained, it will be skipped.\n\nSetup slack is checked as constraint.\n\nExamples\nThis example sets the parameter value to all, means if slack for all scenarios are unconstrained, skip\noptimization.\n\n% set_parameter eco_skip_unconstrained_cell_rule all\n      \n\n464",
                "chunk_size": 162
            },
            {
                "doc_id": "_xtop_handbook_0347",
                "chunk_id": "_xtop_handbook_0347_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_timing_window_hold_slack_deterioration --The hold slack threshold that allowed to break in fix\ntiming window, with unit ns.\n\nType\ntype: float \"[0,inf)\"\n\nDefault\ndefault = \"0\"\n\nDescription\nWhen fix timing window use size cell, there will be less solution if no hold timing break is allowed. By\nsetting this parameter, it will allow hold violation if the cell's drive strength is increased, so that there will\nbe more setup margin for downstream.\n\nIf the parameter is set a larger value, more hold violation may be found, and it is not always possible to\nfix all of them.\n\nExamples\nThe following example shows how to set this parameter:\n\n% set_parameter eco_timing_window_hold_slack_deterioration 0.005\n      \n\n465",
                "chunk_size": 170
            },
            {
                "doc_id": "_xtop_handbook_0348",
                "chunk_id": "_xtop_handbook_0348_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_transition_slack_margin --Transition slack margin while fixing hold, setup, transition, capacitance\nviolations, with unit ns.\n\nType\ntype: float\n\nDefault\ndefault = \"0\"\n\nDescription\nThis parameter defines the margin of transition while fixing hold, setup, transition and capacitance\nviolations. The unit is ns.\n\nExamples\nThe following example over-constraints the transition by 0.01ns:\n\n% set_parameter eco_transition_slack_margin 0.01\n% optimize_leakage_power\n      \n\n466",
                "chunk_size": 115
            },
            {
                "doc_id": "_xtop_handbook_0349",
                "chunk_id": "_xtop_handbook_0349_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_transition_slack_target --Transition slack target while fixing transition violations, with unit ns.\n\nType\ntype: float\n\nDefault\ndefault = \"0\"\n\nDescription\nThis parameter defines the target of transition while fixing transition violations. The unit is ns.\n\nExamples\nThe following example over-fixes the transition violations to 0.01ns:\n\n% set_parameter eco_transition_slack_target 0.01\n% fix_transition_violations\n      \n\n467",
                "chunk_size": 98
            },
            {
                "doc_id": "_xtop_handbook_0350",
                "chunk_id": "_xtop_handbook_0350_0001",
                "summary": "",
                "keywords": "",
                "content": "Parameters\n\nName\neco_voltage_setup_extra_derate --Set a few voltage and derate value pairs, which are used to calculate\nan extra setup derate by linear interpolation.\n\nType\ntype: pointf_list\n\nDefault\ndefault = \"\"\n\nDescription\nThis parameter will allow user to add a few voltage and derate pairs, a derate value will be calculated by\nthese pairs using linear interpolation, according to actual voltage value.\n\nWhen command set_setup_extra_derate is also used, extra derate calculated from this parameter will\nhave higher priority if voltage is valid and in bound. Use report_setup_extra_derate to validate.\n\nAt least two pairs of value should be specified.\n\nExamples\nThe following example shows how to set the parameter:\n\n% set_parameter eco_voltage_setup_extra_derate {(0.55, 1.20) (0.65, 1.15) (0.75, 1.05)}\n      \n\n468",
                "chunk_size": 198
            },
            {
                "doc_id": "_xtop_handbook_0351",
                "chunk_id": "_xtop_handbook_0351_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nassigned_net --Current net has assigned nets.\n\nDescription\nCurrent net has assigned nets. For such nets, any ECO action that needs to change the assign relationships\nwill be skipped since there is no way to export such changes with scripts. For splitting net or load, it will\nbe skipped directly. For insert buffer to buffer only one sink or the source, it is also skipped while the\npin to buffer is a port.\n\n470",
                "chunk_size": 95
            },
            {
                "doc_id": "_xtop_handbook_0352",
                "chunk_id": "_xtop_handbook_0352_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nbreak_hold --Break hold while apply current solution.\n\nDescription\nThe hold constraint is broken while fixing setup, optimize leakage or area. Only when the hold slack gets\nworse and becomes negative, the solution will be abandoned and this reason is marked. It can be relaxed\nby specifying a negative hold margin.\n\nSee Also\neco_hold_slack_margin\n\n471",
                "chunk_size": 79
            },
            {
                "doc_id": "_xtop_handbook_0353",
                "chunk_id": "_xtop_handbook_0353_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nbreak_hold_of_driver --Current solution breaks the hold of the driver cell.\n\nDescription\nCurrent solution breaks the hold of the driver cell. While fixing setup, the load of the driver cell perhaps\ngets smaller and hold timing may be broken. It allows to break a slight margin. But if it breaks too much,\nthe solution will be abandoned and this reason is marked.\n\n472",
                "chunk_size": 82
            },
            {
                "doc_id": "_xtop_handbook_0354",
                "chunk_id": "_xtop_handbook_0354_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nbreak_max_capacitance --Current solution breaks the max capacitance constraint.\n\nDescription\nCurrent solution breaks the max capacitance constraint. While fixing timing violations, the capacitance of\ncurrent stage may get bigger due to the change of pin or wire capacitance. If it breaks the max capacitance\nconstraint or the capacitance violation gets worse, current solution will be abandoned and this reason is\nmarked.\n\nSee Also\neco_capacitance_slack_margin\n\n473",
                "chunk_size": 102
            },
            {
                "doc_id": "_xtop_handbook_0355",
                "chunk_id": "_xtop_handbook_0355_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nbreak_max_capacitance_of_driver --It breaks the max capacitance of the driver cell.\n\nDescription\nIt break the max capacitance. While fixing timing violations, the load of the driver cell perhaps gets bigger\nand capacitance constraint may be broken. It allows to break a slight margin. But if it breaks too much,\nthe solution will be abandoned and this reason is marked.\n\n474",
                "chunk_size": 86
            },
            {
                "doc_id": "_xtop_handbook_0356",
                "chunk_id": "_xtop_handbook_0356_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nbreak_max_transition --Current solution breaks the max transition constraint.\n\nDescription\nCurrent solution breaks the max transition constraint. While fixing timing violations, the capacitance of\ncurrent stage may get bigger due to the change of pin or wire capacitance. If it breaks the max transition\nconstraint or the transition violation gets worse, current solution will be abandoned and this reason is\nmarked.\n\nSee Also\neco_transition_slack_margin\n\n475",
                "chunk_size": 92
            },
            {
                "doc_id": "_xtop_handbook_0357",
                "chunk_id": "_xtop_handbook_0357_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nbreak_max_transition_of_driver --It breaks the max transition of the driver cell.\n\nDescription\nIt breaks the max transition. While fixing timing violations, the load of the driver cell perhaps gets bigger\nand transition constraint may be broken. It allows to break a slight margin. But if it breaks too much, the\nsolution will be abandoned and this reason is marked.\n\n476",
                "chunk_size": 81
            },
            {
                "doc_id": "_xtop_handbook_0358",
                "chunk_id": "_xtop_handbook_0358_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nbreak_setup --Break setup while apply current solution.\n\nDescription\nThe setup constraint is broken while fixing hold, optimize leakage or area. Only when the setup slack gets\nworse and becomes negative, the solution will be abandoned and this reason is marked. It can be relaxed\nby specifying a negative setup margin.\n\nSee Also\neco_setup_slack_margin\n\n477",
                "chunk_size": 79
            },
            {
                "doc_id": "_xtop_handbook_0359",
                "chunk_id": "_xtop_handbook_0359_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nbreak_setup_of_driver --Current solution breaks the setup of the driver cell.\n\nDescription\nCurrent solution breaks the setup of the driver cell. While fixing hold, the load of the driver cell perhaps\ngets bigger and setup timing may be broken. It allows to break a slight margin. But if it breaks too much,\nthe solution will be abandoned and this reason is marked.\n\nSee Also\neco_driver_setup_slack_deterioration\n\n478",
                "chunk_size": 95
            },
            {
                "doc_id": "_xtop_handbook_0360",
                "chunk_id": "_xtop_handbook_0360_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nconnected_mib_net --The instances of same net in MIBs are connected together.\n\nDescription\nThe instances of same net in MIBs are connected together. The top net consists of more than one instances\nof the same net. The slack change cannot be evaluated correctly once a change is applied to the net, and\nis skipped.\n\n479",
                "chunk_size": 77
            },
            {
                "doc_id": "_xtop_handbook_0361",
                "chunk_id": "_xtop_handbook_0361_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\ncross_hierarchy_net --Current net cross physical hierarchies.\n\nDescription\nCurrent net cross physical hierarchies. Before version 2021.03, it is not able to split such nets in optimization process. In version 2021.03, manual split net is enhanced to support cross hierarchy net, and in version 2021.09, split net is enhanced to support cross hierarchy in automatic optimization.\n\n480",
                "chunk_size": 99
            },
            {
                "doc_id": "_xtop_handbook_0362",
                "chunk_id": "_xtop_handbook_0362_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\ncross_hierarchy_mib_net --Current net cross physical hierarchies, and connected to MIB pins.\n\nDescription\nCurrent net cross physical hierarchies, and connected to MIB pins. It is not able to split such nets in\noptimization process.\n\n481",
                "chunk_size": 60
            },
            {
                "doc_id": "_xtop_handbook_0363",
                "chunk_id": "_xtop_handbook_0363_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\ncross_multi_tech_design_net --Current net cross multiple tech designs.\n\nDescription\nCurrent net cross multiple tech designs. It is not able to split such nets in optimization process.\n\n482",
                "chunk_size": 43
            },
            {
                "doc_id": "_xtop_handbook_0364",
                "chunk_id": "_xtop_handbook_0364_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nuser_dont_touch_cell --Current cell is marked as dont touch by user.\n\nDescription\nCurrent cell is marked as dont touch. It is not allowed to size this cell. The dont touch status is marked by\nthe command set_dont_touch, set_hier_path_dont_touch.\n\nThe user_dont_touch_cell has higher precedence than data_dont_touch_cell.\n\nSee Also\nset_dont_touch is_dont_touch get_dont_touch_cells\n\n483",
                "chunk_size": 99
            },
            {
                "doc_id": "_xtop_handbook_0365",
                "chunk_id": "_xtop_handbook_0365_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\ndata_dont_touch_cell --Current cell is marked as dont touch by timing data.\n\nDescription\nCurrent cell is marked as dont touch. It is not allowed to size this cell. The dont touch status is marked\nwith the annotated timing data or liberty_cell.\n\nThe user_dont_touch_cell has higher precedence than data_dont_touch_cell.\n\nSee Also\nhonor_annotated_dont_touch\n\n484",
                "chunk_size": 88
            },
            {
                "doc_id": "_xtop_handbook_0366",
                "chunk_id": "_xtop_handbook_0366_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nuser_dont_touch_net --Current net is marked as dont touch by user.\n\nDescription\nThe net is marked as dont touch. And it is not allowed to insert or remove buffers from this net. The dont\ntouch status is marked by the command set_dont_touch, set_hier_path_dont_touch.\n\nThe user_dont_touch_net has higher precedence than data_dont_touch_net.\n\nSee Also\nset_dont_touch is_dont_touch get_dont_touch_nets\n\n485",
                "chunk_size": 105
            },
            {
                "doc_id": "_xtop_handbook_0367",
                "chunk_id": "_xtop_handbook_0367_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\ndata_dont_touch_net --Current net is marked as dont touch by timing data.\n\nDescription\nThe net is marked as dont touch. And it is not allowed to insert or remove buffers from this net. The dont touch status is marked by the annotated timing data.\n\nThe user_dont_touch_net has higher precedence than data_dont_touch_net.\n\nSee Also\nhonor_annotated_dont_touch\n\n486",
                "chunk_size": 90
            },
            {
                "doc_id": "_xtop_handbook_0368",
                "chunk_id": "_xtop_handbook_0368_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\ndont_touch_pin --Current pin is marked as dont touch.\n\nDescription\nThe pin is marked as dont touch, and is skipped in scanning process. The dont touch status is marked with the annotated timing data or the command set_dont_touch.\n\nThe dont_touch_pin has higher precedence than not_only_pin.\n\nSee Also\nset_dont_touch is_dont_touch get_dont_touch_pins\n\n487",
                "chunk_size": 86
            },
            {
                "doc_id": "_xtop_handbook_0369",
                "chunk_id": "_xtop_handbook_0369_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nbreak_minimum_cell_delay --Can not decrease cell delay which will break minimum cell delay.\n\nDescription\nWhen write sdf file for setup, XTop decreases cell delay, but can not break the minimum delay defined\nby reserved_cell_delay_percentage.\n\nSee Also\nbreak_hold\n\n488",
                "chunk_size": 61
            },
            {
                "doc_id": "_xtop_handbook_0370",
                "chunk_id": "_xtop_handbook_0370_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nnot_only_pin --Current pin does not belong to the target when use -only_pins or specify pin list to\noptimize.\n\nDescription\nThe pin does not belong to the target when use -only_pins or specify pin list in fix command.\n\nThe dont_touch_pin has higher precedence than not_only_pin.\n\nSee Also\nset_dont_touch is_dont_touch get_dont_touch_pins\n\n489",
                "chunk_size": 85
            },
            {
                "doc_id": "_xtop_handbook_0371",
                "chunk_id": "_xtop_handbook_0371_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nfail_to_legalize --Failed to place the inserted or sized cell legally.\n\nDescription\nFailed to find a legal place for the inserted or sized cell. It is reported for the following situations.\n\n--There is no place in the legalization range.\n\n--There is no matched row for the cell.\n\n--The route is congest.\n\n--There exists special placement rules for advanced process.\n\nThis is a general reason, in most cases, a more detail reason will be reported in new XTop version as follows:\nlegal_fail_drc --Can not legalize new instance because of drc constraint.\nlegal_fail_density --Can not legalize new instance because of density.\nlegal_fail_congestion --Can not legalize new instance because of congestion.\nlegal_fail_no_space_on_row --Can not legalize new instance because no space on row.\nlegal_fail_no_available_row --Can not legalize new instance because no available row.\n\nYou can debug as follows:\n```\n# 5 Reports & Debugging\nQ4:  如何debug“0 solution committed”因为fail_to_legalize原因？ \nA：1. 在优化过程中无法准确说明合法化范围内每个点的具体错误原因。然而，您可以在优化后使用命令 report_placement_context 来找出这些信息。\n2. 根据不同的情况，选择不同的指令来检查和处理：\n\ta. 如果合法范围内没有足够的空间或者route is congest，例如报错legal_fail_density或legal_fail_congestion，您可以先使用report_placement_constraint 命令看一下：max congestion（通常是0.8-0.9）；max displacement @16nm（通常是 15-20 micros）；max displacement @12nm（通常是 10-15 micros）；max displacement @7nm（通常是10 micros），确认上述参数是否在合理范围内。您还可以尝试通过命令 set_placement_constraint 来扩大合法范围或允许squeeze cells，但作为代价，一致性会变差。\n\tb. 如果没有合适的行，例如报错legal_fail_no_space_on_row或legal_fail_no_available_row，您可能需要检查 LEF 或 DEF 文件是否存在问题。您可以使用check_placement_readiness 命令来确认design 被正常导入，避免缺失 LEF 文件或 DEF 与tech LEF 文件不一致的问题。 \n\tc. 检查design 中是否存在filler 单元，是否没有空地无法插buffer 优化。如果是，可以使用set_removable_fillers {FILL*} 命令。 \n\td. 如果报错legal_fail_drc，可能先进工艺会有特殊的设计规则要求，可以用report_placement_context 命令报告一下，反馈结果给研发分析\n```",
                "chunk_size": 240
            },
            {
                "doc_id": "_xtop_handbook_0372",
                "chunk_id": "_xtop_handbook_0372_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nfeed_through_module --It caused a feed through in module while current buffer or inverter pair is\nremoved.\n\nDescription\nIt caused a feed through in module while current buffer or inverter pair is removed. Such action is skipped\nsince it cannot export such a change with scripts.\n\n491",
                "chunk_size": 64
            },
            {
                "doc_id": "_xtop_handbook_0373",
                "chunk_id": "_xtop_handbook_0373_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nfloating_pin --The pin is floating.\n\nDescription\nThe pin is floating. Commonly, it should be an exception that violation is found on a floating pin. So, it\nis skipped.\n\n492",
                "chunk_size": 47
            },
            {
                "doc_id": "_xtop_handbook_0374",
                "chunk_id": "_xtop_handbook_0374_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nheavy_fanout_net --Current net has a heavy fanout.\n\nDescription\nCurrent net has a heavy fanout. It should be an exception and will be skipped. The fanout upper bound\nis set to 128 in this tool.\n\nCheck parameter eco_allow_optimize_heavy_fanout_net for more information.\n\n493",
                "chunk_size": 75
            },
            {
                "doc_id": "_xtop_handbook_0375",
                "chunk_id": "_xtop_handbook_0375_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nincomplete_net --Current net has only source or sinks, or missing segments between source and sinks.\n\nDescription\nCurrent net has only source or sink pins, or net segments are missing between source and sinks. This is\nan exception and will be skipped.\n\n494",
                "chunk_size": 59
            },
            {
                "doc_id": "_xtop_handbook_0376",
                "chunk_id": "_xtop_handbook_0376_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nincomplete_timing_cell --The timing lib cells are missing in some corners of current cell.\n\nDescription\nThe timing lib cells are missing in some corners of current cell. Such cells will be skipped while sizing\ncells, or being inserted buffer since it is not able to evaluate the delay.\n\n495",
                "chunk_size": 65
            },
            {
                "doc_id": "_xtop_handbook_0377",
                "chunk_id": "_xtop_handbook_0377_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\ninput_port --Current pin is an input port.\n\nDescription\nThe pin is an input port of design. While splitting net, a net driven by a port is skipped.\n\n496",
                "chunk_size": 42
            },
            {
                "doc_id": "_xtop_handbook_0378",
                "chunk_id": "_xtop_handbook_0378_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\ninvalid_power_frequency --The frequency of current pin is not invalid.\n\nDescription\nWhen optimize dynamic power, the frequency is invalid for current pin, so dynamic power can not be\ncalculated correctly.\n\nSee Also\ninvalid_power_voltage\n\n497",
                "chunk_size": 54
            },
            {
                "doc_id": "_xtop_handbook_0379",
                "chunk_id": "_xtop_handbook_0379_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\ninvalid_power_voltage --The voltage of current pin is not invalid.\n\nDescription\nWhen optimize dynamic power, the voltage is invalid for current pin, so dynamic power can not be\ncalculated correctly.\n\nSee Also\ninvalid_power_frequency\n\n498",
                "chunk_size": 54
            },
            {
                "doc_id": "_xtop_handbook_0380",
                "chunk_id": "_xtop_handbook_0380_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\ninvalid_reference_cell --The reference of current cell is not valid.\n\nDescription\nThe reference of current cell is not valid. It needs to check if something is wrong while importing LEF files.\n\n499",
                "chunk_size": 46
            },
            {
                "doc_id": "_xtop_handbook_0381",
                "chunk_id": "_xtop_handbook_0381_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nlarge_area_to_size_up --The candidate cell is too large to size.\n\nDescription\nOriginal cell is not allowed to be sized up to a very large cell, the ratio is controlled by parameter\neco_size_cell_area_change_ratio.\n\n500",
                "chunk_size": 54
            },
            {
                "doc_id": "_xtop_handbook_0382",
                "chunk_id": "_xtop_handbook_0382_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nlarge_input_transition --The input transition is too large.\n\nDescription\nThe input transition is too large. This happens while fix transition violations. The violation is not caused\nby the driver cell or the driven net. It is because of the input transition is too large. For example, it is a\nport and the user specified a large transition on it. Or there exists transition violation on the previous stage\nand it failed to fix it. Such pins are skipped since there is no way to fix the violations by just apply ECO\non the connected nets or cells.\n\n501",
                "chunk_size": 122
            },
            {
                "doc_id": "_xtop_handbook_0383",
                "chunk_id": "_xtop_handbook_0383_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nlegal_fail_drc --Can not legalize new instance because of drc constraint.\n\nDescription\nCan not legalize new instance because of drc constraint.\n\nSee Also\nfail_to_legalize\n\n502",
                "chunk_size": 45
            },
            {
                "doc_id": "_xtop_handbook_0384",
                "chunk_id": "_xtop_handbook_0384_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nlegal_fail_density --Can not legalize new instance because of density.\n\nDescription\nCan not legalize new instance because of density.\n\nSee Also\nfail_to_legalize\n\n503",
                "chunk_size": 40
            },
            {
                "doc_id": "_xtop_handbook_0385",
                "chunk_id": "_xtop_handbook_0385_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nlegal_fail_congestion --Can not legalize new instance because of congestion.\n\nDescription\nCan not legalize new instance because of congestion.\n\nSee Also\nfail_to_legalize\n\n504",
                "chunk_size": 42
            },
            {
                "doc_id": "_xtop_handbook_0386",
                "chunk_id": "_xtop_handbook_0386_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nlegal_fail_no_space_on_row --Can not legalize new instance because no space on row.\n\nDescription\nCan not legalize new instance because no space on row.\n\nSee Also\nfail_to_legalize\n\n505",
                "chunk_size": 47
            },
            {
                "doc_id": "_xtop_handbook_0387",
                "chunk_id": "_xtop_handbook_0387_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nlegal_fail_no_available_row --Can not legalize new instance because no available row.\n\nDescription\nCan not legalize new instance because no available row.\n\nSee Also\nfail_to_legalize\n\n506",
                "chunk_size": 44
            },
            {
                "doc_id": "_xtop_handbook_0388",
                "chunk_id": "_xtop_handbook_0388_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nlegal_fail_unplaced_cell --Can not legalize because unplaced cell for soft legal mode.\n\nDescription\nCan not legalize because unplaced cell for soft legal mode.\n\nSee Also\nfail_to_legalize\n\n507",
                "chunk_size": 48
            },
            {
                "doc_id": "_xtop_handbook_0389",
                "chunk_id": "_xtop_handbook_0389_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nlegal_fail_fixed_cell --Can not create try legal instance for fixed cell.\n\nDescription\nCan not create try legal instance for fixed cell.\n\nSee Also\nfail_to_legalize\n\n508",
                "chunk_size": 43
            },
            {
                "doc_id": "_xtop_handbook_0390",
                "chunk_id": "_xtop_handbook_0390_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nlegal_fail_locked_cell --Can not create try legal instance for locked cell.\n\nDescription\nCan not create try legal instance for locked cell.\n\nSee Also\nfail_to_legalize\n\n509",
                "chunk_size": 43
            },
            {
                "doc_id": "_xtop_handbook_0391",
                "chunk_id": "_xtop_handbook_0391_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nmodule_not_unique --Current object is not unique in module domain.\n\nDescription\nCurrent object is not unique in module domain. It means that one of the ancestor module has been\ninstantiated more than one times in the design. Thus, there is no way to make a change just to current\nobject since any change on current object will be reflected in all instantiations.\n\nCommonly, the netlist will be uniquified before delivering to back-end. Once this reason is reported, please\ncheck if wrong Verilog files are imported.\n\n510",
                "chunk_size": 115
            },
            {
                "doc_id": "_xtop_handbook_0392",
                "chunk_id": "_xtop_handbook_0392_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nmodule_power_domain_conflict --There's conflict of power domain between reference cell and its parent\nmodule.\n\nDescription\nDuring eco process, the power domain of reference cell and its parent module not match, need to verify\npower domain setting.\n\nSee Also\nreport_power_domain\n\n511",
                "chunk_size": 63
            },
            {
                "doc_id": "_xtop_handbook_0393",
                "chunk_id": "_xtop_handbook_0393_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nmulti_driven_net --Current net has multiple drivers.\n\nDescription\nCurrent net has multiple drivers. This is a special structure and is skipped.\n\n512",
                "chunk_size": 36
            },
            {
                "doc_id": "_xtop_handbook_0394",
                "chunk_id": "_xtop_handbook_0394_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\ninout_pin_on_net --Current net has inout pin.\n\nDescription\nCurrent net has inout pin. This is a special structure and is skipped.\n\n513",
                "chunk_size": 37
            },
            {
                "doc_id": "_xtop_handbook_0395",
                "chunk_id": "_xtop_handbook_0395_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nnewly_created_object --Current object is newly created in optimization process.\n\nDescription\nThe object is newly created in the optimization process. It avoids mixed optimization actions applied to\nthe same pin before the whole iteration to keep the consistency of result.\n\n514",
                "chunk_size": 56
            },
            {
                "doc_id": "_xtop_handbook_0396",
                "chunk_id": "_xtop_handbook_0396_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_alternative_cell --No alternative cell found while sizing current cell.\n\nDescription\nNo alternative cell found while sizing current cell. It is reported in following situations.\n\n--The cell does not have alternative cell actually, can be verified by report_matched_cells.\n\n--The attributes of cells or settings are not correct to match cells, can be verified by reporting cell\nclassification.\n\n--Alternative cells are already marked as dont use by user or in liberty file, please refer to\nhonor_timing_library_dont_use.\n\n--Something is wrong with the reference or timing library of all the alternative cells.\n\n--Current cell is the best while optimizing leakage or area, which means alternative cells have worse\nleakage or area defined in liberty file.\n\n--For hold fix, all alternative cells have larger area, while we only accept sizing down here.\n\n--For capacitance fix, all alternative cells have smaller area, while we only accept sizing up here.\n\n--There exists special configuration on cells by command set_specific_lib_cells or\nset_lib_per_instance.\n\n--All alternative cells are not core cell type defined in reference library.\n\n--All alternative cells are not belong to the tech group same as target pin.\n\n515",
                "chunk_size": 245
            },
            {
                "doc_id": "_xtop_handbook_0397",
                "chunk_id": "_xtop_handbook_0397_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_alternative_cell_by_multi_tech --No alternative cell found while sizing current cell, caused by multi\ntech design filter.\n\nDescription\nNo alternative cell found while sizing current cell, XTop will filter out candidate cells that not belong to\nsame design tech as reference cell. Another possible reason is that candidate cells have no lef data.\n\nSee Also\nno_alternative_cell\n\n516",
                "chunk_size": 85
            },
            {
                "doc_id": "_xtop_handbook_0398",
                "chunk_id": "_xtop_handbook_0398_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_available_buffer --No available buffer can be used to insert or split net.\n\nDescription\nNo available buffer can be used to insert or split net. It is often caused by special library settings set by\ncommand set_specific_lib_cells or set_lib_per_instance, or current buffer is not core cell type in\nreference library.\n\nAnother possible reason is max_delay_buffer_length is set, and normal buffer is not available at that time.\n\nSee Also\nset_specific_lib_cells set_lib_per_instance\n\n517",
                "chunk_size": 106
            },
            {
                "doc_id": "_xtop_handbook_0399",
                "chunk_id": "_xtop_handbook_0399_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_available_buffer_by_multi_tech --No available buffer can be used to insert or split net, caused by\nmulti tech design filter.\n\nDescription\nNo available buffer can be used to insert or split net, XTop will filter out buffers that not belong to same\ndesign tech as reference pin.\n\nSee Also\nno_available_buffer\n\n518",
                "chunk_size": 75
            },
            {
                "doc_id": "_xtop_handbook_0400",
                "chunk_id": "_xtop_handbook_0400_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_available_dummy_cell --No available dummy cell can be used to insert.\n\nDescription\nNo available dummy cell can be used to insert.\n\nSee Also\nno_available_buffer\n\n519",
                "chunk_size": 42
            },
            {
                "doc_id": "_xtop_handbook_0401",
                "chunk_id": "_xtop_handbook_0401_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_valid_eco_cell --No valid eco cell can be found due to site def check.\n\nDescription\nCandidate buffer or cell can not pass the site def check to reference cell.\n\nSee Also\nno_available_buffer no_alternative_cell\n\n520",
                "chunk_size": 55
            },
            {
                "doc_id": "_xtop_handbook_0402",
                "chunk_id": "_xtop_handbook_0402_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_glitch_gain --There is no glitch gain for current solution.\n\nDescription\nThere is no glitch gain for current solution.\n\nSee Also\nno_si_gain\n\n521",
                "chunk_size": 40
            },
            {
                "doc_id": "_xtop_handbook_0403",
                "chunk_id": "_xtop_handbook_0403_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_si_gain --There is no SI gain for current solution.\n\nDescription\nThere is no SI gain for current solution, or SI will be worse for some scenarios.\n\n522",
                "chunk_size": 41
            },
            {
                "doc_id": "_xtop_handbook_0404",
                "chunk_id": "_xtop_handbook_0404_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_capacitance_gain --There is no capacitance gain for current solution.\n\nDescription\nThere is no capacitance gain for current solution. The change of wire, SI are also taken into account. And\nfor some special cases, it will be different with intuition.\n\n523",
                "chunk_size": 63
            },
            {
                "doc_id": "_xtop_handbook_0405",
                "chunk_id": "_xtop_handbook_0405_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_capacitance_total_gain --There is no capacitance gain in total for current solution.\n\nDescription\nThere is no capacitance gain in total for current solution. There exists gain for current net or pin, but the\ntransition of the driver perhaps gets worst. A total gain will be calculated to judge if the design can benefit\nfrom current solution as a total.\n\n524",
                "chunk_size": 83
            },
            {
                "doc_id": "_xtop_handbook_0406",
                "chunk_id": "_xtop_handbook_0406_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_hold_gain --There is no hold gain for current solution.\n\nDescription\nThere is no hold gain for current solution. Several stages will be evaluated, the change of wire, SI are also\ntaken into account. And for some special cases, it will be different with intuition.\n\nSee Also\neco_gain_threshold\n\n525",
                "chunk_size": 71
            },
            {
                "doc_id": "_xtop_handbook_0407",
                "chunk_id": "_xtop_handbook_0407_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_fanout_gain --There is no fanout gain for current solution.\n\nDescription\nThere is no fanout gain for current solution. When after inserting buffer tree to split net, the new max\nfanout in the buffer tree is not getting smaller.\n\n526",
                "chunk_size": 60
            },
            {
                "doc_id": "_xtop_handbook_0408",
                "chunk_id": "_xtop_handbook_0408_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_hold_margin --No hold margin at current pin.\n\nDescription\nNo hold margin on current pin. This is reported in fixing setup. Once the hold slack is non-positive of\nany scenario, this reason will be marked and the pin is skipped. It can be relaxed by specifying a negative\nhold margin.\n\nSee Also\neco_hold_slack_margin\n\n527",
                "chunk_size": 79
            },
            {
                "doc_id": "_xtop_handbook_0409",
                "chunk_id": "_xtop_handbook_0409_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_hold_total_gain --There is no hold gain in total for current solution.\n\nDescription\nThere is no hold gain in total for current solution. Sometimes, there exists on path gain, but the hold\nviolations get worse. A total gain on local graph will be calculated to judge if the design can benefit from\ncurrent solution as a total.\n\n528",
                "chunk_size": 78
            },
            {
                "doc_id": "_xtop_handbook_0410",
                "chunk_id": "_xtop_handbook_0410_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_dynamic_power_gain --There is no dynamic power gain for current solution.\n\nDescription\nWhen optimize dynamic power, there's no gain after sizing cell.\n\n529",
                "chunk_size": 38
            },
            {
                "doc_id": "_xtop_handbook_0411",
                "chunk_id": "_xtop_handbook_0411_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_setup_gain --There is no setup gain for current solution.\n\nDescription\nThere is no setup gain for current solution. Several stages will be evaluated, the change of wire, SI are also\ntaken into account. And for some special cases, it will be different with intuition.\n\nSee Also\neco_gain_threshold\n\n530",
                "chunk_size": 71
            },
            {
                "doc_id": "_xtop_handbook_0412",
                "chunk_id": "_xtop_handbook_0412_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_setup_margin --No setup margin at current pin.\n\nDescription\nNo setup margin on current pin. This is reported in fixing hold. Once the setup slack is non-positive of\nany scenario, this reason will be marked and the pin is skipped. It can be relaxed by specifying a negative\nsetup margin.\n\nSee Also\neco_setup_slack_margin\n\n531",
                "chunk_size": 79
            },
            {
                "doc_id": "_xtop_handbook_0413",
                "chunk_id": "_xtop_handbook_0413_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_setup_total_gain --There is no setup gain in total for current solution.\n\nDescription\nThere is no setup gain in total for current solution. Sometimes, there exists on path gain, but the setup\nviolations get worse. A total gain on local graph will be calculated to judge if the design can benefit from\ncurrent solution as a total.\n\n532",
                "chunk_size": 78
            },
            {
                "doc_id": "_xtop_handbook_0414",
                "chunk_id": "_xtop_handbook_0414_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_spare_or_ga_cell_found --There is no available spare or GA cell for postmask eco.\n\nDescription\nIn postmask eco, tool can not find any valid spare cell or GA cell as candidate to fix violations.\n\nSee Also\neco_post_mask_mode\n\n533",
                "chunk_size": 62
            },
            {
                "doc_id": "_xtop_handbook_0415",
                "chunk_id": "_xtop_handbook_0415_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_transition_gain --There is no transition gain for current solution.\n\nDescription\nThere is no transition gain for current solution. The change of wire, SI are also taken into account. And\nfor some special cases, it will be different with intuition.\n\nSee Also\neco_gain_threshold\n\n534",
                "chunk_size": 65
            },
            {
                "doc_id": "_xtop_handbook_0416",
                "chunk_id": "_xtop_handbook_0416_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_transition_total_gain --There is no transition gain in total for current solution.\n\nDescription\nThere is no transition gain in total for current solution. There exists gain for current net or pin, but the\ntransition of the driver perhaps gets worst. A total gain will be calculated to judge if the design can benefit\nfrom current solution as a total.\n\n535",
                "chunk_size": 78
            },
            {
                "doc_id": "_xtop_handbook_0417",
                "chunk_id": "_xtop_handbook_0417_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_physical_pin --The physical instance of pin does not exist.\n\nDescription\nThe physical instance of pin does not exist. This happens while the cell is missing in LEF file, or the pin\nis missing on the LEF cell.\n\n536",
                "chunk_size": 56
            },
            {
                "doc_id": "_xtop_handbook_0418",
                "chunk_id": "_xtop_handbook_0418_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nnot_buffer_chain --There is no buffer chain available at current pin.\n\nDescription\nThere is not buffer chain available at current pin. This reason is marked in removing buffer process while\nthe cell is not a buffer or does not form an inverter pair with the cell after it.\n\n537",
                "chunk_size": 64
            },
            {
                "doc_id": "_xtop_handbook_0419",
                "chunk_id": "_xtop_handbook_0419_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nnot_core_cell --The cell is not a core cell type.\n\nDescription\nThe cell is not a core cell type, not supported for sizing. It may be defined as block or pad.\n\n538",
                "chunk_size": 46
            },
            {
                "doc_id": "_xtop_handbook_0420",
                "chunk_id": "_xtop_handbook_0420_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nnot_parallel_mib --The instances of MIB are not in parallel relationship.\n\nDescription\nThe instances of multiple instantiated block are not in parallel relationship in design. That is to say some\nMIB instances drive instances with the same block. Such MIBs are skipped since the slack change cannot\nbe evaluated correctly.\n\n539",
                "chunk_size": 72
            },
            {
                "doc_id": "_xtop_handbook_0421",
                "chunk_id": "_xtop_handbook_0421_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nplace_not_ready --Placement is not ready at given design.\n\nDescription\nThe placement is not ready to find any legal place at given design. You can use command\ncheck_placement_readiness to check why.\n\nSee Also\ncheck_placement_readiness\n\n540",
                "chunk_size": 57
            },
            {
                "doc_id": "_xtop_handbook_0422",
                "chunk_id": "_xtop_handbook_0422_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nport_net --Current pin is design port, or fanin driver is port.\n\nDescription\nCurrent pin is design port, or fanin driver is port. Port is special, and is skipped in optimization process.\n\n541",
                "chunk_size": 50
            },
            {
                "doc_id": "_xtop_handbook_0423",
                "chunk_id": "_xtop_handbook_0423_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\npower_domain_conflict --There's conflict of power domain between driver and load in eco.\n\nDescription\nDuring eco process, there's power domain conflict between driver pin and load pin, usually caused by\nspecial cell like isolation cell or switch cell.\n\nSee Also\nreport_power_domain\n\n542",
                "chunk_size": 64
            },
            {
                "doc_id": "_xtop_handbook_0424",
                "chunk_id": "_xtop_handbook_0424_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\npower_intent_cell --The cell of pin for eco action is defined as power intent cell in UPF.\n\nDescription\nDuring eco process, found cell is defined as power intent cell in UPF.\n\n543",
                "chunk_size": 47
            },
            {
                "doc_id": "_xtop_handbook_0425",
                "chunk_id": "_xtop_handbook_0425_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nsequential_cell --Current cell is a sequential cell.\n\nDescription\nCurrent cell is a sequential cell. Such cells will be skipped if only data paths are allowed to touch.\n\n544",
                "chunk_size": 41
            },
            {
                "doc_id": "_xtop_handbook_0426",
                "chunk_id": "_xtop_handbook_0426_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nsi_critical_net --Current net has large si, so don't size the driver.\n\nDescription\nWhen fix hold or optimize power, it's not suitable to weaken the net driver if this net has large si, so don't\ndo size action for net driver.\n\nSee Also\neco_si_critical_net_rank_ratio\n\n545",
                "chunk_size": 71
            },
            {
                "doc_id": "_xtop_handbook_0427",
                "chunk_id": "_xtop_handbook_0427_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nspecial_power_domain --The power domain is a special power domain that can not insert buffer.\n\nDescription\nWhen insert buffer or split net, the target power domain to insert is a special power domain, defined in\nUPF, such as always on. So not allow to insert.\n\nSee Also\npower_domain_conflict\n\n546",
                "chunk_size": 72
            },
            {
                "doc_id": "_xtop_handbook_0428",
                "chunk_id": "_xtop_handbook_0428_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\ntoo_far_buffer --Buffer position is too far away from reference pin.\n\nDescription\nWhen fix hold violation by inserting buffer chain, buffer position is too far away from reference pin, it\nshould be skipped.\n\n547",
                "chunk_size": 49
            },
            {
                "doc_id": "_xtop_handbook_0429",
                "chunk_id": "_xtop_handbook_0429_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\ntoo_weak_drive_strength --Candidate cell's drive strength is too weak, compared to original cell.\n\nDescription\nWhen size down cell, drive strength decreases too much compared to original cell, larger than the threshold,\nmay cause inaccurate evaluation result.\n\nFor insert buffer, new buffer's drive strength decreases too much compared to its driver IP cell, may cause\nunreasonable evaluation result.\n\nSee Also\neco_size_cell_drive_strength_weaken_ratio\n\n548",
                "chunk_size": 94
            },
            {
                "doc_id": "_xtop_handbook_0430",
                "chunk_id": "_xtop_handbook_0430_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\ntoo_large_slack --Size cell methods can only fix violation points with small absolute slack.\n\nDescription\nWhen size cell, using absolute threshold and relative threshold to restrict slack.\n\n549",
                "chunk_size": 42
            },
            {
                "doc_id": "_xtop_handbook_0431",
                "chunk_id": "_xtop_handbook_0431_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nunable_fix_by_dummy_cell --Hold slack can not be fixed by adding dummy cell.\n\nDescription\nHold slack can not be fixed by adding a dummy cell, suggest using other methods to fix the violation.\n\n550",
                "chunk_size": 48
            },
            {
                "doc_id": "_xtop_handbook_0432",
                "chunk_id": "_xtop_handbook_0432_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nunconstrained_cell --The cell does not have constraint, can not be optimized.\n\nDescription\nWhen optimize leakage power or design area, if current cell's reference pin is unconstrained, XTop will\nskip optimization. This behavior is determined by parameter eco_skip_unconstrained_cell_rule.\n\nSee Also\neco_skip_unconstrained_cell_rule\n\n551",
                "chunk_size": 77
            },
            {
                "doc_id": "_xtop_handbook_0433",
                "chunk_id": "_xtop_handbook_0433_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nused_as_clock --Current pin is used as clock.\n\nDescription\nCurrent pin is used as clock, or cell input pin is used as clock when sizing, such case is skipped in\noptimization process if only data path is allowed to touch. This status is read from the annotated timing\ndata dumped from third party STA tools.\n\n552",
                "chunk_size": 74
            },
            {
                "doc_id": "_xtop_handbook_0434",
                "chunk_id": "_xtop_handbook_0434_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\noff_path_violated_pin --Current pin's off path pin has setup violation.\n\nDescription\nWhen using sizing down method to optimize setup timing, XTop will only size down off path cells that\ndo not have setup violation.\n\n553",
                "chunk_size": 54
            },
            {
                "doc_id": "_xtop_handbook_0435",
                "chunk_id": "_xtop_handbook_0435_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nwrong_direction_net --Current net has wrong direction logical pin.\n\nDescription\nCurrent net traces some modules, and one or more logical pin's direction is wrong, so tool can't get right\nfanin or fanout result by direction.\n\n554",
                "chunk_size": 55
            },
            {
                "doc_id": "_xtop_handbook_0436",
                "chunk_id": "_xtop_handbook_0436_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nillegal_net_to_split --Current net is illegal to split.\n\nDescription\nDetail route structure of current net is illegal for split net action.\n\n555",
                "chunk_size": 35
            },
            {
                "doc_id": "_xtop_handbook_0437",
                "chunk_id": "_xtop_handbook_0437_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nillegal_length_threshold --Wire length threshold is set too large to split net.\n\nDescription\nWhen split net, minimum wire length threshold is too large, compared to original length, even 1 buffer is\nnot allowed to be inserted. The threshold should be adjusted smaller.\n\n556",
                "chunk_size": 61
            },
            {
                "doc_id": "_xtop_handbook_0438",
                "chunk_id": "_xtop_handbook_0438_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\ndangling_pin_on_net --Current pin's connected net has dangling pin.\n\nDescription\nThe net of current pin has a connection to dangling or unknown pin, usually caused by illegal netlist.\n\n557",
                "chunk_size": 46
            },
            {
                "doc_id": "_xtop_handbook_0439",
                "chunk_id": "_xtop_handbook_0439_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_annotated_data_net --Current net has no annotated data.\n\nDescription\nThe net of current pin has no annotated data, which means there's no wire cap data, or wire cap is too small\non any scenario, so skip auto eco for this pin.\n\n558",
                "chunk_size": 62
            },
            {
                "doc_id": "_xtop_handbook_0440",
                "chunk_id": "_xtop_handbook_0440_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nno_annotated_data_mib_net --Current pin is MIB pin, the net on other block has no annotated data.\n\nDescription\nThe mib net of current pin has no annotated data, which means there's no wire cap data, or wire cap is too\nsmall on any scenario, so skip auto eco for this pin.\n\n559",
                "chunk_size": 76
            },
            {
                "doc_id": "_xtop_handbook_0441",
                "chunk_id": "_xtop_handbook_0441_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nnode_not_on_route --When split net, some special nodes can not insert buffer.\n\nDescription\nWhen doing split net, some special nodes is illegal to insert buffer, like source node, hierarchy boundary\nnode, or steiner point, etc.\n\n560",
                "chunk_size": 57
            },
            {
                "doc_id": "_xtop_handbook_0442",
                "chunk_id": "_xtop_handbook_0442_0001",
                "summary": "",
                "keywords": "",
                "content": "Fail Reasons\n\nName\nnode_drives_multi_module --When split net, some nodes drive pins belong to different logical module.\n\nDescription\nWhen doing split net, some nodes drive pins belong to different logical module, generating atomic eco\ncommands, which will be skipped.",
                "chunk_size": 53
            }
        ]
    },
    {
        "source": "_xtop_faq_v3",
        "amount": 116,
        "chunked": true,
        "knowledge": [
            {
                "doc_id": "_xtop_faq_v3_0001",
                "chunk_id": "_xtop_faq_v3_0001_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ1：create_design_defnition 和define_designs 的区别在哪？ \nA： define_designs 会根据给定的Verilog 和DEF 信息，自动分析design 层次顺\n序关系。但是，文件一定要给全！ \n \n例如： \nxtop> define_designs  -verilogs netlistFileNames  -defs defFileNames \nxtop> import_designs \n \n \ncreate_design_definition，\n一般是在缺失sub design 的DEF 的时候，\n指定module\n层次关系去创建design。对于层次式设计，如果没有提供DEF 文件，用户需\n要按顺序手工“自底向上”创建design。例如： \n \nxtop> create_design_definition-name A -verilogs a.v \nxtop> create_design_definition-name B -verilogs b.v \nxtop> import_designs",
                "chunk_size": 180
            },
            {
                "doc_id": "_xtop_faq_v3_0002",
                "chunk_id": "_xtop_faq_v3_0002_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ2：如何确定导design 的时候，Verilog 和DEF 被成功导入？ \nA： import_designs 之后，\n可以运行report_design_file_status 命令进行检查。\n例如：\n \n \nxtop > report_design_file_status \nDesign : cpu \n  Verilog : succeeded \n/.../tutorial/input_files/design_data/cpu.v.gz \n  DEF : succeeded \n/.../tutorial/input_files/design_data/cpu.def.gz",
                "chunk_size": 97
            },
            {
                "doc_id": "_xtop_faq_v3_0003",
                "chunk_id": "_xtop_faq_v3_0003_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ3：如何如何确定design 所链接的Timing Library 文件是正\n确的？ \nA：link_timing_library 之后，可以运行report_timing_library_file_status 命令进行\n检查各个corner 下的timing lib 文件状态。例如： \nxtop > report_timing_library_file_status \nCorner: fast \n/.../tutorial/input_files/lib/tutoriallvtbc.idb : succeeded \nCorner: slow \n/.../tutorial/input_files/lib/tutoriallvtwc.idb : succeeded",
                "chunk_size": 109
            },
            {
                "doc_id": "_xtop_faq_v3_0004",
                "chunk_id": "_xtop_faq_v3_0004_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ4: 如何确定design 所链接的LEF 文件是正确的？ \nA: link_reference_library 之后，可以运行report_reference_library_file_status 命令\n进行检查作为reference  library 的LEF 文件状态。例如： \nxtop > report_reference_library_file_status \n/.../tutorial/input_files/lef/tutorial.lef : succeeded \n  Warnings : 1 \nWarning(line: 674-734)  : Cumulative Antenna ratios already set with different value.",
                "chunk_size": 114
            },
            {
                "doc_id": "_xtop_faq_v3_0005",
                "chunk_id": "_xtop_faq_v3_0005_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ5: 如果design 的版本与timing 的版本不匹配，还可以继续吗？ \n首先，如果design version 与timing version 不一致，不建议继续下去。 \n \n \n如果后续做了cell sizing 的动作，会影响时序的精度。 \n如果后续做了buffer insertion 的动作，时序传递可能会受影响，也会影响时\n序精度。",
                "chunk_size": 80
            },
            {
                "doc_id": "_xtop_faq_v3_0006",
                "chunk_id": "_xtop_faq_v3_0006_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ6: 多电压域的scenario，如何保证cell link 到合适的库上？ \nA： XTop 默认使用第一套读进去的库link，有几个实现多电压域的link 方\n法： \n1. 基于rail voltage 文件，在dump 数据的时候，加上-dumplVoltageData 写\n出来每个cell 的rail voltage，XTop 读入timing data 后，会根据rail voltage\n寻找对应电压的library 进行link。方法简单，缺点是dump 数据的时间会变\n长。 \n2. 基于set_lib_per_instance 命令进行设置： \nxtop > link_timing_library -corner {…} -search_type min_max  \\ \n {./lib/tutwc.idb   … $libs_special_vol $libs_special_vol2} \nxtop > read_timing_data -data_dir ./sta_data  \nxtop > set_lib_per_instance  -corner slow_instance    $libs_special_vol   \nxtop > set_lib_per_instance  -corner slow_instance2   $libs_special_vol2 \n \n3. 使用set_rail_voltage 的命令，给每个instance 设置rail voltage 电压，替代\n从STA 工具中dump 的 rail voltage 文件",
                "chunk_size": 263
            },
            {
                "doc_id": "_xtop_faq_v3_0007",
                "chunk_id": "_xtop_faq_v3_0007_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ7:  power intent cells 如何定义？用UPF 命令和在.lib 文件都\n可以定义吗？ \nA: 首先，XTop 支持用UPF 命令去设置某些cell 为power intent cell（包括iso, \nlevel shifter, power-switch, repeater, retention cell 等）： \nset_isolation xx -domain PD_X ... \nmap_isolation_cell xx  -domain PD_X  -lib_cells {lib_cell_list}  \nset_level_shifter xx -domain PD_X ... \nmap_level_shifter_cell xx -domain PD_X -lib_cells {lib_cell_list}  \ncreate_power_switch xx -domain PD_X ... \nmap_power_switch xx -domain PD_X -lib_cells {lib_cell_list}  \nset_repeater_cell xx -domain PD_X ... \nmap_repeater_cell xx -domain PD_X -lib_cells {lib_cell_list}  \nset_retention xx -domain PD_X ... \nmap_retention_cell xx -domain PD_X -lib_cells {lib_cell_list}   \nset_isolation xx -domain PD_X ... set_level_shifter yy -domain PD_X  \nuse_interface_cell {xx yy} -strategy xx -domain PD_X -lib_cells {lib_cell_list} \n \n其次，XTop 也从lib 里拿iso/level shifter/always-on 等信息，而且和从UPF\n中拿power intent cell 信息，不分先后，互不影响。 \n \n最后，在timing fix 中： \n- \n如果遇到UPF 设置的power inter cell，会报fail reason：PowerIntentCell \n- \n如果遇到lib 中的iso/level shifter/always-on CELL, always-on/switch \nPIN，会报fail reason：PowerDomainConflict",
                "chunk_size": 377
            },
            {
                "doc_id": "_xtop_faq_v3_0008",
                "chunk_id": "_xtop_faq_v3_0008_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ8： 当一个design中混合使用多种工艺的tech lef文件，怎么办？ \nA： 对于一个design 中混合使用了多种不同工艺tech lef 文件时，需要对不同\ntech lef 文件分别执行link_reference_library 操作，且使用-tech_group 选\n项进行分别定义： \n（如果不给-tech_group 选项，默认定义的tech group 是default） \nxtop > link_reference_library -format lef  -tech_group t40_lef  $t40_lef_files \nxtop > link_reference_library -format lef  -tech_group t65_lef  $t65_lef_files \nxtop > define_designs -verilogs $top_verilog_files -defs $top_def_files \nxtop > set_tech_group -design cpu  t40_lef \nxtop > set_tech_group -design regs t65_lef \nxtop > import_designs \n \n如果在GUI 上操作，注意在右上角的下拉框，可以直接修改tech_group 的名字。 \n\n![在GUI上操作直接修改tech group的名字的示意图](resources/images/_xtop_faq_v3/img_page0012_fig0001.png) \n\n在link_reference_library和define_design之后，import_designs之前，执行set_tech_\ngroup命令来指定哪个设计模块，使用哪个tech_group。 \n还可以用get_tech_group/report_tech_group命令来获取和查看tech group详细信息。 \nxtop > report_tech_group  \nregs : default \ncpu  : t40_lef",
                "chunk_size": 343
            },
            {
                "doc_id": "_xtop_faq_v3_0009",
                "chunk_id": "_xtop_faq_v3_0009_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ9: 如果没有DEF，如何进行logical_only 的ECO？ \nA: 在没有DEF 文件的情况下，也可以尝试logical only 的timing eco。 \n1. 创建workspace 时加上 -logical_only 选项 \nxtop > create_workspace work -logical_only  \n \n2. 导入Design（不读DEF 文件） \n这里需要指定verilog 文件来建design，不读DEF 文件 \nxtop> create_design_definition -name A -verilogs a.v \nxtop> create_design_definition -name B -verilogs b.v \n… \nxtop> import_designs \n \nNote：logical_only 模式下，placement_legalization_mode 参数不起作用。",
                "chunk_size": 149
            },
            {
                "doc_id": "_xtop_faq_v3_0010",
                "chunk_id": "_xtop_faq_v3_0010_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ10： 如果DEF 不全，如何进行Timing ECO？ \nA： 如果DEF 文件不全，例如：top 包含 A B 两个block，其中A 有DEF，B\n没有DEF \n1. 正常创建workspace \nxtop > create_workspace work  \n \n2. 是否做Legal 布局？ \n(1) 如果想做Legal，建议用define_designs流程导入design： \n（→ B 不会被fix， place not ready） \nxtop > define_designs  -verilogs {top.v a.v b.v}   -defs {top.def a.def} \nxtop > import_designs \n \nxtop > set_parameter  placement_legalization_mode  true \nxtop > … eco actions … \n \n设定legal mode 参数为 true，工具会只修有DEF 的模块（top/A） \n(2) 如果不想做Legal，建议用create_design_definition 流程导入design： \n（→ top/A/B 都会fix，且分别出eco 脚本） \nxtop> create_design_definition -name A -verilogs a.v -def  a.def \nxtop> create_design_definition -name B -verilogs b.v \nxtop> create_design_definition -name top -verilogs top.v  -def top.def \nxtop> import_designs \n \nxtop > set_parameter  placement_legalization_mode  false \nxtop > … eco actions … \n \n设定legal mode 参数为false，工具eco 之后不做布局调整（有风险，用\n户需注意） \n-top/A：会把cell 放在单元/pin 的原始版图位置； \n-B：\n22.06 版本之前会把cell 放到 (0,0) 位置，自22.06 版本起 不输出 -\nloc (0, 0) \n3. 如果存在def中缺cell的情况，建议还是请用户重新出def后再跑，如果用户\n强行想进行fix，可使用parameter进行skip： \nxtop > set_placement_constraint -readiness_check_level soft",
                "chunk_size": 450
            },
            {
                "doc_id": "_xtop_faq_v3_0011",
                "chunk_id": "_xtop_faq_v3_0011_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ11：如果design 很大，且有很多MIB module 被复用，这种\n情况下如何减少design setup 的时间？ \nA：如果客户只想对部分MIB 进行eco，建议可以尝试使用命令: \nxtop > import_designs \nxtop > set_instance_to_blackbox \n{top/cpu1 top/cpu2 top/cpu3 top/cpu4}  \nxtop > read_timing_data .... \n \n![设置部分instance为blackbox的示意图](resources/images/_xtop_faq_v3/img_page0014_fig0001.png) \n \nNote:  \n1. 使用此命令设置black box 时，需在import design 之后，read_timing_da\nta/build_timing_graph 之前设置 \n2. 当对一个MIB design 中的sub design 设置blackbox 后，其它MIB 中的\nsub design 也会被设置为black box，如下图所示： \nxtop > import_designs \nxtop > set_instance_to_blackbox \n{top/cpu1/core1}  \nxtop > read_timing_data ....\n\n![设置一个MIB design中的sub design为blackbox，其他MIB中的sub design也会被设置为blackbox的示意图](resources/images/_xtop_faq_v3/img_page0015_fig0001.png)",
                "chunk_size": 286
            },
            {
                "doc_id": "_xtop_faq_v3_0012",
                "chunk_id": "_xtop_faq_v3_0012_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ12：当design 中的工艺和设定的techlef 不匹配有什么命令可\n以检查呢？ \nA： \n当tlef 和design 工艺不匹配时，主要会出现两种情况，可分别通过下面三种\n方式进行定位： \n① site name 仅在tlef 中进行了定义，没有在cell lef 中定义，且tlef 中定\n义的site name 与cell lef 中调用的site name 不一致： \n当出现以上情况时，工具在import design 阶段就会报出site “xxx” in desig\nn “xxx” not found in tech 的error message 进行提示，如下图： \n\n![error message示意图](resources/images/_xtop_faq_v3/img_page0015_fig0002.png) \n\n② site name 仅在tlef 中进行了定义，没有在cell lef 中定义，但此时cell\n lef 中所调用的site name 与tlef 中的一致，但高度不同： \n当出现以上情况时，工具在design setup 阶段不会报出来异常，需在eco 动作前，使用命令check_placement_readiness 进行检查，此时工具会报出\n大量的\"Row and its site are not matched\"相关error，如下图： \n\n![Row and its site are not matched相关error示意图](resources/images/_xtop_faq_v3/img_page0016_fig0001.png) \n\n③ site name 在tlef 和cell lef 中均有定义，仅有tlef 中的layer 与design 中\n不一致： \n当出现以上情况时，工具在design setup 阶段不会报出来异常，需在eco\n动作前，使用命令report_design_file_status 进行检查，此时工具会报出相关\nlayer was not found，可根据此信息反向定位tlef 问题，如下图：\n\n![layer was not found示意图](resources/images/_xtop_faq_v3/img_page0016_fig0002.png)",
                "chunk_size": 448
            },
            {
                "doc_id": "_xtop_faq_v3_0013",
                "chunk_id": "_xtop_faq_v3_0013_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ13：如果12nm design 里面，加入了些9T 的std cell，site 还\n是用的12T，9T std cell 是手动按照位置fix 住的，这种情况怎\n么能让XTop 做优化？ \nA： \n首先XTop 当前是可以自动识别multi site design 的，\n用户只需将tlef 和lef 给\n全，def 中定义好不同row 所调用的site，工具就可以自动识别，且在下一步的\neco legal 阶段也能正确识别和处理不同高度的cell 摆放在对应的row 上. \n如遇上述情况，\n建议首先使用命令，\ncheck_placement_readiness 进行检查，\n提\n前定位site 不全问题，其次如果基于问题中的情况继续ECO，工具只能对12T \ncell 进行legal，且因9T cell 不确定是否在12T 的row 中，故工具在legal 时，可\n能会出现看不到9T cell，而导致overlap 的情况",
                "chunk_size": 225
            },
            {
                "doc_id": "_xtop_faq_v3_0014",
                "chunk_id": "_xtop_faq_v3_0014_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ14：如果一个design 同时给了LEF，DEF，Verilog，这个\ndesign 是会被当成block 还是被当成design？ \nA： \n针对于上述问题中的情况，XTop 会将其识别为一个design，并自动skip 其\nlef 信息，即在一个hierarchy design 中，把一个block 抽成了lef，在导入\n数据时将def，lef，verilog 全部给进来，工具会将这个block 也识别为一个\ndesign，并在这个block 中做eco 动作。",
                "chunk_size": 123
            },
            {
                "doc_id": "_xtop_faq_v3_0015",
                "chunk_id": "_xtop_faq_v3_0015_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ15:  XTop 需要读入spef 文件吗？ \nA: \n不需要，XTop 在ECO 阶段只会计算delta delay，故不需单独读入额外net \nRC 信息，只从STA tool 中dump 相关net 信息即可。",
                "chunk_size": 71
            },
            {
                "doc_id": "_xtop_faq_v3_0016",
                "chunk_id": "_xtop_faq_v3_0016_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ16：Region file 是怎么得到的？什么场景下需要用到？ \nA： \n在低功耗/多电压域设计中，\n设计者通常会在pr tool 内，\n按照power domain\n划分出不同的voltage area，用以约束不同ref voltage lib 下的cell，指导\npr tool 更加合理的摆放cell，这些voltage area 从某种意义上说，类似于一\n种placement blockage。 \n综上，\nXTop 为在physical legal 阶段能够看到这种placement constraint，\n需要从pr tool 中dump 这些voltage area，dump 出的file 即为region file\n也成为pd file，\n具体的，\n用户可使用xtop 安装包内的脚本，\n根据不同的pr tool\n选择合适的tcl 进行dump： \n \nI*C > source <xtop_pack>/utilities/data_preparation/dump_power_domain_from_I*C.tcl \nI*C > write_pd_for_xtop ./pd_data_dir \n \nI*C2 > source <xtop_pack>/utilities/data_preparation/dump_power_domain_from_I*C2.tcl \nI*C2 > write_pd_for_xtop ./pd_data_dir \n \nInn* > source <xtop_pack>/utilities/data_preparation/dump_power_domain_from_Inn*.tcl \nInn* > write_pd_for_xtop ./pd_data_dir",
                "chunk_size": 288
            },
            {
                "doc_id": "_xtop_faq_v3_0017",
                "chunk_id": "_xtop_faq_v3_0017_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ16: 如果已经有upf 文件了，还用导入region file 吗？ \nA: \n大部分应用场景下，用户只需读入region file 即pd file，xtop 就可以正确识别不同的voltage area，但在某些特殊场景下，如一些复杂的rule，一个普通buff 被当作了level shifter，这种rule 可能没有在pd file 种定义，因此xtop 需要解析upf 中的信息，进行识别。 \n综上，pd file 在multi-power domain 设计中必须要读，upf 在大多数情况下可以不读，但还是建议用户给上。",
                "chunk_size": 147
            },
            {
                "doc_id": "_xtop_faq_v3_0018",
                "chunk_id": "_xtop_faq_v3_0018_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ17：如果当前design 只有一个default domain，还需要导入\nregion file 吗？ \nA： \n不需要",
                "chunk_size": 32
            },
            {
                "doc_id": "_xtop_faq_v3_0019",
                "chunk_id": "_xtop_faq_v3_0019_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ18：如果有个block 报Instance is unplaced 的话，xtop 还\n能修其他模块的timing 么？ \nA： \n默认情况下，xtop 不会进行任何的eco action，因当前design 中缺失\ninstance 位置，强行进行eco，可能会在legal 阶段，出现overlap 的情况。 \n若用户依然要进行\ntiming fix ，可尝试通过设置命令\nset_placement_constraint 放开legal 约束： \nXTop > set_placement_constraint -readiness_check_level soft -design A_CORE \n \n通过以上设置，工具即可进行相关的timing eco 但可能会出现cell overlap 的\n问题，请谨慎使用。",
                "chunk_size": 149
            },
            {
                "doc_id": "_xtop_faq_v3_0020",
                "chunk_id": "_xtop_faq_v3_0020_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ19: XTop 需要读入子模块的lib 吗？ \nA: \nXTop 默认支持hierarchy design，通常情况下，不需要再将block 提取为\ntiming lib，只需将对应block 的verilog，def，lef 文件导入即可。",
                "chunk_size": 66
            },
            {
                "doc_id": "_xtop_faq_v3_0021",
                "chunk_id": "_xtop_faq_v3_0021_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ20:XTop 里抓到的path 是否指的是report_pba_paths_for_ic\nexplorer 这个cmd 提取的所有path？也即是可用来选择path\n进行各种fix 的集合？ \nA: \n通常情况下使用get_paths 命令拿到的path 集合与report_pba_paths_for\n_icexplorer dump 出的path 集合在数量上是一致的，且此时进行path violat\nion 给进来的path 数量也是一致的，但有以下2 种情况，会出现mismatch: \n1. 如果在read_timing_data/read_timing_path 阶段，工具提示了有部分\npath 被drop 掉了，那么此时会出现get_paths 数量与report_pba_pat\nhs_for_icexplorer 时的数量对不上的情况 \n2. 如果report_pba_paths_for_icexplorer 阶段，在dump timing path\n时，写出的path slack 既有负值又有正值，则在fix 阶段，不添加tar\nget 的情况下，工具不会对这些slack 为正值的path 进行fix，因此实\n际进行timing fix 的path 数量也与get_paths 所拿到的数量不一致",
                "chunk_size": 269
            },
            {
                "doc_id": "_xtop_faq_v3_0022",
                "chunk_id": "_xtop_faq_v3_0022_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ21: 导入hierarchy design 时，sub block 的def 给了，lef\n也需要吗？ \nA： \n不需要将sub block 提取为一个lef，再导入xtop 中，只需提供构成sub \nblock 的相关cell lef 即可。",
                "chunk_size": 67
            },
            {
                "doc_id": "_xtop_faq_v3_0023",
                "chunk_id": "_xtop_faq_v3_0023_0001",
                "summary": "",
                "keywords": "",
                "content": "# 1 Import Design\nQ22: design 的原点不是0 0,比如是0 -18.24，这种对xtop\n有影响吗？ \nA: \n没有影响，只要def 中的坐标是按照{0 -18.24}出的,xtop 就能够正常读进\n来，location 显示也是正确的，如下图：\n\n![定义design location的代码示意图](resources/images/_xtop_faq_v3/img_page0020_fig0001.png)\n\n![design原点不是零点情况下的location显示示意图](resources/images/_xtop_faq_v3/img_page0020_fig0002.png)",
                "chunk_size": 151
            },
            {
                "doc_id": "_xtop_faq_v3_0024",
                "chunk_id": "_xtop_faq_v3_0024_0001",
                "summary": "",
                "keywords": "",
                "content": "# 2 MMMC和Timing Data\nQ1：XTop 需要从STA 工具中的哪些时序信息？ \nA： 为了进行时序分析和优化，需要知道Design 在各个scenario 条件下的时序\n信息。\n用户可以在STA 工具中source 提供的脚本，\n以导出相应的各类timing \ndata 文件。 \n \n例如： \n \n%  ls sta_data \nfunc_fast_data_dont_touch_objects.txt.gz   \n# don’t touch objects \nfunc_fast_data_ilm_objects.txt.gz            # interface logic objects \nfunc_fast_data_pin_timing.txt.gz             # pin transition timing \nfunc_fast_data_timing_derates.txt.gz         # timing derate \nfunc_fast_data_total_capacitances.txt.gz     # parasitic data \nfunc_fast_data_pin_slack.txt.gz              # global slack \nfunc_fast_data_si_delta.txt.gz               # si delta delay \nfunc_fast_data_timing_rpt.txt.gz             # timing report data \nfunc_fast_data_used_as_clocks.txt.gz        # clock objects \nfunc_fast_data_finish                      # dumping data finish flag",
                "chunk_size": 227
            },
            {
                "doc_id": "_xtop_faq_v3_0025",
                "chunk_id": "_xtop_faq_v3_0025_0001",
                "summary": "",
                "keywords": "",
                "content": "# 2 MMMC和Timing Data\nQ2：如何给不同的RC corner 创建多个scenario？ \nA：需要注意的是，scenario 的名字，必须和STA 的timing data 的前缀名称保\n持一致 \ncreate_corner {slow} \ncreate_corner {fast} \ncreate_mode {func} \ncreate_mode {scan} \n \ncreate_scenario -corner {slow} -mode {func}  {func_slow} \ncreate_scenario -corner {fast} -mode {func}  {func_fast} \ncreate_scenario -corner {slow} -mode {scan} \n{scan_slow} \ncreate_scenario -corner {fast} -mode {scan}  {scan_fast} \n \nlink_timing_library  -corner ... \n \n需要注意的是，scenario 的名字，必须和STA 的timing data 的前缀名称保持一致",
                "chunk_size": 169
            },
            {
                "doc_id": "_xtop_faq_v3_0026",
                "chunk_id": "_xtop_faq_v3_0026_0001",
                "summary": "",
                "keywords": "",
                "content": "# 2 MMMC和Timing Data\nQ3：.lib 和.idb 文件有什么区别？ \nA：当时序库文件采用ccs format 的时候，通常会文件很大，导入很费时间。 \n这种情况下，\n建议先把时序库.lib文件转换成 .idb 格式 （XTop 的私有文件格式）\n，\n然后再按照.lib 的方式导入文件。 \n例如： \n% $XTOP_HOME/bin/lib2idb  -libs “…/lib/*.lib”  -output_dir “.../lib/”   -thread 8\n\n需要注意的是，这个加速方式只针对时序库文件的导入，无法通过这种方式对STA data导入进行加速。",
                "chunk_size": 146
            },
            {
                "doc_id": "_xtop_faq_v3_0027",
                "chunk_id": "_xtop_faq_v3_0027_0001",
                "summary": "",
                "keywords": "",
                "content": "# 2 MMMC和Timing Data\nQ4: 怎么样才能增量的读入timing report？ \nA: 可以运行read_timing_report 命令，\n指定scenario，\n读入timing report 信\n息。 \n例如： \nxtop> read_timing_report -scenario fast_worst  sta_data/cpu_data_timing_rpt.txt \n  scenario: fast_worst \n    timing_rpt ok \n    sta_data/cpu_data_timing_rpt.txt \n \n如果没有指定scenario，默认会是reference scenario. \n注意：使用这种方法时，建议每次read 前使用purge_timing_paths 先清空一下当\n前数据，防止出现数据冲突，导致看不到某个sce 下的timing 数据",
                "chunk_size": 150
            },
            {
                "doc_id": "_xtop_faq_v3_0028",
                "chunk_id": "_xtop_faq_v3_0028_0001",
                "summary": "",
                "keywords": "",
                "content": "# 2 MMMC和Timing Data\nQ5: 为什么XTop 在读入timing data 之后报告timing clean？ \nA：  \n1. 请先检查从STA 写出的timing data 是否正确。 \n有些时候，用户只dump block data in top STA，使用了-only_hier_path\n的选项。\n（可以检查写出的timing data 文件的头部，\n会标明design 和current \ninst 名称： \n**************************************** \nDesign   : cpu \n... \nCurrent_instance : \n \n2. 检查一下从STA 写出的timing data 是否和netlist 匹配。工具会打印出运\n行read_timing_data 命令后的反标率。\n如果小于95%，\n用户就需要检查一下\n是否给定netlist 与之不匹配。 \nxtop> read_timing_data -data_dir ../input_files/sta_data \n... \nSuccess : 100.0% pins and 97.7% nets have annotated data.",
                "chunk_size": 211
            },
            {
                "doc_id": "_xtop_faq_v3_0029",
                "chunk_id": "_xtop_faq_v3_0029_0001",
                "summary": "",
                "keywords": "",
                "content": "# 2 MMMC和Timing Data\nQ6：为什么在load timing data 阶段，4 个scenario 均无问\n题，但是做timing fix 却报fail reason \n\"no_annotated_data_net\" ? \nA: \n当工具报出该fail reason，\n首先应排查给进来的所有scenario 中的timing \ndata 是否完备，主要查看的是<scenario>_data_total_capacitances.txt.gz,\n同时也可以使用如下命令来定位具体是哪一个scenario 存在问题： \nxtop> report_annotated_timing_data -nets xxx -verbose \n 输出结果如下图所示：\n\n ![report_annotated_timing_data指令返回结果示意图](resources/images/_xtop_faq_v3/img_page0024_fig0001.png)\n \nNote：因XTop 在进行timing eco 时，需要看到所有scenario 的数据，以保证\n在执行优化后，所有scenario 下的timing 均能看到，因此，如上图中所示，当\n4 个scenario 中缺失某一scenario 的数据后，XTop 因无法评估缺失scenario\n的timing，因此，对于该点，xtop 将不会进行eco 动作，并报出fail reason：\nno_annotated_data_net. \n \n针对以上这种情况，\n一方面还是建议用户能够将缺失的反标信息补充回来，\n另一\n方面，如果用户坚持要进行timing eco，且只关注其余三个正常的scenario，可以\n考虑使用命令，对有问题的scenario 进行skip： \nxtop> set_skip_scenario test_slow",
                "chunk_size": 333
            },
            {
                "doc_id": "_xtop_faq_v3_0030",
                "chunk_id": "_xtop_faq_v3_0030_0001",
                "summary": "",
                "keywords": "",
                "content": "# 2 MMMC和Timing Data\nQ7：read_timing_data 导入数据后反标率很低，可能的原因有哪些？ \nA： \n1. 首先应对所有输入数据进行检查，检查给xtop 的verilog 文件是否与sta 工具吃的是同一个文件 \n2. 检查一下在read_timing_data 时是否有添加option \"-memory_saving_mode\",以及从STA 工具dump timing data 时，是否source 了turbo mode 脚本，当前XTop中的turbo/pro mode，会对这些pin 的clock 信息及些不必要的attribute 进行reduce，在这两个mode 中，dump 数据时只会dump violation pin 及vio pin 前后3-5 级的pin info，所以可能会导致反标率(annotated ratio)的下降，目前XTop 是当反标率(annotated ratio)低于90%以下时，工具会中止继续进行eco，针对这种情况，建议使用normal mode dump数据，或使用turbo mode dump 数据时，添加option \"-include_tran_vio\"和\"-include_cap_vio\".",
                "chunk_size": 241
            },
            {
                "doc_id": "_xtop_faq_v3_0031",
                "chunk_id": "_xtop_faq_v3_0031_0001",
                "summary": "",
                "keywords": "",
                "content": "# 2 MMMC和Timing Data\nQ8：如果部分scenario 的数据是normal 的，部分scenario 的\n数据是turbo 的，怎么处理？ \nA： \n首先不建议用户这样进行timing data 的混用，XTop 的官方flow 中没有指出可\n以对两种mode 数据混杂在一起进行eco，且工具在read_timing_data 阶段，检\n查到这种数据时，会报出如下warning： \n\n![timing data混用warning示意图](resources/images/_xtop_faq_v3/img_page0025_fig0001.png) \n\n因turbo mode 在写出数据时仅会将vio point 及其前后3 级相关pin 的\nattribute/clock info 写出，故会存在某些pin 的max_tran/max_cap 在turbo \nmode 对应的scenario 中没有数值，如下图： \n\n![某些pin attribute在turbo mode scenario中没有数值的示意图](resources/images/_xtop_faq_v3/img_page0025_fig0002.png) \n\n且因某一scenario 下的pin 属性不全，\n工具在auto ECO 阶段，\n将看不到该scenario\n下的margin，因此会导致做完ECO 后，回到STA 工具种出现该scenario 过修的\n情况。 \n综上，如果用户使用了这种混用的timing data，还是建议用户对scenario 数据\nmode 进行统一，如果用户不希望重新dump，继续执行ECO 的话，也需要提前\n和用户明确此种情况会带来的影响。",
                "chunk_size": 336
            },
            {
                "doc_id": "_xtop_faq_v3_0032",
                "chunk_id": "_xtop_faq_v3_0032_0001",
                "summary": "",
                "keywords": "",
                "content": "# 2 MMMC和Timing Data\nQ9：read_timing_data 阶段，在<workspace>/sta_log/sta.log 中报错\"Destroy 1 points before input external delay on line 295301\"，是什么原因？影响下一步得timing fix 吗？ \n \n \nA： \n首先出现该提示应检查timing_data 文件是否存在异常，重点需到timing_rpt \nfile 下找到log 中提示的这几行。 \n\n![timing_rpt file中的log提示示意图](resources/images/_xtop_faq_v3/img_page0026_fig0002.png) \n\n如上图所示，对应行显示的信息为input external delay，它指的是输入端口前\n面的pin 到该端口的delay，\n前面的这个pin 不属于当前的path，所以只有这个点\n被drop 掉了，不影响后续的timing fix。",
                "chunk_size": 190
            },
            {
                "doc_id": "_xtop_faq_v3_0033",
                "chunk_id": "_xtop_faq_v3_0033_0001",
                "summary": "",
                "keywords": "",
                "content": "# 3 Parameter参数\nQ1：don't_touch 设置在cell/pin/net/path 上有什么区别？ \nA： don't_touch 可以设置在cell, net, pin, path 和library cell 等对象上。 \n    这里的pin 有些特殊，\n因为它们代表连接关系，\n并不是design 中真实的objects，\n只是用来控制工具在优化过程中的扫描点，基于debug 的目的。 \n⚫ 对于cell/net，\n如果设定了don't_touch，\n就不会在相应的单元/线网上做eco 动\n作。 \n⚫ 对于library cell，\ndon't_touch 意味着库中的所有该单元的实例，\n都don't_touch\n了。 \n⚫ 对于pin，如果设定了don't_touch，在时序优化的扫描过程中就会跳过这个\n点。 （譬如，后果是不会在它上插buffer 的） \n⚫ 对于path，如果设定了don't_touch，在扫描过程中就会跳过path 上的所有\npin。 \n另外，需要注意： \nset_module_dont_touch $ref_name       \n相当于把该ref_name 对应的module 内部所有的cell，net 和pin 都dont touch \nset_hier_path_dont_touch $hier_path    \n相当于把该hier_path 下所有的cell，net 和pin 都dont touch 了； \n在hierarchy pin 上设dont_touch 无效（它并不是实体，不参与扫描）； \n在hierarchy net 上设dont_touch 有效（它对应着top net 实体）。",
                "chunk_size": 319
            },
            {
                "doc_id": "_xtop_faq_v3_0034",
                "chunk_id": "_xtop_faq_v3_0034_0001",
                "summary": "",
                "keywords": "",
                "content": "# 3 Parameter参数\nQ2：时序优化中如何去skip 某些XXX？ \nA：  \n⚫ Skip I/O Path \nxtop> set_dont_touch [get_io_path_pins] 1 \n \n⚫ Skip Sub Design \n# only fix sub design \nxtop> set_module_dont_touch  top_module  true  \nxtop> set_module_dont_touch  {sub_module1 sub_module2}  false \n \n# skip sub design \nxtop > set_module_dont_touch  module_xxx \n⚫ Skip Hier Path \n# only fix hier path \nxtop> set_hier_path_dont_touch  /  true \nxtop> set_hier_path_dont_touch  {hier_path1 hier_path2} false \n \n# skip hier path \nxtop >  set_hier_path_dont_touch {hier_path1 hier_path2} true \n \n⚫ Skip Startpoints/Endpoints \nxtop > set_dont_touch  [get_paths -end_points  $end_points_list] \nxtop > set_dont_touch  [get_paths -start_points  $start_points_list] \n \n⚫ Skip internal/boundary paths \n# boundary paths \nforeach sub_design $subdesign_list { set_dont_touch [get_paths -across $sub_design] } \n \n# internal paths \nforeach sub_design $subdesign_list { set_dont_touch [get_paths -within $sub_design] }",
                "chunk_size": 295
            },
            {
                "doc_id": "_xtop_faq_v3_0035",
                "chunk_id": "_xtop_faq_v3_0035_0001",
                "summary": "",
                "keywords": "",
                "content": "# 3 Parameter参数\nQ3：如何设置legalization 的margin, density 和congestion？ \nA： 可以运行set_placement_constraint 命令，-max_displacement选项可以用来设置legalization距离；-max_density和-density_region选项用来设置density；-max_congestion选项用来设置congestion。\n设置displacement和congestion的例子： \nxtop> set_placement_constraint -design cpu -max_displacement {150t 0} -max_congestion 0.9 \n上述命令设置了eco 单元最大displacement 距离为 150*track_pitch\n（这\n里的track_pitch 是第一个水平走线层的routing pitch）。 \n \n对于design 中的原有单元，最大displacement 距离为0。也就是说legalizer\n不会去移动design 中原因的单元。\nmax congestion 设定为0.9，\n意味着legalizer\n不会去在routing congestion 值大于0.9 的区域进行插buffer 的eco 操作。 \n设置density的例子：\nxtop> set_placement_constraint -design B_CORE -max_density 0.6 -density_region {(0, 0, 30, 30)} \n \n对于B_CORE，上述命令会在指定矩形区域内设定placement density 阈值为\n0.6。",
                "chunk_size": 238
            },
            {
                "doc_id": "_xtop_faq_v3_0036",
                "chunk_id": "_xtop_faq_v3_0036_0001",
                "summary": "",
                "keywords": "",
                "content": "# 3 Parameter参数\nQ4: 当design 中已经插了filler 单元怎么办？ \nA: \n可以使用set_removable_fillers命令，给出filler单元的pattern名称。它们在eco优\n化过程中可以被删掉（如果是fixed/locked单元不可以）。 \n \n例如： \nxtop> set_removable_fillers {FILLX2 FILLX4 DCAPX8 DCAPX12} \n \nSet 4 cells as removable. \n \n用户可以指定一个空string 串，来清除所有的removable fillers 设置。",
                "chunk_size": 120
            },
            {
                "doc_id": "_xtop_faq_v3_0037",
                "chunk_id": "_xtop_faq_v3_0037_0001",
                "summary": "",
                "keywords": "",
                "content": "# 3 Parameter参数\nQ5:“set_lib_per_instance”和“set_specific_lib_cells”什么区\n别？ \nA: set_lib_per_instance 命令，\n指定某些module 实例只能用特殊的library\n（通常发\n生在多电压域的design 中）\n。\n这些特殊的library 必须已经link 到当前的corner。\n在eco 过程中，只会在规定的library 中寻求优化方案。 \n \n例如： \nxtop > set_lib_per_instance  “cpu0”  “custom1.lib”   [-corner  cornerName] \n \nset_specific_lib_cells 命令，指定某些特定module 中只能使用某些特殊的library \ncell。这些特殊的单元通常有特定的pattern 名称，在eco 过程中只能使用它们。\n \n例如： \nxtop > set_specific_lib_cells -design cpu -recursive  SP* \nxtop >  report_specific_lib_cells \n   cpu : 470 \n     SPND2D2B \n     ... \n   regs : 240 \n     SPND2D2B \n     ...",
                "chunk_size": 231
            },
            {
                "doc_id": "_xtop_faq_v3_0038",
                "chunk_id": "_xtop_faq_v3_0038_0001",
                "summary": "",
                "keywords": "",
                "content": "# 3 Parameter参数\nQ6：为什么无法清除掉某些单元上的don’t touch 属性？ \nA: 用户尝试通过运行`set_dont_touch object_list 0`命令来清除指定单元上的don't touch属性，但是通过`get_dont_touch_cells`指令验证发现单元的don’t touch属性依然存在：\n\n```\nxtop > set_dont_touch [get_cells xxx] 0 \nxtop > get_dont_touch_cells \nxxx \n```\n\n这是因为在默认情况下，XTop 会honor 第三方P*T 工具的don t touch 设置，即使没有设置过这些单元的don't touch属性，也依旧会读取来自第三方工具的annotated dont touch files的don't touch设置。 \n在这种情况下，如果想修改P*T 数据的don’t touch 属性，需要设定下列参数： \n\n```\nxtop > set_parameter honor_annotated_dont_touch false\n```",
                "chunk_size": 197
            },
            {
                "doc_id": "_xtop_faq_v3_0039",
                "chunk_id": "_xtop_faq_v3_0039_0001",
                "summary": "",
                "keywords": "",
                "content": "# 3 Parameter参数\nQ7：如何对一条timing path 的launch 和capture 设置不同\ncorner 的lib？ \nA：用户在某些及特殊的情况下，如做aging /Vmin/Vmax 场景的STA 分析时，\n为保证margin 充裕，通常会在STA tool 中对launch+data 设置一种corner lib，对\ncapture 设置另一种corner lib，以达到下图中的分析效果： \n\n![对launch+data和capture设置成不同的corner lib示意图](resources/images/_xtop_faq_v3/img_page0030_fig0001.png) \n\n即对同一条path，在setup 时序检查过程中，希望launch+data 能够使用age 后\nlib，delay 相较fresh lib 更大，同时capture 使用fresh lib，以达到提高约束，增\n大margin 的目的，基于以上情况，在xtop 中，可在link_timing_library 阶段，结\n合option，\"-search_type\"，来对此情况进行适配，example 如下： \nxtop > link_timing_library -corner {age_corner} -search_type max  {./lib/aged.lib } \nxtop > link_timing_library -corner {age_corner} -search_type min  {./lib/fresh.lib }",
                "chunk_size": 269
            },
            {
                "doc_id": "_xtop_faq_v3_0040",
                "chunk_id": "_xtop_faq_v3_0040_0001",
                "summary": "",
                "keywords": "",
                "content": "# 3 Parameter参数\nQ8：如果同时设置了scenario_setup_extra_derate 和\nsetup_extra_derate，以哪个为准？ \nA： \n当前XTop 中共有三种方式设置extra setup derate： \n1. parameter ：eco_auto_setup_extra_derate \n当设置了此parameter 为true 时，XTop 将自动进行检测，如果通过tlef\n或lef 文件发现当中具有7nm/5nm 相关联的标识rule，且存在有corner 对应\n的电压在0.7v 以下，工具将自动调整该corner 的derate 为1.05，同时，在进\n行leakage opt 时，工具将自动调整该corner 的derate 为1.02，具体为什么要\n调整为1.05 和1.02，通过历史bug 追踪，看到这是某些7nm/5nm 的工艺要\n求，暂时还不完全理解为什么需要这样设置 \n2. command ：set_setup_extra_derate \n通过该命令，可手动的对某一个scenario 单独设置setup extra derate，\nderate value range 为[1-1.2],具体用法如下： \nxtop > set_setup_extra_derate -scenario {func_slow} 1.1 \n \n3. parameter ：eco_voltage_setup_extra_derate \n该参数可以允许用户设置多组voltage-derate pairs，\n当遇到某一个未定义\nderate 的voltage corner 时，工具将会根据这些pairs 进行线性插值，如： \nxtop > set_parameter eco_voltage_setup_extra_derate {(0.55, 1.20) (0.65, 1.15) (0.75, 1.05)} \n \n根据以上pairs 设置，当遇到actual voltage 为0.6 时，工具将会自动调整\n该电压corner 下derate 为1.175 \n以上三种设置extra setup derate 的方式，在优先级上： \n3 > 2 > 1,即优先级最低的是parameter eco_auto_setup_extra_derate，如果用命\n令设了set_setup_extra_derate 则会follow 该命令的value，如果同时还设了\neco_voltage_setup_extra_derate，则该parameter 具有最高优先级。",
                "chunk_size": 493
            },
            {
                "doc_id": "_xtop_faq_v3_0041",
                "chunk_id": "_xtop_faq_v3_0041_0001",
                "summary": "",
                "keywords": "",
                "content": "# 3 Parameter参数\nQ9：XTop 修setup 的时候，可以只换vt，不改动大小吗？ \nA： \n可以，通过设置parameter：eco_cell_nominal_swap_keywords，可实现只\n换VT，如下： \nxtop> set_parameter eco_cell_nominal_swap_keywords {\"ULVT\" \"LVT\" \"\" \"HVT\"} \nxtop> fix_setup_gba_violations -methods \"size_cell\" -size_rule nominal_keywords",
                "chunk_size": 100
            },
            {
                "doc_id": "_xtop_faq_v3_0042",
                "chunk_id": "_xtop_faq_v3_0042_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ1:GBA/PBA mode 下pin 的slack 到底怎么算？ \nA:  \nGBA mode:如果有timing path 存在，会用path 的slack；否则，用GBA \nslack \nPBA mode:只看timing path 上的slack；会以GBA 的时序值作为margin",
                "chunk_size": 78
            },
            {
                "doc_id": "_xtop_faq_v3_0043",
                "chunk_id": "_xtop_faq_v3_0043_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ2:“split net”是如何处理多电压域design 的？ \nA:基本原则（根据netlist）：只有普通单元插在允许的power domain。 \n1. 当source 是普通单元，它的power domain 可以插buffer \n2. 当source 是特殊单元，\n它的power domain 不允许插buffer。\n需要看load，\n如果load 也是特殊单元则不行，如果是普通单元，可以在load 的power \ndomain 插buffer \n3. 在所有的hier path 备选方案中，split net 会选择最上层的hier path 进\n行create port 操作",
                "chunk_size": 137
            },
            {
                "doc_id": "_xtop_faq_v3_0044",
                "chunk_id": "_xtop_faq_v3_0044_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ3:Fix transition 之后，需要返回PR 工具，再进行其它优化吗？ \nA: 虽然XTop 支持fix transition 之后，接着修复其它violation。 但是我们建议fix transition 之后，应该先返回一次PR 工具，然后再回来进行其他优化，因为split_net 操作很可能会造成布线的改变（进而会影响时序）。",
                "chunk_size": 128
            },
            {
                "doc_id": "_xtop_faq_v3_0045",
                "chunk_id": "_xtop_faq_v3_0045_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ4: 7nm 工艺，为什么Sizing 修hold 会引起setup 时序变\n坏？ \nA: 有可能是修hold 的时候，单元被size down 到D1。但是D1 单元的驱动能力\n非常弱，引起了严重的SI 问题，导致setup 变坏。尤其是先进工艺，或者低电\n压设计，推荐用户在fix hold 的时候禁用D1/D2 单元  \nxtop> set_dont_touch  [get_lib_cells*D1BWP*]",
                "chunk_size": 126
            },
            {
                "doc_id": "_xtop_faq_v3_0046",
                "chunk_id": "_xtop_faq_v3_0046_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ5: 28nm 工艺， ECO 单元之间存在一个Filler1 的间隔，如\n何避免？ \nA: 如果design 要求不能出现Filler1 间隔，XTop 中可以用\nset_placement_constraint 命令来避免出现这个问题 \nxtop> set_placement_constraint  -min_filler_width 2",
                "chunk_size": 87
            },
            {
                "doc_id": "_xtop_faq_v3_0047",
                "chunk_id": "_xtop_faq_v3_0047_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ6: buffer 应该怎么选？ \nA:  \n1. 对于Setup fix，要尽量选择不同驱动能力的buffers，且在不同驱动能力的buffers中选择那些max_delay尽量小的buffer。\n可以按照以下步骤操作：\n1) 先通过以下指令生成buffer.rpt文件\n```\nxtop> summarize_buffers [get_lib_cell *BUFFD*] >buffer.rpt \n```\n2) 在生成的buffer.rpt文件中，选择按照驱动能力大小排序。然后在各驱动能力group中挑选一个max delay最小的buffer（尽量不要选D0和D24及以上的单元） \n\n2. 对于Hold fix，要尽量选择min_delay值不同的buffers，且在这些buffers中选择max_delay值尽量小的buffer。\n可以按照以下步骤操作：\n1) 先通过以下指令生成buffer.rpt文件\n```\nxtop> summarize_buffers [get_lib_cell  “*BUFFD* *DEL*”] >buffer.rpt \n```\n2) 对于生成的buffer.rpt文件，其可以按照多种标准进行排序：\n1\tmin delay\n2\tmax delay/min delay 的比值\n3\tarea\n4\tleakage power\n\n这里我们选择按照min delay大小排序，然后在各min delay group中挑选一个max delay最小的buffer：\nFor min delays between 10-30ps:  2ps range for each bin \nFor min delays between 30-50ps:  4ps range for each bin \nFor min delays between 50-100ps:  8ps range for each bin \nFor min delays between 100-200ps:  16ps range for each bin \nFor min delays between 200-300ps:  32ps range for each bin \nFor min delays between 300-500ps:  64ps range for each bin \n\n3. 对于Leakage Power Opt \n \n![D4 buffer单元分析结果的示意图](resources/images/_xtop_faq_v3/img_page0034_fig0001.png)\n\n上图分析了D4 的几种buffer 单元，可以按照下列顺序去做leakage power\n \n优化： \n#Start ULVT swapping \noptimize_leakage_power -setup_margin 0.01 -transition_margin 0.03 \\ \n        -keywords {\"16P96CPDULVT\" \"20P96CPDULVT\" \"24P96CPDULVT\"} -dff_only \noptimize_leakage_power -setup_margin 0.01 -transition_margin 0.03 \\ \n        -keywords {\"16P96CPDULVT\" \"20P96CPDULVT\" \"24P96CPDULVT\"} \n#Start LVT swapping \noptimize_leakage_power -setup_margin 0.01 -transition_margin 0.03 \\ \n        -keywords {\"16P96CPDLVT\" \"20P96CPDLVT\" \"24P96CPDLVT\"} -dff_only \noptimize_leakage_power -setup_margin 0.01 -transition_margin 0.03 \\ \n        -keywords {\"16P96CPDLVT\" \"20P96CPDLVT\" \"24P96CPDLVT\"} \n#Start final swapping \noptimize_leakage_power -setup_margin 0.01 -transition_margin 0.03 -dff_only \noptimize_leakage_power -setup_margin 0.01 -transition_margin 0.03",
                "chunk_size": 710
            },
            {
                "doc_id": "_xtop_faq_v3_0048",
                "chunk_id": "_xtop_faq_v3_0048_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ7: split_net 之后，应该如何输出eco 脚本？ \nA: 客户使用split_net 进行时序优化时，容易出现Eco 动作不在同一个\nhierarchy 的情况。\n这时输出macro 命令会出错。\n为了避免输出 atomic 与 macro \n命令的一致性问题。write design changes 命令提供了-force  选项. \n⚫ 不加-force，如果写macro 命令时遇到cross hier 不合法的命令，会报错\n不写； \n⚫ 加-force，如果写macro 命令时遇到不合法的命令，会把不支持的命令输出\n为可直接source（不用loadECO）的atomic 格式的脚本 \n比如ADDINST，\n这里会输出成addInst，\n直接混在macro命令里就可以直接source，\n就不需要生成大量文件了，也可以保证eco 的顺序。",
                "chunk_size": 202
            },
            {
                "doc_id": "_xtop_faq_v3_0049",
                "chunk_id": "_xtop_faq_v3_0049_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ8: XTop 中单元的leakage 值是怎么取的？ \nA:  \n1. 200825 版本之前，取cell leakage 中worst 值； \n2. 200825 版本之后，对定义了primary power pin 的lib cell ，取\nrelated_power_pin 为primary power pin 的leakage 均值；对没有定义\nprimary power pin 的lib cell，取该cell 所有leakage 的均值； \n3. Fix_leakage 时，\nleakage 值取自reference corner lib，\n因此如果leakage \ntrend 在不同corner 下不一致，\nreference corner 的选取可能导致替换cell\n的数量不同； \n例如： \n \n如果default reference corner 由于channel 11 leakage> channel 8 leakage，\n \nkeywords 设置为\n“8P57PDSVT 11P57PDSVT”\n导致大量no_alternative_cell fail \nreason； \n切换\nreference corner ，leakage\n变为\nchannel 8>channel 11 ，\nno_alternative_cell fail reason 大量减少。",
                "chunk_size": 258
            },
            {
                "doc_id": "_xtop_faq_v3_0050",
                "chunk_id": "_xtop_faq_v3_0050_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ9: XTop 中单元的置换(exchange)到底根据什么规则？ \nA:  \n根据eco_cell_classify_rule 参数，可以把单元按照下列原则进行分组: \n⚫ cell_attribute \n \n根据.lib 库中的单元属性\neco_cell_match_attribute 定义,又可分为\nfoot_print|user_function_class|pin_function 三类 \n⚫ nominal_keywords 根据eco_cell_nominal_swap_keywords 来按照VT 关键\n字来置换 \n⚫ nominal_regex 根据eco_cell_nominal_sizing_pattern 来按照驱动能力\n置换 \nxtop > set_parameter  eco_cell_classify_rule  cell_attribute \nxtop > set_parameter  eco_cell_match_attribute  pin_function \nxtop > set_parameter  eco_cell_classify_rule  nominal_keywords \nxtop > set_parameter  eco_cell_nominal_swap_keywords {\"ULVT\" \"LVT\" \"\" \"HVT\"} \nxtop > set_parameter  eco_cell_classify_rule  nominal_regex \nxtop > set_parameter  eco_cell_nominal_sizing_pattern {X([0-9]+)TH} \n \n在设定eco_cell_nominal_swap_keyword 的时候，可以利用“@”符号进行\nVT、channel length 等多维的关键字替换， \n例如：“LVT@n30  NVT@n40  HVT@n40\"。 \n\n![设定n在设定eco_cell_nominal_swap_keyword时利用“@”符号进行多维关键字替换的示意图](resources/images/_xtop_faq_v3/img_page0036_fig0001.png) \n\n在设定eco_cell_nominal_sizing_pattern 的时候， \n需要用到正则表达式，来提取、匹配单元的驱动能力。 \n例如：\"AND2X2TH\", \"BUFX24TH\"。",
                "chunk_size": 389
            },
            {
                "doc_id": "_xtop_faq_v3_0051",
                "chunk_id": "_xtop_faq_v3_0051_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ10：Auto ECO 中size_cell/insert_buffer 的原则是什么？ \nA： \n例如当前xtop 在进行setup fix， 假设当前仅使用了\nmethod:\"size_cell\"  \n此时根据parameter：eco_cell_nominal_sizing_pattern {D([0-9]+)}，\n我们可以看到D1LVT 可以size 为D4ULVT、D8ULVT， 甚至D36ULVT，且按\n常规理解，驱动越大，cell delay 越小，肯定越能满足我们减小cell \ndelay 这一目的。 \n根据以上假设，XTop 工具在进行auto eco 时，会在工具内进行一系列的循\n环和判断来确定当前到底应该选择哪一个matser cell 进行size，大体流\n程如下： \n1. 首先工具会根据timing data 分析得出当前点需要多少delta delay \n2. 对所有匹配到的master cell，即每个可以换的cell 逐一进行评估 \n3. 在评估过程中会计算每个cell 的gain，如果当前cell 增加或者减少\n过多的delay 会被认为是过修，工具会继续选择下一个cell 进行评\n估，直到找到一个能修好但不过修的cell \n4. 找到该cell 后，还需要对该cell 进行physical 分析，分析当前位置\n是否可以legal \n5. 当全部满足后，才后进行commit 动作，将cell 进行size",
                "chunk_size": 332
            },
            {
                "doc_id": "_xtop_faq_v3_0052",
                "chunk_id": "_xtop_faq_v3_0052_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ11：ECO 阶段如何进行多线程加速，当前XTop 中在哪些\neco 阶段和方法中可以进行多线程加速？ \nA： \n在ECO 阶段使用多线程进行加速，目前工具仅支持对combination cell \n进行多线程的sizing，当前已支持多线程的命令有： \nxtop > fix_setup_gba_violations  -enable_multithread \nxtop > fix_setup_path_violations  -enable_multithread \nxtop > optimize_leakage_power  -enable_multithread \nxtop > optimize_dynamic_power  -enable_multithread \nxtop > optimize_ir_drop  -enable_multithread \n \nNote: 这里的thread 数目受max_thread_number 这个parameter 控制,如此\n时max_thread_number 为32，则意为着工具在进行comb cell sizing 时，\n会尝试同时对32 个相互之间无timing 联系的vio point 同步进行cell \nsizing。",
                "chunk_size": 237
            },
            {
                "doc_id": "_xtop_faq_v3_0053",
                "chunk_id": "_xtop_faq_v3_0053_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ12：当前XTop 中在leakage opt 阶段，swap cell 的行为是怎\n样的，是否会挪动cell？ \nA： \n首先在在legal 阶段是否会挪动cell，与是否only_swap_cell 无关，只与\n当时的placement constraint 有关，如果用户设置了： \nxtop > set_placement_constraint  -max_displacement {0 0} \n \n则工具将不会挪动cell，\n否则即使在opt leakage 阶段，\n就算使用了option \n-swap_vt_only ，工具也可能在某些特殊的vt rule （先进工艺下，因\ndouble/triple pattern 制造工艺，\n会存在同一类型cell 的LVT 和HVT 的出pin\n位置不一致或底层metal 不在同一color 上）的要求下，轻微的挪动cell，但\n这种挪动cell 的幅度很小，基本在1-20 个site 之间。",
                "chunk_size": 206
            },
            {
                "doc_id": "_xtop_faq_v3_0054",
                "chunk_id": "_xtop_faq_v3_0054_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ13：寄存器Q 端能插buffer 修hold 吗？ \nA： \n首先在行为上，工具允许在Q 端insert buffer，但这对于fix hold \nviolation 并不是一个好方法，因为对于hold path 来说，Q 端是data path 的\n起点，在这里插入buffer，很有可能会影响到与之相连的几条甚至几百条的时\n序路径，影响过于广泛，一放面可能在Q 点根本看不到margin，另一方面强行\n在Q 点插buffer，很有可能会导致其他上百条path 出现break setup 的情况。",
                "chunk_size": 141
            },
            {
                "doc_id": "_xtop_faq_v3_0055",
                "chunk_id": "_xtop_faq_v3_0055_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ14：修hold path 时候如何看pba margin？ \nA： \n默认情况下工具，在fix hold 时，会violated path slack 修到slack>0，并且不会破坏setup、max transition 和max capacitance，或者在已经存在违反的情况下不会使它们变得更糟。因为软件算法在计算delay 时可能会存在过悲观的情况，有可能会导致setup break。 \n综上xtop fix hold命令提供了option \"-setup_margin/-transition_margin\"等，使得工具在对某一时序违例修复过程中，能够预留出足够的时序margin。详细用法，请参考工具种的manual 手册，如： \nxtop > man fix_hold_path_violations",
                "chunk_size": 165
            },
            {
                "doc_id": "_xtop_faq_v3_0056",
                "chunk_id": "_xtop_faq_v3_0056_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ15：为什么已经设了一个buffer 为don’t use，在用insert \nbuffer 修hold 的时候还是插了这个buffer？ \nA： \n在auto eco 流程中，option -buffer/-buffer_list 不会dont_use 属性的\n影响，详见manual： \nxtop > man set_dont_use\n\nPlease note, in automatic optimization, if user specifies -buffer_list or -buffer option, those buffer cells will NOT be affected by set_dont_use command.",
                "chunk_size": 112
            },
            {
                "doc_id": "_xtop_faq_v3_0057",
                "chunk_id": "_xtop_faq_v3_0057_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ16：做完auto eco，能够撤销操作吗？ \nA： \nauto 事实上不能撤销，因为动到的点非常多，如果需要撤销，等同于重新\nsetup design，建议用户如有此使用场景，可在read_timing_data 后，ECO 之\n前，使用命令save_workspace -as,对workspace 进行另存为。如下： \nxtop >  save_workspace -as /home/user/tutorial",
                "chunk_size": 103
            },
            {
                "doc_id": "_xtop_faq_v3_0058",
                "chunk_id": "_xtop_faq_v3_0058_0001",
                "summary": "",
                "keywords": "",
                "content": "# 4 ECO时序优化\nQ17：XTop 能修 set_data_check 的路径吗？ \nA： \n可以修，但存在一定限制。 \n首先set_data_check 通常用于信号间的skew 约束，\n比如一些高速接口相关\n信号间的约束，也被称为data to data check，这种检查意为着setup 和hold\n的检查有可能发生在任意两个数据端口，其中不包括时钟端口。如下图： \n\n![将端口设置为约束端口和相关端口的示意图](resources/images/_xtop_faq_v3/img_page0039_fig0001.png) \n\n我们将其中一个端口（pin）设置为约束端口（constrainted pin），就像触\n发器中的数据端口；\n将另一个一个端口\n（pin）\n设置为相关端口\n（related pin）\n，\n就像触发器中的时钟端口。 \n基于以上检查方法，我们可以把data check path 理解为简单的setup 和\nhold path 进行timing eco，但在传统的timing fix 的过程中，一般工具只会\n调整data path 的delay，进而达到fix setup/hold 的效果，但在data check \npath 中，\n调整所谓的\"capture path\"，\n也是能够达到fix setup/hold 的效果的。 \n在XTop 中目前工具只会将data check path 识别为普通的setup/hold path，\n即只在data path 上做方案，不会touch capture path。",
                "chunk_size": 311
            },
            {
                "doc_id": "_xtop_faq_v3_0059",
                "chunk_id": "_xtop_faq_v3_0059_0001",
                "summary": "",
                "keywords": "",
                "content": "# 5 Reports & Debugging\nQ1：如何debug 未修干净/剩余的violations？ \nA：剩余的未修正的violation endpoint 可以通过“-with_top_n”选项来报告\n出来。 \nxtop> summarize_path_violations  -with_top_n 100 \nxtop> summarize_gba_violations -setup  -with_top_n 10 \n \n或者通过GUI 菜单进行查看，如下图： \n\n![通过GUI菜单查看未修正violations的示意图](resources/images/_xtop_faq_v3/img_page0040_fig0001.png) \n\n如果想要查看未修正的原因，可以通过命令： \n# having paths \nxtop>  report_fail_reasons -paths [get_paths -to $endpoint] \n# no path \nxtop>  report_fail_reasons -pins [get_critical_gba_paths -delay_type max -to $endpoint]",
                "chunk_size": 202
            },
            {
                "doc_id": "_xtop_faq_v3_0060",
                "chunk_id": "_xtop_faq_v3_0060_0001",
                "summary": "",
                "keywords": "",
                "content": "# 5 Reports & Debugging\nQ2:  如何打开debug 模式，输出更多eco 计算过程的log 信\n息？ \nA：可以通过命令：\nxtop>  set opt_log_level “debug_level”",
                "chunk_size": 52
            },
            {
                "doc_id": "_xtop_faq_v3_0061",
                "chunk_id": "_xtop_faq_v3_0061_0001",
                "summary": "",
                "keywords": "",
                "content": "# 5 Reports & Debugging\nQ3： 如何在版图中高亮显示fail_to_legalize 的violation？ \nA： 可以通过命令： \nxtop>  highlight_objects  [get_failed_pins -reasons fail_to_legalize]",
                "chunk_size": 57
            },
            {
                "doc_id": "_xtop_faq_v3_0063",
                "chunk_id": "_xtop_faq_v3_0063_0001",
                "summary": "",
                "keywords": "",
                "content": "# 5 Reports & Debugging\nQ5:  如何用gdb 来debug XTop？ \nA:  \n⚫ Command 模式 \ngdb program \ngdb program core \n \n//给core 文件 \ngdb program pid  \n//给进程 id \ngdb attach pid \n \n//用 where 查看stack info \n \n⚫ Interactive 交互模式 \nrun  \n \n//运行程序 \ncontinue \n \n \n//从断点继续运行 \nstep/next \n \n \n//单步执行 \nfinish \n \n \n//执行完function \n(backtrace) bt \n \n//显示 stack \nbt N \n \n \n//显示开始的N stacks \nbt -N \n \n \n//显示最后的N stacks \nlist  \n \n \n//显示source \npwd \n \n \n//显示当前工作路径",
                "chunk_size": 158
            },
            {
                "doc_id": "_xtop_faq_v3_0064",
                "chunk_id": "_xtop_faq_v3_0064_0001",
                "summary": "",
                "keywords": "",
                "content": "# 5 Reports & Debugging\nQ6：手工删除.lock 文件copy workspace 会导致crash 吗？ \nA： \n在原来的workspace 没有退出的情况下，\n删除了.lock 文件，\n然后copy 到其\n它目录，这会导致XTop crash。因为OA 目录下存有一些乱七八糟的文件，不能\n这样不退出的情况下直接copy。 \n建议正常退出之后，再copy 到别的目录。或者用save as 功能另外保存到其\n它目录",
                "chunk_size": 107
            },
            {
                "doc_id": "_xtop_faq_v3_0065",
                "chunk_id": "_xtop_faq_v3_0065_0001",
                "summary": "",
                "keywords": "",
                "content": "# 5 Reports & Debugging\nQ7：为什么出现not_parallel_mib 的原因导致无法优化？ \nA: \n在进行Top Level 的时序优化过程中，有的时候会碰到：fail reason 是 \n“not_parallel_mib” ，导致有一些instance 无法修 \nMIB 是多次实例化模块的缩写，如果设计中有模块被实例化多次，但是它们\n的逻辑层次不是平行/对等的，就无法进行时序优化 \n\n![设计中出现相同流水线结构（图中绿色）和出现feed through直穿结构（图中红色）时，分别进行优化的示意图](resources/images/_xtop_faq_v3/img_page0042_fig0001.png) \n\n如上图所示，如果M1 和M2 可以保证相同的流水线结构（绿色），这\n样的MIB 是XTop 可以自动处理的。 \n但是如果出现 feed through 直穿的结构（红色），或者 feed through 跟其它\nR2R 有关系，相应的点就没法去做优化。 \n//如果能保证流水线结构中（从M1 进入M2 的path 的startpoint，不会在1\n内部相互关联），XTop 其实是可以自动去修的。",
                "chunk_size": 272
            },
            {
                "doc_id": "_xtop_faq_v3_0066",
                "chunk_id": "_xtop_faq_v3_0066_0001",
                "summary": "",
                "keywords": "",
                "content": "# 5 Reports & Debugging\nQ8：“X Error: BadDrawable (invalid Pixmap or Window parameter)” 错误？ \nA： \n在启动XTop 之前，在console 里出现报错： \n\n![console中出现“X Error: BadDrawable  (invalid Pixmap or Window parameter)”报错的示意图](resources/images/_xtop_faq_v3/img_page0043_fig0001.png) \n\n应该是在windows 下用了旧版的xwindow 模拟器导致。 \n \nsetenv QT_X11_NO_MITSHM 1 可以绕过这个问题  \n但是禁用了一些渲染的指令，可能会引起渲染速度变慢，渲染出来的颜色填\n充效果异常。可以推荐用户直接用vnc，或者让他们换新一点xwindow 模拟器",
                "chunk_size": 175
            },
            {
                "doc_id": "_xtop_faq_v3_0067",
                "chunk_id": "_xtop_faq_v3_0067_0001",
                "summary": "",
                "keywords": "",
                "content": "# 5 Reports & Debugging\nQ9:  带Filler 的小模块，import design 的时候 crash？ \nA: \n一个block level 的模块 import design 的时候 crash，\n（只load verilog \n没问题）\n（.v.gz 26M; .def.gz 862M 一个block design，\n一共1M+ instances） \n从core stack 上看，怀疑是没内存，或者没硬盘空间了 \n有可能是因为名字总长度超2G 所导致，检查def 文件中包含了77M 个\nphysical only 的filler 单元，去掉之后就可以了. \n有些block density 比较小，大量的filler cell 有可能会把OA 的名字空间撑\n爆。这种情况可以建议客户把filler cell 删了再出DEF .",
                "chunk_size": 172
            },
            {
                "doc_id": "_xtop_faq_v3_0068",
                "chunk_id": "_xtop_faq_v3_0068_0001",
                "summary": "",
                "keywords": "",
                "content": "# 5 Reports & Debugging\nQ10：如何使用 debug_pins 输出详细原因？ \nA：不管是原因显示限制也好，是设计惯例也好，还是用户理解难度也好，XTop\n针对一种方法，只记录一个原因。  一般情况下，我们记录最后尝试有gain 的\n方案的原因，虽然这个原因可能不是你最喜欢的。  从原因统计的角度来看，这\n样也够了，我们也不希望用户追着某个点去调试原因对不对。 \n打开debug_level，然后用only_pin 是去修，再看看log 信息。这种方法都有\n一个问题，\n就是原因未必能原样重现，\n毕竟很多原因是由于前面的动作占用资源，\n从而影响到当前点的，这时只能打出详细的巨大的log，才可能重现当前点的原\n因。 \n如果客户就想知道某个点为什么是这个原因，\n详细log 是绕不过去的，\n但是太过\n巨大也是个代价。为此，在各个auto opt 里命令增加了debug_pins 选项，用法\n和only_pins 类似，默认为空，不影响结果。 \nxtop > fix_hold_path/gba_violations  ...  -debug_pins ... \nxtop > fix_setup_path/gba_violations ...  -debug_pins ... \nxtop > fix_transition/capacitance/fanout/si/wire_length_violations ...  -debug_pins ... \nxtop > optimiza_leakage_power/design_area ...  -debug_pins ... \n \n当你想调试某些点的具体原因时，设置debug_pins，在优化时，当访问到这些点\n时，会自动打出详细的log。而其它点则用默认的log_level，不输出信息。当所\n有的debug_pins 都被访问过，则不再做任何优化动作，只更新时序。",
                "chunk_size": 377
            },
            {
                "doc_id": "_xtop_faq_v3_0069",
                "chunk_id": "_xtop_faq_v3_0069_0001",
                "summary": "",
                "keywords": "",
                "content": "# 5 Reports & Debugging\nQ11: 有哪些原因会导致XTop fix hold timing 效果不佳？ \nA： \n① setup hold 互相卡 \n② placement density 过高 \n③ net detour 过大，导致对插入buffer 的delay 估计失真 \nFix hold 之后，导致setup timing 飞掉了，可能会因为： \n1. Fix hold 在低压corner 下的path 上insert 了很多的delay cell，导致\nsetup timing 飞了。通过report_annotated_pin 进行debug，发现有\nviolation 的pin 上没有voltage 信息，\n导致对transition 和delay 评估不\n准。\n在dump STA data 的时候dump 了所有pin 的voltage 后问题得以解决。 \n2. Fix hold 之后，因为net detour 的原因，setup timing 飞掉了。原因是\nscan 的tree 不平，工具在一个区域插了很多buffer 和delay cell，导致\n绕线detour，transition 变大很多。 \n3. Fix hold 之后，发现和某个memory 相关的setup timing 飞了。在P*中\nreport 对应的timing，\n发现transition 变大很多。\n同时在XTop 和innv*中\n查看对应的physical view，发现memory 的pin location 改变了。最终替\n换到最新的LEF 之后，问题得以解决。",
                "chunk_size": 298
            },
            {
                "doc_id": "_xtop_faq_v3_0070",
                "chunk_id": "_xtop_faq_v3_0070_0001",
                "summary": "",
                "keywords": "",
                "content": "# 5 Reports & Debugging\nQ12：优化时shell 上报的report 为什么跟自己用summarize\n命令报的不一样？ \nA： \nXTop 在auto eco 阶段开始前及结束后，\n会分别自动在shell 上打印本轮eco\n前后的时序情况，默认会包含所有当前scenario 的Count/Worst/TNS，会分为\npre-optimization summary 及post-optimization summary，具体格式如下：\npre-optimization summary： \n\n![pre-optimization summary的格式示意图](resources/images/_xtop_faq_v3/img_page0045_fig0001.png) \n\npost-optimization summary： \n\n![post-optimization summary的格式示意图](resources/images/_xtop_faq_v3/img_page0045_fig0002.png) \n\n而summarize_gba/path_violations 命令格式如下： \n\n![summarize_gba/path_violations指令的输出结果格式示意图](resources/images/_xtop_faq_v3/img_page0045_fig0003.png) \n\n从以上两张图片中看到，不管是Count，Worst 还是TNS 都是可以对上的，\n当用户反馈两种方式的report 不一致时，大致有以下几种原因： \n① 首先应和客户明确当前summarize 命令与auto eco 命令所统计的timing \ntype 是否为同一类，避免出现auto eco 进行的是setup fix 而summarize 统计的是\nhold 结果 \n② 确认统计的额timing type 为同一种后，\n应和客户明确auto eco 所使用的\neco mode，避免出现auto eco 进行的是gba fix 而summarize 统计的是path report \n③ 以上两种情况均确认无问题后，请检查summarize 命令，是否在执行该\n命令时有添加一些option，如\"-io_only/-r2r_only/-exclude_path/-exclude_dont_tou\nch\",因当前auto eco 会将所有vio 的点均统计进来，但这里面可能存在着一些io\n pin/port 或dont_touch 等特殊vio 点，用户不希望再统计结果种看到，因此以上\n几个option 会对summarize 命令的统计结果产生影响，当用户出现该情况时，\n请\n对用户进行解释和说明。",
                "chunk_size": 529
            },
            {
                "doc_id": "_xtop_faq_v3_0071",
                "chunk_id": "_xtop_faq_v3_0071_0001",
                "summary": "",
                "keywords": "",
                "content": "# 5 Reports & Debugging\nQ13：split_net 的时候报了net has been touched by eco action\n这个Error，这个限制能解除吗？ \nA： \n该error 是在manual ECO 阶段,对同一根net，重复进行split net 操作导\n致的，因manual ECO 与用户间存在着互动场景，如断net->insert buffer->连\nnet，后续用户还会到GUI 上查看insert 后的buffer 位置及timing，为保证用\n户能够清晰且明确的知道哪些net 被手动split 了，避免重复的对原本同一根\nnet 重复做了多次split net，\n最后定位问题时出现异常，\n故这个限制不能解除，\nmanual ECO 本就是一个工具与用户之间互动的过程，用户如在split net 后认\n为split 效果不好，\n可以在GUI 上history 中，\n选择undo，\n再重新选择buffer，\n定义cap/length，重新进行split net。",
                "chunk_size": 210
            },
            {
                "doc_id": "_xtop_faq_v3_0072",
                "chunk_id": "_xtop_faq_v3_0072_0001",
                "summary": "",
                "keywords": "",
                "content": "# 5 Reports & Debugging\nQ14：优化setup 时，前一轮的post 结果与下一轮的pre 结果\n不一致，有哪些原因？ \nA： \n首先不论setup 还是hold，工具再在每轮eco 后自动打印出的pre 及post\n结果，前一轮的post 结果与下一轮的pre 结果，是百分百一致的，如下图： \n前一轮post 结果：\n\n![前一轮post结果的示意图](resources/images/_xtop_faq_v3/img_page0046_fig0001.png) \n\n下一轮pre 结果：\n\n![下一轮pre结果的示意图](resources/images/_xtop_faq_v3/img_page0047_fig0001.png) \n\n出现前一轮的post 结果与下一轮的pre结果不一致的情况，大概率是用户在log 中使用了summarize命令，加入了一些option导致的，如\"-io_only/-r2r_only/-exclude_path/-exclude_dont_touch\"，以上几个option会对summarize命令的统计结果产生影响。",
                "chunk_size": 237
            },
            {
                "doc_id": "_xtop_faq_v3_0073",
                "chunk_id": "_xtop_faq_v3_0073_0001",
                "summary": "",
                "keywords": "",
                "content": "# 5 Reports & Debugging\nQ15：当出现only_pin 不起作用，“设了很多only_pin，结果\n一个也没有修”，应该怎么办？ \nA： \n首先-only_pins 的含义为，\n在工具ECO 阶段，\n为解决setup/hold 违例问题，\n只在该pin 上进行了eco 动作，虽然设置了很多pin，但也许这些pin 实际并没\n有commit eco 动作，因此可能会出现一个也没修的现象。",
                "chunk_size": 104
            },
            {
                "doc_id": "_xtop_faq_v3_0074",
                "chunk_id": "_xtop_faq_v3_0074_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ1:XTop 怎么启动多线程加速？ \nA：请设置max_thread_number控制参数（建议设置为scenario的最大值）。 \nxtop > set max_thread_number 8 \n \n它指定了采用的多线程的thread 数目。 当大于1 的时候，工具会采用并行的方法去导入design文件、链接timing library、读入timing data/report 等。（但是在做时序优化的时候，仍然会是单cpu 的模式） \n\nmax_thread_number和scenario的最大值N的对数还会影响timing fix check license的数量：licenses = log2(N)  \n特殊地，leakage优化还会需要额外check一个license，所以：\n2个scenario的leakage优化需要1+1个license；\n8个scenario的leakage优化需要3+1个license。",
                "chunk_size": 190
            },
            {
                "doc_id": "_xtop_faq_v3_0075",
                "chunk_id": "_xtop_faq_v3_0075_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ2:如何获取XTop 的帮助信息？ \nA：在GUI 模式直接“F1”按键可以弹出Manual 窗口；或者在参数配置窗口按\n下“F2”按键。 \n在Shell 模式 \n      help command     命令获取命令帮助； \n      help_parameter 命令获取参数帮助。",
                "chunk_size": 85
            },
            {
                "doc_id": "_xtop_faq_v3_0076",
                "chunk_id": "_xtop_faq_v3_0076_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ3: 如何重定向命令输出到文件？ \nA：可以使用redirect 命令 \nxtop > redirect  -file  filename  {cmd} \n \n注意，对于非Tcl 命令，不能直接定向命令输出，可以采用下列方式： \nxtop > redirect  -file  filename  {exec  cmd}",
                "chunk_size": 81
            },
            {
                "doc_id": "_xtop_faq_v3_0077",
                "chunk_id": "_xtop_faq_v3_0077_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ4: 如何查看License 的情况？ \nA：XTop 的 release 包内，自带了 lmutil 工具，可以检查 license 的使用情\n况。  \n以2312 版本为例：icexplorer-xtop_2023.12_linux-\nx86_64_rhel6_20240130/license/ 目录下包括了下列工具： \n-  lmgrd \n-  lmutil \n⚫ 检查licenser server 版本: \n% .../icexplorer-xtop_2023.12_linux-x86_64_rhel6_20240130/license/lmutil lmstat \nlmutil - Copyright (c) 1989-2015 Flexera Software LLC. All Rights Reserved. \nFlexible License Manager status on Thu 3/28/2024 17:48 \n \nLicense server status: 59001@horn \n    License file(s) on horn: /work/lmtool/etc/license_horn.dat: \n      horn: license server UP (MASTER) v11.13.1 \n \nVendor daemon status (on horn): \n  empyrean: UP v11.13.1 \n \n \n \n \n \n \n \n⚫ 检查licenser 占用情况: \n% .../icexplorer-xtop-2019.12.formal-Linux-x86_64-20200426/license/lmutil lmstat -\na -c port@licenseserver \nUsers of XTop:  (Total of xxx licenses issued;  Total of xxx licenses in use) \n  \"XTop\" v2007.08, vendor: empyrean, expiry: 31-dec-2020 \n  floating license \n    ganzhsh s102 /dev/pts/114 (v2007.08) (horn/59001 19793), start Fri 6/19 17:16 \n...",
                "chunk_size": 476
            },
            {
                "doc_id": "_xtop_faq_v3_0078",
                "chunk_id": "_xtop_faq_v3_0078_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ5: 工具没内存hang 住，而cache memory 得不到释放怎么\n办？ \nA：但跑大规模的例子的时候，会出现由于内存不够，工具hang 的情况。而用\ntop 命令去报告，有很多cache memory 得不到释放，导致工具可用的free \nmemory 不够。 \n% free -m   (可查看当前内存使用情况) \n \n需要联系客户的IT 部门，管理员权限，进行下面的硬件调整方案： \n1. 建议 min_free_kbytes 设置为系統内存的5％，临时命令为cat 27033600 > \n/proc/sys/vm/min_free_kbytes，系统重启后恢复原值 \n2. 最好设置 sysctl -w vm.swappiness＝5，这个的用途是尽可能让系统把 \ncached 的memory 释放到free memory 里面去 \n3. 如果有可能，可以给server 挂一个SSD 的硬盘作为swap 空间，万一用到\nswap 区域，也会更快地swap \n当XTop 在读 timing data 的时候容易hang 住，根本原因在于Linux 的内存分\n为三级，free/cached/swap memory， \n程序总是使用 free memory，而系统不断的把 cached memory release 到free \nmemory; \n当free memory 设置较少的时候，系统没有按照XTop 的实际需求把 cached \nmemory 释放到free memory，而是一点点的释放， \n这样就不足与支撑大量timing data，就看起来hang 住了。 \n缓解这个hang 住的方案就是把free memory 设的足够大，能够支持大量读入\ntiming data，然后系统度不断的释放cached memory 到 free memory， \n这样虽然不能够跟free memory 足够的时候那种全速，但也可以高速的读数据，\n解决hang 住的问题。",
                "chunk_size": 404
            },
            {
                "doc_id": "_xtop_faq_v3_0079",
                "chunk_id": "_xtop_faq_v3_0079_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ6: exec 报错“couldn't fork child process: not enough memory”\n怎么办？ \nA：在XTop 内部运行set Time [exec date +%Y%m%d]，会报错“couldn't fork \nchild process ： not enough memory” \nxtop > set Time [exec date +%Y%m%d] \n \nXTop 里利用exec fork 进程偶尔会报内存不足的情况，有可能跟swap 不足有\n关。 可以用以下命令替代： \nxtop > set curtime [clock seconds] \nxtop > set Time [clock format $curtime -format {%Y_%m_%d_%H_%M_%S}] \n#%Y,%m,%d,%H,%M,%S 分别表示年月日时分秒。",
                "chunk_size": 173
            },
            {
                "doc_id": "_xtop_faq_v3_0080",
                "chunk_id": "_xtop_faq_v3_0080_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ7:hist 默认只能记住前20 条历史命令，想要再往前找如何修\n改历史记录上限？ \nA：受tclsh 的限制，默认条件下 history 历史列表中会记录前20 条命令。可\n以用下列命令来增加history 的上限： \nxtop > history keep XXX",
                "chunk_size": 79
            },
            {
                "doc_id": "_xtop_faq_v3_0081",
                "chunk_id": "_xtop_faq_v3_0081_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ8：XTop 在进行timing eco 时，option \"-effort\"的合法值都有\n哪些，他们的区别是什么？ \n-effort 的合法值，共有\"low medium high ultra_high extreme_high\",从左至\n右它们的迭代次数不同，\neffert 越高迭代次数越多，\n需要时间更长，\n优化效果更\n好。在策略上不同的effort 间没有区别",
                "chunk_size": 93
            },
            {
                "doc_id": "_xtop_faq_v3_0082",
                "chunk_id": "_xtop_faq_v3_0082_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ9：在write_design_changes 时，工具报错：\"Error: Current \nECO action may create new logical port\"时，应如何继续？ \nA： \n导致该问题主要是因为当前eco action 中，有部分操作存在跨hierarchy\n的现象，需要创建logical port/pin，针对这种情况，有两种办法可以解决： \n1. write_design_changes -write_atomic_command \n这种方式将把所有的命令全部写出为atomic 命令，用来适配logical \nport/pin 的创建 \n2. write_design_changes -force \n这种方式还是写出macro 命令，只是在需要创建logical port/pin 时，\n将会转换为atomic 命令 \nNote：\n因该方法写出的eco 命令中包含了marco 和atomic 命令，\npr tool\n再吃回该脚本时，\n可能会因为marco 和atomic mode 来回切换而导致runtime\n过长，如出现上述频繁切换的情况，可在write_eco_action 时添加option \n-reorder，\n该option 将会把所有atomic 命令全部放至最后进行source，\n减\n少因mode 频繁切换导致的runtime 增加 \n \n在CUI mode 下,因不同版本的pr tool 中crate logical port/pin 的命令\n前后存在着区别，所以建议在写出时，添加option -version，来控制写出\n的命令的适配版本，当-version value 大于21.1 时，会输出create_hport\n命令。为了兼容之前的输出，version 默认值暂时设为0.0，请各位AE 同事\n在使用前，提前确认好客户当前pr tool 的版本。",
                "chunk_size": 362
            },
            {
                "doc_id": "_xtop_faq_v3_0083",
                "chunk_id": "_xtop_faq_v3_0083_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\n\nQ10: 为什么XTop 计算的Leakage power 跟P*T 对不上？ \nA:  \n首先leakage power 的计算与state 强相关，cell 工作在不同的state \ncondition 下会呈现不同的leakage power value \n⚫ STA leakage power 计算行为： \n在STA 中，一个cell 的leakage power 的计算极其复杂，他与state \nprobability 强相关，大致计算方法为： \n1. 对于一个4 输入的combination cell 来说，它的state 可能为2\n4，\n共16 种condition，如下表 \nA1 \tA2 \tB1 \tB2 \n1 \t1 \t1 \t1 \n1 \t1 \t1 \t0 \n1 \t1 \t0 \t1 \n1 \t1 \t0 \t0 \n1 \t0 \t1 \t1 \n1 \t0 \t1 \t0 \n1 \t0 \t0 \t1 \n1 \t0 \t0 \t0 \n0 \t1 \t1 \t1 \n0 \t1 \t1 \t0 \n0 \t1 \t0 \t1 \n0 \t1 \t0 \t0 \n0 \t0 \t1 \t1 \n0 \t0 \t1 \t0 \n0 \t0 \t0 \t1 \n0 \t0 \t0 \t0 \n \n2. 在STA 工具中会分别计算上述16 种状态下的leakage power value，\n并与其对应的state probability 相乘，即每一个condition 的\nleakage power 为： \nstate （cell leakage power） = leakage power value * state \nprobability \n3. 根据上式中的计算结果，将16 中state 下的leakage power 相加，\n最后获得该cell 在当前design 中的leakage power。 \n \n⚫ XTop leakage power 计算行为： \n首先因当前XTop 中的大部分pin attribute 及cell attribute 均使用dump\n脚本得来，\n但对于state probability 这一指标，\n在P*T 中并没有相关attribute\n能够使用脚本进行dump，故当前XTop 中的leakage power 计算方法无法做到与\nP*T 中完全一致，但总体leakage power 的变化趋势可以做到与P*T 中一致。 \n1. 因无法像P*T 中一样对一个cell 进行by state 的leakage power 的精\n准计算，故当前XTop 中的leakage 评估较为粗糙 \n2. 在进行cell swap 时，\n工具会选择一个更高阈值电压的cell进行leakage \npower 评估，目前只会粗糙的取遇到的第一个state，作为该cell 的\nleakage power 进行比较",
                "chunk_size": 624
            },
            {
                "doc_id": "_xtop_faq_v3_0084",
                "chunk_id": "_xtop_faq_v3_0084_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ11：Turbo/Pro mode 对速度的提升大致有多少？ \nA： \n首先应明确Turbo/Pro mode 的区别，turbo mode 是在sta 中dump timing \ndata 阶段，\n通过减少不必要的数据提取，\n进而缩短runtime，\n而pro mode 是\n在turbo mode 的数据基础上，\n对工具内部数据结构及内存管理机制的优化，\n在turbo mode 减少runtime 的基础上，进一步降低mem cost，也就是说，\n在runtime 上，turbo 和pro mode 基本无差别，具体的turbo 和pro mode 的速度提升数值，可以参考introduction slide 中的第4 页intro_slide。",
                "chunk_size": 147
            },
            {
                "doc_id": "_xtop_faq_v3_0085",
                "chunk_id": "_xtop_faq_v3_0085_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ12：用户design 是pba 的，是不是只需要用report_pba_data\n_for_iceplorer 导出的文件？ \n \nA： \n不可以只用report_pba_data_for_iceplorer 命令dump timing data，该命令只会\n将指定数量的pba mode 下的timing path 写出到<scenario>_timing_rpt.txt.gz 文件\n中,但XTop 在ECO 阶段需要load 更多timing 信息，如pin attribute，case value，\ntotal cap 等信息，故需配合report_scenario_data_for_iceplorer 命令共同使用，若\n用户只希望进行pba mode 下的timing fix，dump 流程应如下： \nsta_tool > report_scenario_data_for_icexplorer -scenario_name func_slow \\ \n-dir sta_timing_data \nsta_tool > report_pba_data_for_iceplorer -scenario_name func_slow \\ \n-dir sta_timing_data",
                "chunk_size": 204
            },
            {
                "doc_id": "_xtop_faq_v3_0086",
                "chunk_id": "_xtop_faq_v3_0086_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ13: 如果design 已经插满了filler 单元，xtop 做完eco 能自动回填吗？ \nA: \n针对以上情况，xtop 在不同mode 下的行为存在着区别，首先 \n在normal mode 下： \n如果当前design中已经插满了filler，\n正常情况下，\n工具只能进行swap vt，\n即不改变原有cell 位置，只进行LVT/SVT/HVT 的互换，但在某些先进工艺下，\n因vt rule 的存在，不同vt cell 可能也存在着legal 时会挪动位置的现象，因\n此可能swap vt 也做不了 \n综上，为了提升工具的兼容性，减少用户再回到pr tool 中remove filler\n后再dump db 的迭代时间，\nxtop 提供了一个command：\n\"set_removable_fillers\",\n帮助用户直接在xtop 中将filler cell 移除，具体用法如下： \nxtop > link_reference_library ... \nxtop > set_removable_fillers {FILLX2 FILLX4 DCAPX8 DCAPX12} \nxtop > import_design \n \nNote: 该命令必须在link_reference_library 之后，import_design 之前进行设置，否则无效 \n设置了该命令后，工具会自动移除当前design 中的filler cell，此时即可正常插入cell，且在写出的脚本中，插入功能cell 位置的filler cell 也会添加对应命令进行移除，但工具仅会对filler 进行移除，不会进行回填，大致效果如下图： \n\n![使用set_removable_fillers指令后工具不会进行filler回填的示意图](resources/images/_xtop_faq_v3/img_page0055_fig0001.png) \n\n如上图所示，对一个buffer 进行size up 后，实际D16 buffer 右侧还空余了一部分空间，但此时xtop 不会进行filler 回填，将该区域填满，用户可返回到pr tool 中，进行此区域的回填。 \n在postmask eco mode 下： \n工具可以自动的进行filler cell 的回填。",
                "chunk_size": 471
            },
            {
                "doc_id": "_xtop_faq_v3_0087",
                "chunk_id": "_xtop_faq_v3_0087_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ14： 优化完clock 上的drv 之后，还能继续优化data path\n上的drv 吗？ \nA： \n可以，默认情况下工具只进行data path 上的drv 优化，若需进行clock 上\n的优化，请配合option -on_clock 使用，以fix transition violation 为例：\n \nxtop > fix_transition_violations -buffer_list $buf_list -on_clock \nxtop > fix_transition_violations -buffer_list $buf_list",
                "chunk_size": 105
            },
            {
                "doc_id": "_xtop_faq_v3_0088",
                "chunk_id": "_xtop_faq_v3_0088_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ15：什么情况下会把split_net 动作用原子命令输出？有判\n别标准吗？如果判别标准是net 跨hierarchy 就用原子命令输\n出，这个判别标准是不是过于严格了？导致有些本来可以用\necoAddRepeater 的命令也被错杀掉了？ \nA： \n当buffer 处于不同logical hierarchy 的多个pin 时就需要输出原子命令。\nxtop 曾经也试过xtop 真的create logical port 了才输出原子命令，但是其他\n工具吃macro 命令的时候会报错，\n所以又改回了严格的判断。\n另外其他工具放的\n逻辑层次可能跟xtop 不一致，未必是吃netlist 脚本的时候报错，有可能吃\nphysical 脚本的时候名字对不上。",
                "chunk_size": 184
            },
            {
                "doc_id": "_xtop_faq_v3_0089",
                "chunk_id": "_xtop_faq_v3_0089_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ16: XTop 可以设false path 吗？ \nA: \n不可以，XTop 不具备path 分析功能，因此无法设置false path，如果用户\n有此种需求，建议提前在sta tool 中进行设置，设置完成后，再dump timing \ndata.",
                "chunk_size": 67
            },
            {
                "doc_id": "_xtop_faq_v3_0090",
                "chunk_id": "_xtop_faq_v3_0090_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ17： XTop 里面能不能报出指定path 做了哪些eco action？ \nA： \n当前工具还无法报出指定path 的所有eco action，主要原因是对应的end \npoint 可以是多个，打印出来的注释会有很多行，其次在write_design_change\n阶段，这些点是没有存的，如果开放的话，可能会因为要存的数据太多而导致内\n存及runtime 暴涨，对工具的影响较大",
                "chunk_size": 103
            },
            {
                "doc_id": "_xtop_faq_v3_0091",
                "chunk_id": "_xtop_faq_v3_0091_0001",
                "summary": "",
                "keywords": "",
                "content": "# 6 General Usage\nQ18： XTop 中有很多fix 的功能，有没有一些推荐的方法，可\n以放在一个iteration 里修的这种建议？ \nA： \n因不同的工艺，\n不同的芯片应用场景，\n以及设计规模的差异，\n大部分的design\n都是case by case 的，很难总结出一套适用于大部分设计的eco 方法",
                "chunk_size": 74
            },
            {
                "doc_id": "_xtop_faq_v3_0092",
                "chunk_id": "_xtop_faq_v3_0092_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ1: XTop 中一些常用的内部变量 \nset output_delay_change_script true \n用于在fix 命令后在sta_log 目录输出anno arc delay change，\n以便观察delay \nchange 是否异常，可以从pt 读入进一步验证。  \nset pocvm_logic_depth_scale_factor 0.5 \n一般和extra derate 配合使用，pocv 情况下，在fix hold/leakage 时对logic \ndepth 做scaling 保护setup margin。  \nset scan_at_new_pin true \n允许在xtop 新插入的buffer 前继续插buffer，默认是不允许的。  \nset allow_split_cross_hier_net false \n是否允许对cross physical hierarchy net 做split net，当split net 出现\ncrash，可以尝试设置false 关闭。  \nset sta_debug_path Path_xxx  \n设置后会在sta_log 目录输出对应path 的evaluate 信息，用于debug path 计\n算，使用时配合only_pin 或者path_list。 \nset next_level_onpath_gain_factor 0.4 \n仅用于fix setup，设得越大（最大是1），onpath gain 越大，发现gain 计算\n较小，又想使用方案，可以结合gain threshold 和这个变量。  \nset off_delta_scale_factor 2.0 \n一般用于fix setup，\n在size cell 时调整offpath gain，\n默认1.0，\n设的越大，\noffpath gain 计算越悲观，相应的方案就会减少，一般用于offpath gain 估算\n不准导致slack变差的情况。  \nset pocv_transition_sigma_number 2 \n在\ntransition \nsigma\n打开（也就是\npin \ntiming\n文件存在\n“#timing_enable_slew_variation true”时），默认3*sigma，利用这个变量\n可以调整为任意sigma。  \nset stat_cell_arc_count 10 \n在info log 中打印每个candidate evaluate 的具体时间，用于观察存在较大\narc 数和evaluate 时间慢的问题。  \nset disable_use_dff_alt_pin false \n在fix hold/setup size DFF 时，默认会scan alternative pin，当计算结果\n异常时可以尝试关闭。  \nset strict_power_domain_check false \n用于insert buffer，默认为true，设false 后，当net 所有leaf pin 的power \ndomain 一致时，无论如何都允许插入buffer，并且也允许把部分level \nshifter/isolation cell 按照普通cell 处理。  \nset update pin ccs cap false\n关闭ccs pincap 计算，结果异常时可调整。 \nset dynamic_power_gain_threshold 0.05 \n调整opt_dynamic_power 时的gain percentage，\n默认0.03，\n可以过滤一些gain\n很小的方案。 \nset new_net_arc_trace true \n在build timing graph 前使用，\n会自动调整不正确的port 方向，\n以保证能trace\n通所有path。最好还是能修改netlist 保证port 方向正确，应急使用。",
                "chunk_size": 640
            },
            {
                "doc_id": "_xtop_faq_v3_0093",
                "chunk_id": "_xtop_faq_v3_0093_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ2: 使用turbo mode dump timing data 时缺少transition 及\ncap vio 信息，应如何解决？ \nA：\n默认情况下为加速数据dump 的时间，\n在dump 脚本中会默认不dump transition\n及cap 的vio 信息的，如果用户希望修transition/cap，可在dump 数据时添加\noption -include_tran_vio 和 -include_cap_vio，例： \nsta_tool >  report_scenario_data_for_icexplorer -include_tran_vio -include_cap_vio \n \nNote: \n添加上述两个option，\n因工具会对存在vio 的点进行all_fanin/fanout 的trace，\n故在整体dump 时间上将会增加，所以这两个option 要看剩余violation 多不\n多，不多的话用turbo mode 收益是比较高的；但如果很多，经历过\nall_fanin/fanout 的多轮trace，\n其实最后大部分甚至所有数据都会dump 出来，\n反而增加了trace 时间，\n收益就不大了；\n建议以上两option 还是要看情况使用。",
                "chunk_size": 230
            },
            {
                "doc_id": "_xtop_faq_v3_0094",
                "chunk_id": "_xtop_faq_v3_0094_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ3: 当使用dump 脚本从sta tool 向外dump 数据太慢时，有\n什么方法可以加速dump 过程？ \nA： \n当前我们在report_scenario_data_for_icexplorer 时是有 option -parallel\n可以控制是否使用多线程dump 数据的 \n多线程的数量受STA tool 中的multi-thread 参数控制",
                "chunk_size": 82
            },
            {
                "doc_id": "_xtop_faq_v3_0095",
                "chunk_id": "_xtop_faq_v3_0095_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ4: 为什么auto fix 时显示的buffer list summary 中min/max \ndelay 与get_tmlib_cell_property 报出来的数值不一致？ \nA： \n首先auto fix所列出的buffer list summary，\n是基于如下取值原则进行max/min \ndelay 定义的： \nset_parameter tmlib_table_sample_method  fon \nset_parameter tmlib_fanout_load 4 \nset_parameter tmlib_arc_evaluation_principle average \nset_parameter tmlib_cell_evaluation_principle average  \nset_parameter tmlib_edge_evaluation_principle average \n且这种默认取值方式是当前是不可进行修改的，\n当然这个summary 只是给用户一\n个大致参考，看看这些buf 在不同sce 下的ratio，真正eco 的时候都是用真正\n的tran 和load.",
                "chunk_size": 178
            },
            {
                "doc_id": "_xtop_faq_v3_0096",
                "chunk_id": "_xtop_faq_v3_0096_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ5: XTop 中如何给某一类型的cell 设置halo？ \nA： \n在某些先进制程下，\n尤其在N7,N5 甚至N3 工艺中，\n因为double pattern/triple \npattern 或via pillar 等设计约束，常常会对某些master cell 定义一些特殊\n的spacing rule，要求这些cell 在place 阶段的上下左右各边的间距，等同于\n为这些cell 设置了placement halo，一般情况下，这些特殊的rule 会通过一\n个par.lef 文件，对cell edge 进行定义，当前XTop 也是可以正常吃进来这个\n文件，看到这些rule 的，在做legal 时，会将spacing rule 考虑进来，但在某\n些特殊情况下，如via pillar 的rule，可能不会在par.lef 中有所描述，故因\n此需要对std cell 设置一些customized rule，这种方法当前也可在xtop 中进\n行实现，例： \n\n![对mastercell进行左右各3个site大小，上下各1个row大小的placement约束的示意图](resources/images/_xtop_faq_v3/img_page0061_fig0001.png) \n\n如上述图片所示，想要对一个mastercell 进行左右各3个site大小，上下各1个row大小的placement约束，可使用如下命令组合进行约束： \nFor left and right rule： \nxtop > set_placement_spacing_label -name halo_side -side both -ref_cells \n[get_ref_cells BUF*] \nxtop > set_placement_spacing_rule -labels {halo_side} {0 2} -halo  \n \n \nFor bottom and top rule： \nxtop > set_placement_spacing_label -name BUF_top -vertical_side top -ref_cells \n{get_ref_cells BUF*} \nxtop > set_placement_spacing_label -name BUF_btm -vertical_side bottom -\nref_cells {get_ref_cells BUF*} \nxtop > set_placement_spacing_label -name normal_top -vertical_side top -ref_cells \n{get_ref_cells *} \nxtop > set_placement_spacing_label -name normal_btm -vertical_side bottom -\nref_cells {get_ref_cells *} \nxtop > set_placement_spacing_rule {0 0} -unit micron -labels {BUF_top \nnormal_btm} \nxtop > set_placement_spacing_rule {0 0} -unit micron -labels {BUF_btm \nnormal_top} \n \n \n \n \nxtop",
                "chunk_size": 527
            },
            {
                "doc_id": "_xtop_faq_v3_0097",
                "chunk_id": "_xtop_faq_v3_0097_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ6：为什么有时候在XTop 里man 会不工作？ \nA：正常情况下，xtop 的manual 均能够正常打开并查询，当遇到无法工作的情\n况，建议首先确认，xtop 当前运行下的机器资源，mem 及cpu 情况，以及确认\nxtop job 的提交方式是否为bsub 方式，bsub 方式在某些特殊情况下，无法开启\n交互模式，有可能存在这种问题，需与客户IT 进行确认，如果在local 机器下\n依然无法man command，请直接联系PE/RD",
                "chunk_size": 130
            },
            {
                "doc_id": "_xtop_faq_v3_0098",
                "chunk_id": "_xtop_faq_v3_0098_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ7：Turbo mode 是否支持tps 流程？ \nA: \n支持,工具在2018.12 版本后，已提供从tps 中dump turbo mode 的脚本，详细\n的请查看,<xtop_pack>/utilities/sta/t*s_util2_turbo_mode.tcl",
                "chunk_size": 73
            },
            {
                "doc_id": "_xtop_faq_v3_0099",
                "chunk_id": "_xtop_faq_v3_0099_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ8:  XTop GUI 中，net 上的via 看不到，是丢失了什么信息\n吗？ \nA： \n为减少不必要的数据所导致的GUI 界面卡顿，\nXTop 在读取def 阶段，\n会自动skip\n掉neet 上的via 信息，只展示出metal shape 的连接，以减少design setup 阶\n段的runtime",
                "chunk_size": 92
            },
            {
                "doc_id": "_xtop_faq_v3_0100",
                "chunk_id": "_xtop_faq_v3_0100_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ9: std cell 内部的blockage 在GUI 界面上为什么无法显\n示？ \nA： \n大体原因同7-Q9 一致. \n从一个ECO 工具的角度来说，GUI 只是帮助用户快速了解和明确，当前violati\non 点在layout 上的具体位置，\n及相关的net connection，\n这些已经足够用户进\n行manual eco 了，XTop 不是PR 工具，读入并存储太多对legal 影响不大的ph\nysical 信息，会导致工具内部的代码冗余，在用户端的表现也会呈现出越来越\n卡，综上所述，cell 内部blockage 对于pr tool 来说很重要但对ECO 工具来\n说，并无太大意义，故在读取数据时，工具会skip 这部分信息。 \n \n从实际使用的整体ECO 后向流程来说，在极个别情况下，也有可能因为XTop 看\n不到内部的blockage，而导致legal 阶段摆的cell 位置不是最优的，比如blo\nckage 包完后，只能左侧出pin，工具却将cell 挪到右侧，这样就增加了不必要\n的走线长度，\n增加pr rerouting 的时间，\n甚至会出现pin 绕线绕不出来的现象，\n但总体来说这种情况不多，eco 工具的首要目标还是在1-3 轮的迭代中，解决8\n0%以上的时序违例，同时在physical 层面保证不出现place 相关的DRC 问题，\n至于routing 相关，在pr tool 中做会更加有效。",
                "chunk_size": 355
            },
            {
                "doc_id": "_xtop_faq_v3_0101",
                "chunk_id": "_xtop_faq_v3_0101_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ10：没有反标timing 数据的pin 上能设置don’t touch 属性\n吗？ \nA： \n没有反标timing 数据的pin，在xtop 中会分为三种情况： \n① 该pin 在pin slack file 中没有反标信息，在pin timing file 中有\n反标信息，此时工具可以正常对该pin 设置dont touch，且使用command，get_dont_touch_pins 也能获得信息，详细如下图： \n\n![pin slack file 中没有反标信息的示意图](resources/images/_xtop_faq_v3/img_page0063_fig0001.png) \n\n![pin timing file 中有反标信息的示意图](resources/images/_xtop_faq_v3/img_page0063_fig0002.png) \n\n![使用get_dont_touch_pins指令能获得信息的示意图](resources/images/_xtop_faq_v3/img_page0063_fig0003.png) \n\n② 该pin 在pin slack file 中有反标信息，在pin timing file 中没有\n反标信息，此时工具可以正常对该pin 设置dont touch，且使用command，get_dont_touch_pins 也能获得信息，详细如下图： \n\n![pin timing file中没有反标信息的示意图](resources/images/_xtop_faq_v3/img_page0063_fig0004.png) \n\n![使用get_dont_touch_pins指令能获得信息的示意图](resources/images/_xtop_faq_v3/img_page0063_fig0005.png)\n\n③ 该pin 在pin slack file 及pin timing file 中均没有反标信息，此时工具在read_timing_data 阶段就会报出error，且无法继续设置dont_touch pin，详细如下图：\n\n![xtop工具在read_timing_data阶段报错的示意图](resources/images/_xtop_faq_v3/img_page0064_fig0001.png)",
                "chunk_size": 424
            },
            {
                "doc_id": "_xtop_faq_v3_0102",
                "chunk_id": "_xtop_faq_v3_0102_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ11: 如果MIB 的pin，有部分被用set_instance_black_box设为了black box，那剩下的pin 能设上dont touch 属性吗？ \nA: \n剩下的MIB pin 可以设置为dont_touch 属性，且能够使用命令get_dont_touch_pin 得到，在fix timing 的时候也会标记dont touch 的fail reason",
                "chunk_size": 83
            },
            {
                "doc_id": "_xtop_faq_v3_0103",
                "chunk_id": "_xtop_faq_v3_0103_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ12：XTop 支持Hyperscale 吗？ \nA： \n不支持 \n什么是hyperscale？ \n对于大型的芯片设计，\n层次化的顶层flatten 时序分析会消耗过大的内存资\n源和运行时间。为了去解决这个问题，可以分层次化地去分析每个blocks. \nHyperScale 技术是一种先进的方法，它使用单独的运行来分析block 级和top 级部分，并准确地处理top 级和low-level 块之间的定时接口。该技术提供\n了全平面分析的准确性，同时使用了减少的运行时和内存占用的分层块级分析。\n详细的请参考STA tool UG.",
                "chunk_size": 156
            },
            {
                "doc_id": "_xtop_faq_v3_0104",
                "chunk_id": "_xtop_faq_v3_0104_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ13：XTop 只能处理常规的setup/hold violation 吗，是否能\n处理用户自定义的timing constraints？ \nA： \n当前还不能处理用户自定义的timing constraints，对于特殊的timing \nconstraint，\nXTop 均会将其转换为setup/hold 进行处理，\n如data-to-data check，如下图所示：\n\n![对于特殊timing constraint，XTop转换为setup/hold来进行处理的示意图](resources/images/_xtop_faq_v3/img_page0065_fig0001.png)",
                "chunk_size": 124
            },
            {
                "doc_id": "_xtop_faq_v3_0105",
                "chunk_id": "_xtop_faq_v3_0105_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ14: 如何保证verilog 和def 是匹配的？ \nA: \n通常情况下，用户的verilog及def往往会选择直接从pr tool中进行dump，这种情况下，pr tool一般会直接以当前design 的top name来为verilog及def命名，这种情况下，只需找到名字一致的verilog及def文件即可判断为匹配。 \n在某些特殊情况下，用户可能会对verilog 及def 文件进行了重命名，或两文件由不同EDA tool 写出。此时，需分别打开两文件，查看文件信息，来确定当前design name。具体方法如下： \ndef 中定义design name的代码行所在位置可以按下图所示找到： \n\n![def文件中design name定义所在代码行位置的示意图](resources/images/_xtop_faq_v3/img_page0065_fig0002.png) \n\n而verilog中定义top design的位置较为复杂，需按照调用关系，逐级寻找module name，最终找到top module来判断。但通常来讲，top module基本都会定义在文件的末尾，可以先直接跳转至文件末尾进行搜索，看能否找到与def相匹配的design name，如下图所示：\n\n![verilog文件末尾top module定义所在代码行位置的示意图](resources/images/_xtop_faq_v3/img_page0066_fig0001.png)",
                "chunk_size": 301
            },
            {
                "doc_id": "_xtop_faq_v3_0106",
                "chunk_id": "_xtop_faq_v3_0106_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ15:  XTop 能follow sta 工具的don’t use 设置吗？ \nA: \n不能，如果用户想在xtop 中honor sta 中的dont use 属性，建议将sdc 中\n的dont use 命令提取出来，在xtop 中source 一遍",
                "chunk_size": 71
            },
            {
                "doc_id": "_xtop_faq_v3_0107",
                "chunk_id": "_xtop_faq_v3_0107_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ16：如果PR 写出的domain 信息跟upf 冲突，xtop 怎么处\n理？ \nA： \n出现以上情况，建议从pr tool 写出upf 信息时，添加option \"-1801\"",
                "chunk_size": 63
            },
            {
                "doc_id": "_xtop_faq_v3_0108",
                "chunk_id": "_xtop_faq_v3_0108_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ17：优化hierarchy design 时，输出的脚本是flatten 的还\n是hierarchy 的？ \nA： \n针对hierarchy design，输出的eco 脚本除了给P*T 应用的外，其他tool\n脚本均为hierarchy，只有p*t 会写出flatten 脚本，这主要是与该工具的分析\n模式有关",
                "chunk_size": 87
            },
            {
                "doc_id": "_xtop_faq_v3_0109",
                "chunk_id": "_xtop_faq_v3_0109_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ18：为什么P*T 格式的ECO 脚本，physical 的内容是空的？ \nA： \n对STA 工具来说，因其并不具备physical 能力，故在ECO 输出阶段，并么\n欸有相关physical 信息需要输出，只需进行网表内容的改动。",
                "chunk_size": 74
            },
            {
                "doc_id": "_xtop_faq_v3_0110",
                "chunk_id": "_xtop_faq_v3_0110_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ19：GUI 界面上的path list，为什么有的path 被划掉了？ \nA： \n出现这种情况主要是因为用户设置了unreasonable_negative_slack： \nxtop > set_parameter unreasonable_negative_slack {-1} \n \n在GUI 上会将所有slack 小于-1ns 的path，标注为删除线，如下图所示：\n\n![GUI上将所有slack小于-1ns的path标注为删除线的示意图](resources/images/_xtop_faq_v3/img_page0067_fig0001.png)",
                "chunk_size": 123
            },
            {
                "doc_id": "_xtop_faq_v3_0111",
                "chunk_id": "_xtop_faq_v3_0111_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ20：做完ECO 优化后，GUI 界面上的path list 里，为什么有\n的path 标红了，有的path 标绿？ \nA： \n如下图所示：\n\n![GUI界面path list中有的path标红，有的path标绿的示意图](resources/images/_xtop_faq_v3/img_page0068_fig0001.png) \n\n仔细观察，不难发现，标红的path 意味着，本轮eco 后，出现了original \nslack < current slack 的情况，\n即所谓break setup/hold 的情况，\n标绿的path\n意味着original slack > current slack,即本轮eco 下来，工具进行了正向的eco",
                "chunk_size": 157
            },
            {
                "doc_id": "_xtop_faq_v3_0112",
                "chunk_id": "_xtop_faq_v3_0112_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ21： XTop 能够在layout 界面上分别highlight path 的\nlaunch 和capture 部分吗？ \nA： \n目前还没有命令或button 能够直接show 出path 的Launch 和capture，用\n户可以通过在GUI 上从startpoint 开始，利用highlight connection 功能，逐\n级trace，找到与之有连接关系的Launch 和capture path。",
                "chunk_size": 91
            },
            {
                "doc_id": "_xtop_faq_v3_0113",
                "chunk_id": "_xtop_faq_v3_0113_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ22： XTop 里可以用shell 的cmd 吗？ \nA： \n通常，EDA 工具会提供自己的脚本语言（如Tcl）来与工具交互，而不是直接\n使用操作系统级别的shell 命令。XTop 当前支持用户使用tcl 语言进行交互，\n同时也支持一些较为简单的shell command，如ls、pwd 等，但如果确实有需要\n在xtop 的tcl 环境下执行shell command，建议使用exec 配合shell 命令使\n用。",
                "chunk_size": 123
            },
            {
                "doc_id": "_xtop_faq_v3_0114",
                "chunk_id": "_xtop_faq_v3_0114_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ23：XTop 怎么识别voltage area？ \nA：\n大部分应用场景下，用户只需读入region file 即pd file，xtop 就可以正\n确识别不同的voltage area，但在某些特殊场景下，如一些复杂的rule，一个\n普通buff 被当作了level shifter，这种rule 可能没有在pd file 种定义，因\n此xtop 需要解析upf 中的信息，进行识别。 \n综上，pd file 在multi-power domain 设计中必须要读，upf 在大多数情况\n下可以不读，但还是建议用户给上。可以使用命令import_power_domain来import power domain configuration from UPF and region file",
                "chunk_size": 140
            },
            {
                "doc_id": "_xtop_faq_v3_0115",
                "chunk_id": "_xtop_faq_v3_0115_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ24：在XTop 模式下，能touch file 吗？ \nA： \nXTop 当前支持用户使用tcl 语言进行交互，如果确实有在xtop 中touch file 的需要，请基于tcl 语法进行创建，如使用如下代码：\nxtop > exec touch test_file\n结果如下图所示：\n\n![使用tcl语法touch file的结果示意图](resources/images/_xtop_faq_v3/img_page0069_fig0002.png)",
                "chunk_size": 112
            },
            {
                "doc_id": "_xtop_faq_v3_0116",
                "chunk_id": "_xtop_faq_v3_0116_0001",
                "summary": "",
                "keywords": "",
                "content": "# 7 Appendix\nQ25：\n XTop 在run 的时候，\n能不能先吃了一个我自己手修timing\n的脚本，然后再继续后边的动作呢？ \nA： \n不可以，一是因为XTop 本身就是ECO 工具，本身不具备timing 分析能力，\n二是手修之后的timing 情况可能会变得更加复杂，还需要在STA 中重新update \ntiming 后再dump 数据给XTop。",
                "chunk_size": 92
            }
        ]
    },
    {
        "source": "_xtop_training",
        "amount": 134,
        "chunked": true,
        "knowledge": [
            {
                "doc_id": "_xtop_training_0001",
                "summary": "",
                "content": "![Page 1 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0001_fig0001.png)\n\nDescription of slide page 1:\n### ICExplorer-XTop\n\n#### Efficiency-Driven, High Capacity Timing ECO\n\n- **Large Capacity**\n  - 100M+ instances / 100+ scenarios\n  - for large hierarchical SoC design\n\n- **Physical Engine for Advanced Process**\n  - Handle complex physical constraints\n  - Tape-out proven on advanced process\n\n- **Automatic & Interactive ECO**\n  - Setup/hold/leakage-power/area/transition/capacitance max-fanout/long-wire/SI/glitch...\n  - Interactive ECO\n  - Clock ECO\n  - Post-mask ECO\n\n#### Workflow Diagram\n\n- **Input:**\n  - STA or SPICE\n  - Layout (Verilog LEF/DEF)\n\n- **Empyrean XTop™**\n  - Processes timing data and layout information\n\n- **Output:**\n  - Netlist ECO Scripts\n  - QoR Reports\n  - P&R ECO Scripts\n\n- **Additional Outputs:**\n  - setup/hold/max-transition/max-capacitance/\n  - max-fanout/long-wire/leakage power/area/SI...\n\n---\n\n**Empyrean All Rights Reserved**\n\n**Slide Number:** 2",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0001_fig0001.png"
                ],
                "chunk_size": 297,
                "chunk_id": "_xtop_training_0001_0001"
            },
            {
                "doc_id": "_xtop_training_0002",
                "summary": "",
                "content": "![Page 2 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0002_fig0001.png)\n\nDescription of slide page 2:\n## XTop Flow\n\n### Design Setup\n- **Import Design**\n  - This step involves importing the design into the system.\n- **MMMC Config.**\n  - Configuration of Multi-Million Metal Cells (MMMC) is performed here.\n- **Read Timing Data**\n  - Timing data is read from the imported design.\n\n### Timing Optimization\n- **Auto Timing Opt.**\n  - Automatic timing optimization is carried out.\n- **Timing Analysis**\n  - Timing analysis is performed to identify any issues or areas for improvement.\n- **Manual ECO**\n  - Manual Engineering Change Orders (ECOs) are applied if necessary.\n- **ECO Out (write design changes)**\n  - The final step involves writing the design changes back to the system.\n\nThe flowchart shows a clear process from design setup to timing optimization, with options for both automatic and manual adjustments.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0002_fig0001.png"
                ],
                "chunk_size": 216,
                "chunk_id": "_xtop_training_0002_0001"
            },
            {
                "doc_id": "_xtop_training_0003",
                "summary": "",
                "content": "![Page 3 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0003_fig0001.png)\n\nDescription of slide page 3:\n## Contents\n### How to Use XTop\n\n1. **Data Preparation**\n2. **Design Setup**\n3. **Timing Fix**\n4. **Appendix**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0003_fig0001.png"
                ],
                "chunk_size": 73,
                "chunk_id": "_xtop_training_0003_0001"
            },
            {
                "doc_id": "_xtop_training_0004",
                "summary": "",
                "content": "![Page 4 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0004_fig0001.png)\n\nDescription of slide page 4:\n### Required Files\n\n- **LEF Files**\n  - including technology LEF, std cells and macros\n- **Verilog**\n  - Netlist\n- **DEF Files**\n- **Power Domain Files**\n  - voltage area floorplan info for multiple power domain design\n- **Lib Files**\n  - the timing lib files (from foundry)\n- **Timing Data Files**\n  - timing info from STA sessions\n\n### Scripts provided in package:\n\n- `$ICEEXPLORER_XTOP_HOME/utilities/data_preparation/prepare_design_data_from_<PR>.tcl`\n- `prepare_timing_data_from_sta.tcl`",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0004_fig0001.png"
                ],
                "chunk_size": 167,
                "chunk_id": "_xtop_training_0004_0001"
            },
            {
                "doc_id": "_xtop_training_0005",
                "summary": "",
                "content": "![Page 5 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0005_fig0001.png)\n\nDescription of slide page 5:\n## Required Files\n\n### LEF Files\n- **Verilog**\n- **DEF Files**\n- **Power Domain Files**\n- **Lib Files**\n- **Timing Data Files**\n\n### Verilog & DEF\n- Source the script in P&R tools, and then run cmd to prepare the design data.\n  ```plaintext\n  Example\n  pr_shell> source .../prepare_design_data_from_xxx.tcl\n  pr_shell> build_design_for_xtop workDirName\n  ```\n\n### Power Domain Files\n- For design with multiple power domain, power domain file is necessary.\n- Source the script in P&R tools, and then run cmd to prepare the power domain files.\n  ```plaintext\n  Example\n  pr_shell> source .../dump_power_domain_from_xxx.tcl\n  pr_shell> write_pd_for_xtop dirName\n  ```\n- `design.upf` and `design.pd` (power domain region) files will be generated under given directory.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0005_fig0001.png"
                ],
                "chunk_size": 240,
                "chunk_id": "_xtop_training_0005_0001"
            },
            {
                "doc_id": "_xtop_training_0006",
                "summary": "",
                "content": "![Page 6 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0006_fig0001.png)\n\nDescription of slide page 6:\n### Required Files\n\n- **LEF Files**\n- **Verilog**\n- **DEF Files**\n- **Power Domain Files**\n- **Lib Files**\n- **Timing Data Files**\n\n#### Timing Library\n- By default, liberty format (.lib) is supported.\n- As reading huge CCS format liberty files are very slow, it’s recommended strongly to convert .lib to .idb format first.\n  - (.idb is the specific format for XTop.)\n\n##### Example\n```\n% $XTOP_HOME/bin/lib2idb -libs \"../lib/*.lib\" -output_dir \"../lib/\" -thread 8\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0006_fig0001.png"
                ],
                "chunk_size": 166,
                "chunk_id": "_xtop_training_0006_0001"
            },
            {
                "doc_id": "_xtop_training_0007",
                "summary": "",
                "content": "![Page 7 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0007_fig0001.png)\n\nDescription of slide page 7:\n### Required Files\n\n- **LEF Files**\n- **Verilog**\n- **DEF Files**\n- **Power Domain Files**\n- **Lib Files**\n- **Timing Data Files**\n\n#### Timing Data Files - Normal Mode\n\n**Source the script in STA tools, and then run cmd to prepare the timing data.**\n\n```plaintext\nExample\nsta_shell> source .../utilities/sta/*_util2.tcl\nsta_shell> report_scenario_data_for_icexplorer -scenario_name func_fast -dir sta_data\nsta_shell> report_pba_data_for_icexplorer -scenario_name func_fast -dir sta_data \\\n-delay_type min_max -max_paths 10000 -nworst 10\n```\n\n#### Directory Structure of `sta_data`\n\n```plaintext\nfunc_fast_data_dont_touch_objects.txt.gz\nfunc_fast_data_ilm_objects.txt.gz\nfunc_fast_data_pin_timing.txt.gz\nfunc_fast_data_timing_derates.txt.gz\nfunc_fast_data_total_capacitances.txt.gz\nfunc_fast_data_pin_slack.txt.gz\nfunc_fast_data_si_delta.txt.gz\nfunc_fast_data_timing_rpt.txt.gz\nfunc_fast_data_used_as_clocks.txt.gz\nfunc_fast_data_rail_voltage.txt.gz\nfunc_fast_data_finish\n```\n\n#### Notes\n\n- By default, XTop will perform eco based on global slacks.\n- If want to honor path slacks, please run `report_pba_data_for_icexplorer`.\n  (by default, `-pba_mode` is “path” for PBA, set it to “none” to dump GBA paths)",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0007_fig0001.png"
                ],
                "chunk_size": 367,
                "chunk_id": "_xtop_training_0007_0001"
            },
            {
                "doc_id": "_xtop_training_0008",
                "summary": "",
                "content": "![Page 8 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0008_fig0001.png)\n\nDescription of slide page 8:\n## Required Files\n\n### Timing Data Files - Turbo Mode\n\n#### Timing Data Files\n- **Turbo Mode**\n  - For huge design, with few setup/hold violations, “Turbo Mode” can speed up the data dumping.\n  - Source the turbo-mode script in STA tools, and then run cmd to prepare the timing data.\n\n#### Example\n```bash\nsta_shell> source ../utilities/sta/*_util2_turbo_mode.tcl\nsta_shell> report_scenario_data_for_icexplorer -scenario_name func_fast -dir sta_data\n```\n\n#### Directory Structure (`ls sta_data`)\n```plaintext\nfunc_fast_data_dont_touch_objects.txt.gz\nfunc_fast_data_iim_objects.txt.gz\nfunc_fast_data_pin_timing.txt.gz\nfunc_fast_data_timing_derates.txt.gz\nfunc_fast_data_total_capacitances.txt.gz\nfunc_fast_data_pin_slack.txt.gz\nfunc_fast_data_si_delta.txt.gz\nfunc_fast_data_timing_rpt.txt.gz\nfunc_fast_data_used_as_clocks.txt.gz\nfunc_fast_data_rail_voltage.txt.gz\nfunc_fast_data_finish\n```\n\n#### Notes\n- “Turbo Mode” is only for fixing setup/hold. XTop will select the necessary pins to dump, instead of all pins in the design.\n- Those red timing data files will be affected.\n\n#### Design Information\n```plaintext\n******************************\nDesign : cpu\nReport : fast_report_pin_timing\nVendor : XX\n...\nDataMode : TurboMode\n******************************\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0008_fig0001.png"
                ],
                "chunk_size": 344,
                "chunk_id": "_xtop_training_0008_0001"
            },
            {
                "doc_id": "_xtop_training_0009",
                "summary": "",
                "content": "![Page 9 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0009_fig0001.png)\n\nDescription of slide page 9:\n## Contents\n### How to Use XTop\n\n1. **Data Preparation**\n2. **Design Setup**\n3. **Timing Fix**\n4. **Appendix**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0009_fig0001.png"
                ],
                "chunk_size": 73,
                "chunk_id": "_xtop_training_0009_0001"
            },
            {
                "doc_id": "_xtop_training_0010",
                "summary": "",
                "content": "![Page 10 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0010_fig0001.png)\n\nDescription of slide page 10:\n### Steps\n\n- **Start XTop**\n- **Create Workspace**\n- **Link Reference Library**\n- **Import Design Data**\n- **Import Power Domains**\n- **MCMM Configuration**\n- **Link Timing Library**\n- **Read Timing Data**\n- **Check Design**\n\n### Example Script* :\n\n```plaintext\n# Import Design Information\nset_parameter max_thread_number {8}\ncreate_workspace -overwrite ./tutorial\nlink_reference_library -format lef \"./tech.lef ./tech.par.lef ./std.lef ./ip.lef ...\"\ndefine_designs -verilog ../design_data/cpu.v.gz) -defs ../design_data/cpu.def.gz)\nset_site_map (unit core12T)\nimport_designs\nCheck_placement_readiness\nimport_power_domain -design cpu -upf ../pd/cpu.upf} -region ../pd/cpu.pd)\n\n# Configure corner/mode/scenario\ncreate_corner {...}\ncreate_mode {...}\ncreate_scenario -corner {...} -mode {...} {...}\n\n# Link Library\nlink_timing_library -corner {...} -search_type min_max ../lib/tutwc.idb ../lib/tutlvwc.idb ...)\n& Read Timing Data\nread_timing_data -data_dir ../sta_data [-memory_saving_mode]\nread_timing_report -scenario ...\nread_aocv -scenario ... {setup func.aocvm}\n\nsave_workspace\ncheck_inst_timing_library\n```\n\n* run \"xtop -f design_setup.tcl\" to do design setup in shell mode",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0010_fig0001.png"
                ],
                "chunk_size": 343,
                "chunk_id": "_xtop_training_0010_0001"
            },
            {
                "doc_id": "_xtop_training_0011",
                "summary": "",
                "content": "![Page 11 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0011_fig0001.png)\n\nDescription of slide page 11:\n### Slide Content\n\n#### Title: Design Setup\n\n#### Steps\n- **Start XTop**\n- **Create Workspace**\n- **Link Reference Library**\n- **Import Design Data**\n- **Import Power Domains**\n- **MCMM Configuration**\n- **Link Timing Library**\n- **Read Timing Data**\n- **Check Design**\n\n#### Before running XTop, need to set environment variable:\n- Example\n  ```bash\n  % setenv XTOP_HOME /eda_tools/iceplorer-xtop-2017.package\n  % setenv PATH $XTOP_HOME/bin:$PATH\n  ```\n\n#### XTop can be run in GUI mode, or shell mode (by default):\n- **Example**\n  ```bash\n  % xtop //default, start in shell mode\n  % xtop -gui //start in GUI mode\n  % xtop -f script.tcl //source specified file\n  % xtop -v //display software version\n  % xtop -h //display help information\n  ```\n\n#### Additional Information\n- **GUI Mode Commands**\n  - `start_gui` to enter GUI mode\n  - `stop_gui` to exit GUI mode\n\n#### Footer\n- Empyrean All Rights Reserved\n- Slide Number: 12",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0011_fig0001.png"
                ],
                "chunk_size": 303,
                "chunk_id": "_xtop_training_0011_0001"
            },
            {
                "doc_id": "_xtop_training_0012",
                "summary": "",
                "content": "![Page 12 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0012_fig0001.png)\n\nDescription of slide page 12:\n### Steps\n\n- **Start XTop**\n- **Create Workspace**\n- **Link Reference Library**\n- **Import Design Data**\n- **Import Power Domains**\n- **MCMM Configuration**\n- **Link Timing Library**\n- **Read Timing Data**\n- **Check Design**\n\n### In XTop main GUI window: Workspace→New ...\n\n#### Create Workspace\n- **Directory**: `/pd06/liuyi/ICE2/tutorial_xtop`\n- **Name**: `tutorial`\n- **Full Path**: `/pd06/liuyi/ICE2/tutorial_xtop/tutorial`\n\n#### Command\n```plaintext\nxtop > create_workspace -overwrite workspaceName\nxtop > save_workspace\nxtop > close_workspace\nxtop > open_workspace workspaceName\n```\n\n#### Note\n- If the process is abnormally terminated, it needs to remove the hidden lock file \".lock\" under the workspace directory manually before opening it next time.\n- Do NOT delete it when the workspace is normally opened by others!\n\n#### Additional Script\n```plaintext\nxtop > source $ICEEXPLORER_XTOP_HOME/utilities/data_preparation/copy_xtop_workspace.tcl\nxtop > copy_xtop_workspace -link_timing old_workspace new_workspace\n```\n\n### Empyrean All Rights Reserved",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0012_fig0001.png"
                ],
                "chunk_size": 301,
                "chunk_id": "_xtop_training_0012_0001"
            },
            {
                "doc_id": "_xtop_training_0013",
                "summary": "",
                "content": "![Page 13 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0013_fig0001.png)\n\nDescription of slide page 13:\n### Slide Content\n\n#### Steps\n- Start XTop\n- Create Workspace\n- Link Reference Library\n- Import Design Data\n- Import Power Domains\n- MCMM Configuration\n- Link Timing Library\n- Read Timing Data\n- Check Design\n\n#### In XTop main GUI window: Setup→Reference Library ...\n- **Command**\n  - `xtop > link_reference_library -format lef \"./lef/tutorial.lef ./lef/tutorialhvt.lef ...\"`\n  - For \"logical_only\" workspace, it can also use timing library as the reference library.\n    - `xtop > create_workspace work -logical_only`\n    - `xtop > link_reference_library -format timing /home/user/data/fast.lib`\n\n#### Image Description\n- The image shows a screenshot of the XTop main GUI window with the \"Reference Library\" dialog open.\n- The dialog is divided into two sections:\n  - **Left Section**: Displays a list of LEF files in a directory. The files listed include:\n    - `tutorial.lef`\n    - `tutorialhvt.lef`\n    - `tutorialhvtt.lef`\n    - `tutorialhvttt.lef`\n    - `tutorialhvtttt.lef`\n  - **Right Section**: Shows the selected LEF file details and any errors or warnings associated with it. There is a highlighted section indicating \"Errors & Warnings.\"\n- A note at the bottom right of the image states: \"The first reference lef file linked should contain the technology information.\"\n\n#### Additional Notes\n- The slide is part of a presentation by Empyrean, as indicated by the logo and copyright notice at the bottom left corner.\n- The slide number is 14, as shown in the bottom right corner.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0013_fig0001.png"
                ],
                "chunk_size": 398,
                "chunk_id": "_xtop_training_0013_0001"
            },
            {
                "doc_id": "_xtop_training_0014",
                "summary": "",
                "content": "![Page 14 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0014_fig0001.png)\n\nDescription of slide page 14:\n### Steps\n\n- **Start XTop**\n- **Create Workspace**\n- **Link Reference Library**\n- **Import Design Data**\n- **Import Power Domains**\n- **MCMM Configuration**\n- **Link Timing Library**\n- **Read Timing Data**\n- **Check Design**\n\n### In XTop main GUI window: Setup→Import Designs ...\n\n#### Command\n```plaintext\nxtop > define_designs -verilogs netlistFileNames -defs defFileNames\nxtop > set_site_map {unit core9T unit2 core12T}\nxtop > import_designs\n```\n\n#### Notes\n- For hierarchical design, if no DEF files provided, user needs to create design definition manually:\n  ```plaintext\n  xtop> create_design_definition -name A -verilogs a.v\n  xtop> create_design_definition -name B -verilogs b.v\n  ...\n  xtop> import_designs\n  ```\n\n- Will auto-build hierarchy\n  - Map the site name in DEF to site definition in LEF",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0014_fig0001.png"
                ],
                "chunk_size": 256,
                "chunk_id": "_xtop_training_0014_0001"
            },
            {
                "doc_id": "_xtop_training_0015",
                "summary": "",
                "content": "![Page 15 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0015_fig0001.png)\n\nDescription of slide page 15:\n### Steps\n\n- Start XTop\n- Create Workspace\n- Link Reference Library\n- Import Design Data\n- **Import Power Domains**\n- MCMM Configuration\n- Link Timing Library\n- Read Timing Data\n- Check Design\n\n### In XTop main GUI window: Setup → Power Domains ...\n\n#### Image Description:\n- The image shows a screenshot of the XTop main GUI window with the \"Import Power Domain\" dialog box open.\n- The dialog box is divided into two sections:\n  - The top section displays the design hierarchy tree on the left and the power domain settings on the right.\n  - The bottom section shows the \"Add Power Domain Files\" dialog, which allows users to select power domain files.\n\n#### Command:\n```plaintext\nxtop > import_designs\nxtop > import_power_domain -design cpu \\\n-upf {.../cpu.upf} -region {.../cpu.pd}\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0015_fig0001.png"
                ],
                "chunk_size": 227,
                "chunk_id": "_xtop_training_0015_0001"
            },
            {
                "doc_id": "_xtop_training_0016",
                "summary": "",
                "content": "![Page 16 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0016_fig0001.png)\n\nDescription of slide page 16:\n### Steps\n\n- Start XTop\n- Create Workspace\n- Link Reference Library\n- Import Design Data\n- Import Power Domains\n- **MCMM Configuration**\n- Link Timing Library\n- Read Timing Data\n- Check Design\n\n### In XTop main GUI window: Setup → MCMM ...\n\n#### Command\n\n```plaintext\nxtop > create_corner {slow}\nxtop > create_corner {fast}\nxtop > create_mode {func}\nxtop > create_mode {test}\nxtop > create_scenario -corner {slow} -mode {func} {func_slow}\nxtop > create_scenario -corner {fast} -mode {func} {func_fast}\nxtop > create_scenario -corner {slow} -mode {test} {test_slow}\nxtop > create_scenario -corner {fast} -mode {test} {test_fast}\n```\n\n#### Notes\n\n- scenario name must be matched with sta data",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0016_fig0001.png"
                ],
                "chunk_size": 230,
                "chunk_id": "_xtop_training_0016_0001"
            },
            {
                "doc_id": "_xtop_training_0017",
                "summary": "",
                "content": "![Page 17 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0017_fig0001.png)\n\nDescription of slide page 17:\n### Steps\n\n- Start XTop\n- Create Workspace\n- Link Reference Library\n- Import Design Data\n- Import Power Domains\n- MMMC Configuration\n- **Link Timing Library**\n- Read Timing Data\n- Check Design\n\n### In XTop main GUI window: Setup → Timing Library ...\n\n#### Image Description:\nThe image shows a screenshot of the XTop main GUI window with the \"Add Timing Library\" dialog box open. The dialog box is displaying a list of timing library files located in the directory `/pd06/liuyi/ICE2/tutorial_xtop/lib`. The selected file is `tutorialalbc.idb`.\n\n#### Command:\n```plaintext\nxtop > link_timing_library -corner {slow} -search_type min_max {./lib/tutorialwc.idb ...}\nxtop > link_timing_library -corner {fast} -search_type min_max {./lib/tutorialbc.idb ...}\n```\n\n### Additional Information:\n- The slide is part of a presentation on design setup, specifically focusing on linking timing libraries.\n- The slide number is 18.\n- The company name \"Empyrean\" is mentioned at the top right corner.\n- The footer states \"Empyrean All Rights Reserved.\"",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0017_fig0001.png"
                ],
                "chunk_size": 289,
                "chunk_id": "_xtop_training_0017_0001"
            },
            {
                "doc_id": "_xtop_training_0018",
                "summary": "",
                "content": "![Page 18 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0018_fig0001.png)\n\nDescription of slide page 18:\n### Slide Content\n\n#### Title\n- **Steps**\n\n#### Sections\n1. **Start XTop**\n2. **Create Workspace**\n3. **Link Reference Library**\n4. **Import Design Data**\n5. **Import Power Domains**\n6. **MMMC Configuration**\n7. **Link Timing Library**\n8. **Read Timing Data** (Highlighted)\n9. **Check Design**\n\n#### Main GUI Window Instructions\n- **In XTop main GUI window: Setup → Timing Data ...**\n  - **Select directory**: A screenshot of the \"Read Timing Data\" dialog box is shown, with a list of files and their statuses.\n\n#### Command\n- **xtop > read_timing_data -data_dir ./sta_data**\n  - **Or, xtop > read_timing_data ... -memory_saving_mode # enter Pro Mode**\n  - **# Also support to read aocv file for given scenario, after read_timing_data**\n    - **xtop > read_aocv -scenario func_setup { setup_func.aocvm}**\n\n#### Footer\n- **Empyrean All Rights Reserved**\n- **Slide Number**: 19",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0018_fig0001.png"
                ],
                "chunk_size": 273,
                "chunk_id": "_xtop_training_0018_0001"
            },
            {
                "doc_id": "_xtop_training_0019",
                "summary": "",
                "content": "![Page 19 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0019_fig0001.png)\n\nDescription of slide page 19:\n### Steps\n\n- **Start XTop**\n- **Create Workspace**\n- **Link Reference Library**\n- **Import Design Data**\n- **Import Power Domains**\n- **MMMC Configuration**\n- **Link Timing Library**\n- **Read Timing Data**\n- **Check Design**\n\n### Command Outputs\n\n#### check_inst_reference_library\n```\nInvalid reference cells: 1\nOR2D1\n```\n\n#### check_inst_timing_library\n```\nInvalid reference cells: 1\nOR2D1\n```\n\n#### check_library_completeness\n```\nCheck reference vs. timing:\nmismatched       2\nCLXL1            1\nA                1\nANDXL1           1\nA                1\nmissing          1\nsub_1            1\nextra            0\n```\n\n#### check_placement_readiness\n```\ndesign: cpu_top errors: 0 warnings: 0\ndesign: reg_sub errors: 0 warnings: 0\nTotally checked 2 designs, 0 failed.\n0\n```\n\n#### report_design_hierarchy\n```\nTOP: 0\n+-----LEVEL_2_MODULE: 1\n    +-----B_MODULE: 1\n+-----LEVEL_3_MODULE_1: 1\n|     +-----A_MODULE: 4\n+-----LEVEL_3_MODULE_2: 1\n    +-----B_MODULE: 2\n```\n\n### Note\n- Please make sure design is ready before the timing optimization.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0019_fig0001.png"
                ],
                "chunk_size": 350,
                "chunk_id": "_xtop_training_0019_0001"
            },
            {
                "doc_id": "_xtop_training_0020",
                "summary": "",
                "content": "![Page 20 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0020_fig0001.png)\n\nDescription of slide page 20:\n### Contents\n**How to Use XTop**\n\n1. **Data Preparation**\n2. **Design Setup**\n3. **Timing Fix**\n4. **Appendix**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0020_fig0001.png"
                ],
                "chunk_size": 75,
                "chunk_id": "_xtop_training_0020_0001"
            },
            {
                "doc_id": "_xtop_training_0021",
                "summary": "",
                "content": "![Page 21 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0021_fig0001.png)\n\nDescription of slide page 21:\n### Example Script:\n\n#### Configuring parameter\n\n- `#set_parameter max_thread_number 8`\n- `#legalize related`\n  - `#set_parameter placement_legalization_mode {true}`\n  - `#set_placement_constraint -max_displacement {100t 0} -max_congestion 0.9`\n  - `#report_placement_constraint`\n  - `#report_placement_context`\n\n- `#eco buffer`\n  - `#set_parameter eco_new_object_prefix {xtop}`\n  - `set_parameter eco_buffer_list_for_hold {BUF1 DEL1 DEL2}`\n  - `set_parameter eco_buffer_list_for_setup {BUF2 BUF4 BUF6}`\n  - `#set_parameter eco_max_buffer_chain_length 8`\n\n- `#size related`\n  - `#set_parameter eco_buffer_group {BUF* DEL*}`\n  - `#set_parameter eco_cell_classify_rule {cell_attribute}`\n  - `#set_parameter eco_cell_match_attribute {footprint}`\n  - `#set_parameter eco_cell_nominal_swap_keywords {lvt@130 lvt@140 svt@130 svt@140}`\n  - `#set_parameter eco_cell_nominal_sizing_pattern {D{0-9}+BWP}`\n\n- `#eco constraint for fix fanout/wire_length/si`\n  - `set_parameter max_fanout 32`\n  - `set_parameter max_wire_length 2000`\n  - `set_parameter max_si 0.05 ;#The unit is ns`\n\n- `#skip timing commands`\n  - `#set_skip_scenarios -min {sce1 sce2} true`\n  - `#set_skip_scenarios -max {sce3 sce4} true`\n\n- `#set dont touch`\n  - `#set_dont_touch [get_pins pin_list] true`\n  - `#set_dont_touch [get_paths -start_points p1 -end_points p2 -delay_type min] true`\n\n#### Timing Fix\n\n- `#set_dont_touch [get_cells cell_list] true`\n- `#set_dont_touch [get_nets net_list] true`\n- `#set_dont_touch [get_io_path_pins] 1`\n- `#set_dont_touch [get_lib_cells DEL*] 1`\n- `#set_hier_path_dont_touch {hier_path1 hier_path2} true`\n- `#set_module_dont_touch {module1 module2} true`\n\n- `# set only touch module & hier path`\n  - `#set_module_dont_touch top_module true`\n  - `#set_module_dont_touch {sub_module1 sub_module2} false`\n  - `#set_hier_path_dont_touch / true`\n  - `#set_hier_path_dont_touch {hier_path1 hier_path2} false`\n\n- `# set dont use for size cell`\n  - `#set_dont_use {TBUF*} true`\n\n- `# set removable fillers`\n  - `#set_removable_fillers {FILL*}`\n\n- `# set lib per instance`\n  - `#set_lib_per_instance {regs/draml/C3} {tutorialbc.idb} -corner fast`\n\n- `# set lib cell for specified design`\n  - `#set_specific_lib_cells -design sub [get_lib_cells *EF] -recursive`\n\n- `# timing fix`\n  - `fix_hold_gba_violations -effort high -hold_target 0.005 -setup_margin 0.01`\n\n- `# generate eco scripts`\n  - `write_design_changes -format <PR> -eco_file_prefix xtop_opt_<PR> \\`\n  - `-output_dir $eco_output_dir`",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0021_fig0001.png"
                ],
                "chunk_size": 841,
                "chunk_id": "_xtop_training_0021_0001"
            },
            {
                "doc_id": "_xtop_training_0022",
                "summary": "",
                "content": "![Page 22 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0022_fig0001.png)\n\nDescription of slide page 22:\n### Parameter GUI Setting\n\n#### In XTop main GUI window: Setup → Configure Parameters ...\n\n![Configure Parameters Window](configure_parameters_window.png)\n\n- **Parameters Table**\n  - **Name**: max_thread_number\n  - **Value**: 8\n  - **Default**: 8\n  - **Description**: Specify the maximum thread number can be used.\n  - **Name**: honor_timing_library_dont_use\n  - **Value**: true\n  - **Default**: true\n  - **Description**: Honor the cell attribute dont use in timing library.\n  - **Name**: honor_annotated_dont_touch\n  - **Value**: true\n  - **Default**: true\n  - **Description**: Honor the dont touch attribute that read from annotation file.\n  - **Name**: unreasonable_negative_slack\n  - **Value**: -1000\n  - **Default**: -1000\n  - **Description**: Define an unreasonable negative slack value in ns that will trigger a warning message.\n  - **Name**: max_si\n  - **Value**: 0.01\n  - **Default**: 0.01\n  - **Description**: Define the allowed maximum delta delay caused by SI, which is used to check if the SI effect is reasonable.\n  - **Name**: max_fanout\n  - **Value**: 32\n  - **Default**: 32\n  - **Description**: Define the allowed maximum fanout for pins.\n\n#### Command\n\n```plaintext\nxtop > set_parameter max_thread_number 8\nxtop > get_parameter max_thread_number\n8\n```\n\n#### Note\n- Press \"F2\" to get selected param detail help information",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0022_fig0001.png"
                ],
                "chunk_size": 394,
                "chunk_id": "_xtop_training_0022_0001"
            },
            {
                "doc_id": "_xtop_training_0023",
                "summary": "",
                "content": "![Page 23 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0023_fig0001.png)\n\nDescription of slide page 23:\n### Auto Timing Fix\n\n#### Overview\n- **XTop** reads in the global setup and hold slack information dumped from STA tool.\n- Timing report is also supported but not necessary.\n\n#### Commands\n- XTop provides both commands to fix GBA and PBA violations.\n  - When there are only a small amount of violations or the design area is really limited, PBA is recommended.\n  - Otherwise, GBA is a better choice since it converges faster.\n\n#### Command Syntax\n- `fix_hold_path_violations`\n- `fix_setup_path_violations`\n- `fix_hold_gba_violations`\n- `fix_setup_gba_violations`\n\n#### Notes\n- If the paths are not specified, it will fix all the violated points.\n- If pin slack on path exists, it will be taken; if not exist, GBA slack will be used.\n\n#### Additional Information\n- All time units in the setting are ns.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0023_fig0001.png"
                ],
                "chunk_size": 235,
                "chunk_id": "_xtop_training_0023_0001"
            },
            {
                "doc_id": "_xtop_training_0024",
                "summary": "",
                "content": "![Page 24 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0024_fig0001.png)\n\nDescription of slide page 24:\n### Hold Timing Fix\n\n#### XTop can fix hold violations by following methods:\n\n- **Gate Sizing**\n  - Suggest to run gate sizing first.\n  - Size up is prohibited to avoid ineffective solutions though it is reasonable for delay buffers.\n\n- **Buffer Insertion**\n  - Only allows to insert buffers at the sinks of nets.\n  - Will try clustering the load pins when using “-max_cluster_loader_count N”, to save buffers.\n  - Use “-max_delay_buffer_length” to avoid inserting delay buffers successively\n\n#### Example\n\n```plaintext\nxtop > fix_hold_path/gba_violations -size_cell_only\nxtop > set_parameter eco_cell_nominal_swap_keywords {lvt@n30 nvt@n40 hvt@n40}\nxtop > fix_hold_path/gba_violations -size_cell_only -size_rule nominal_keywords\nxtop > fix_hold_path/gba_violations -buffer_list {BUF2 BUF4 ...} -effort high\nxtop > fix_hold_path/gba_violations -buffer_list {BUF2 BUF4 ...} -hold_target 0.005 -setup_margin 0.01\nxtop > fix_hold_path_violations -buffer_list {BUF2 BUF4 ...} [get_paths -delay_type min -endpoints dff0/D]\n```\n\n#### Notes:\n- Pins will be sorted by the violations they cover and classified into groups with different priorities.\n- The higher effort level, more groups will be classified, and more CPU time will be consumed.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0024_fig0001.png"
                ],
                "chunk_size": 366,
                "chunk_id": "_xtop_training_0024_0001"
            },
            {
                "doc_id": "_xtop_training_0025",
                "summary": "",
                "content": "![Page 25 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0025_fig0001.png)\n\nDescription of slide page 25:\n### Hold Timing Fix\n\n#### Fix Timing Window\n- **New option:** `-fix_timing_window`\n  - Size driver cell for the pins which setup margin is always broken, so there's a chance to get a better setup margin. In next step, try to fix hold violation for these pins again.\n\n#### Example\n```bash\nxtop > fix_hold_gba/path_violations -fix_timing_window\n```\n\n#### Diagram\n- **No setup margin**\n  - A red dot indicates no setup margin.\n- **Hold violation**\n  - A blue arrow indicates a hold violation.\n\n#### Note\n- This option will not work with `-size_cell_only` and when `-effort` is not low.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0025_fig0001.png"
                ],
                "chunk_size": 185,
                "chunk_id": "_xtop_training_0025_0001"
            },
            {
                "doc_id": "_xtop_training_0026",
                "summary": "",
                "content": "![Page 26 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0026_fig0001.png)\n\nDescription of slide page 26:\n### Hold Timing Fix\n\n#### Insert Dummy\n- **New option:** -use_dummy_cell\n  - Enable using dummy cell to fix small hold violations. Parameter eco_dummy_cell_list_for_hold must be set if this option is specified.\n\n#### Example\n```plaintext\nxtop > set_parameter eco_dummy_cell_list_for_hold { BUF02 }\nxtop > fix_hold_gba/path_violations -buffer_list \"BUF01 BUF02 DLY01\" -use_dummy_cell\nxtop > fix_hold_gba/path_violations -use_dummy_cell -dummy_only # only using insert dummy to fix hold\n```\n\n#### Diagram\n- **Hold violation:**\n  - A circuit diagram showing a hold violation between two registers (labeled 1 and 2).\n  - The hold violation is indicated by a red dot.\n  \n- **Fixed hold violation:**\n  - The same circuit diagram with an additional buffer inserted between the two registers.\n  - The hold violation is resolved, indicated by a green checkmark.\n\n#### Note\n- Only buffers and inverters can be chosen as dummy cells.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0026_fig0001.png"
                ],
                "chunk_size": 267,
                "chunk_id": "_xtop_training_0026_0001"
            },
            {
                "doc_id": "_xtop_training_0027",
                "summary": "",
                "content": "![Page 27 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0027_fig0001.png)\n\nDescription of slide page 27:\n### Slide Content\n\n#### Title\n- **Setup Timing Fix**\n\n#### Main Points\n- **XTop can fix setup violations by following methods:**\n  - Buffer Removal\n  - Gate Sizing\n  - Split Net\n  - Buffer Insertion\n\n#### Note\n- When these methods are specified together, XTop will choose the best one of them by evaluating the benefit and cost.\n\n#### Example Commands\n```plaintext\nxtop > fix_setup_path/gba_violations -remove_buffer_only\nxtop > fix_setup_path/gba_violations -buffer_list {BUFX2 BUFX4 ...} -effort high\nxtop > fix_setup_path/gba_violations -buffer_list {BUFX2 BUFX4 ...} -setup_target 0.0 -hold_margin 0.0\nxtop > fix_setup_path/gba_violations -buffer_list {BUFX2 BUFX4 ...} -methods \"size_cell insert_buffer\"\nxtop > fix_setup_path/gba_violations -methods \"size_cell\" -size_rule nominal_keywords -size_down_only\nxtop > fix_setup_path_violations -buffer_list {BUFX2 BUFX4 ...} [get_paths -delay_type max -endpoints dff1/D]\n```\n\n#### Diagram\n- **Flowchart:**\n  - **Auto**\n    - Analysis\n      - Manual",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0027_fig0001.png"
                ],
                "chunk_size": 326,
                "chunk_id": "_xtop_training_0027_0001"
            },
            {
                "doc_id": "_xtop_training_0028",
                "summary": "",
                "content": "![Page 28 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0028_fig0001.png)\n\nDescription of slide page 28:\n### Clock ECO for Setup/Hold Fix\n\n#### XTop can auto-fix setup/hold violations by clock eco:\n\n- **SYNOPSIS**\n  - `fix_violations_by_clock_eco`\n    - `{setup | hold}`\n    - `-buffer buffer_name`\n    - `[count num]`\n    - `[trace_level num]`\n    - `[gain_ratio num]`\n    - `[auto_scan]`\n\nThis command is a combination of analysis (`clock_eco_analysis`) and committing (`commit_clock_eco`). If `auto_scan` option specified, it will commit the optimal solutions (whose total gain is the best) within the max trace level and max buffer count.\n\n#### Example\n```plaintext\nxtop > fix_violations_by_clock_eco -buffer CKBUFF1 -hold\nxtop > fix_violations_by_clock_eco -buffer CKBUFF1 -setup -trace_level 4\nxtop > fix_violations_by_clock_eco -buffer CKBUFF1 -setup -gain_ratio 30 -auto_scan\n```\n\n---\n\n### Diagram\n- **Auto**\n  - Analysis\n  - Manual",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0028_fig0001.png"
                ],
                "chunk_size": 277,
                "chunk_id": "_xtop_training_0028_0001"
            },
            {
                "doc_id": "_xtop_training_0029",
                "summary": "",
                "content": "![Page 29 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0029_fig0001.png)\n\nDescription of slide page 29:\n### Auto DRV Fix\n\n#### XTop can fix three types of DRV rule violations:\n- Transition\n- Capacitance\n- Fanout\n\nTransition and capacitance rules are checked for the driver stage.\n\nIt does NOT care about the hold and setup timing violations.\n\nIt is possible to bring new hold or setup violations after fixing.\n\n#### Target\n- fix_transition_violations\n- fix_capacitance_violations\n- fix_fanout_violations\n\n#### Note\n- All time units in the setting are ns.\n- All capacitance units are pF.\n\nClock and data path violations are designed to fix separately. By default it only fixes on data paths. It is almost impossible for XTop to update the setup and hold time if a lot of eco actions applied on clocks. So, it is recommended to fix violations on clock in the last step, and apply the whole flow immediately.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0029_fig0001.png"
                ],
                "chunk_size": 224,
                "chunk_id": "_xtop_training_0029_0001"
            },
            {
                "doc_id": "_xtop_training_0030",
                "summary": "",
                "content": "![Page 30 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0030_fig0001.png)\n\nDescription of slide page 30:\n### Transition Fix\n\n#### XTop can fix transition violations by following methods:\n- **Gate Sizing**\n- **Split Net**\n- **Buffer Insertion**\n\nWhile these methods are specified together, XTop will choose the best one of them by evaluating the benefit and cost.\n\n#### Example\n```plaintext\nxtop > fix_transition_violations -methods {size_cell split_net}\nxtop > fix_transition_violations -on_clock\nxtop > fix_transition_violations -buffer_list {BUFX2 BUFX4 ...} -transition_target 0.02\nxtop > fix_transition_violations -buffer_list {BUFX2 BUFX4 ...} -transition_margin 0.01 -capacitance_margin 0.01\n```\n\n**Note:**\n- Use `-buffer_list` to specify buffers used to fix violations; otherwise, will get buffers from `eco_buffer_list_for_setup`.\n\n---\n\n### Diagram\n- **Auto**: Analysis → Manual\n- **Manual**: Analysis",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0030_fig0001.png"
                ],
                "chunk_size": 249,
                "chunk_id": "_xtop_training_0030_0001"
            },
            {
                "doc_id": "_xtop_training_0031",
                "summary": "",
                "content": "![Page 31 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0031_fig0001.png)\n\nDescription of slide page 31:\n### Capacitance Fix\n\n#### XTop can fix capacitance violations by following methods:\n- **Gate Sizing**\n- **Split Net**\n- **Buffer Insertion**\n\nWhile these methods are specified together, XTop will choose the best one of them by evaluating the benefit and cost.\n\n#### Example\n```plaintext\nxtop > fix_capacitance_violations -methods {size_cell split_net}\nxtop > fix_capacitance_violations -on_clock\nxtop > fix_capacitance_violations -buffer_list {BUFX2 BUFX4 ...} -capacitance_target 0.02\nxtop > fix_capacitance_violations -buffer_list {BUFX2 BUFX4 ...} -transition_margin 0.01 -capacitance_margin 0.01\nxtop > set_parameter eco_cell_nominal_swap_keywords \"lvt@n30 nvt@n40 hvt@n40\"\nxtop > fix_capacitance_violations -methods \"size_cell\" -size_rule nominal_keywords\n```\n\n**Note:**\nUse `-buffer_list` to specify buffers used to fix violations; otherwise, will get buffers from `eco_buffer_list_for_setup`.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0031_fig0001.png"
                ],
                "chunk_size": 303,
                "chunk_id": "_xtop_training_0031_0001"
            },
            {
                "doc_id": "_xtop_training_0032",
                "summary": "",
                "content": "![Page 32 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0032_fig0001.png)\n\nDescription of slide page 32:\n### Slide Content\n\n#### Title\n- Fanout Fix\n\n#### Section\n- Timing Fix (03)\n\n#### Main Points\n- XTop can fix fanout violations by following method:\n  - Split Net\n\n#### Example Commands\n```plaintext\nxtop > set_parameter max_fanout 32\nxtop > fix_fanout_violations -buffer {BUFD2}\nxtop > fix_fanout_violations -buffer {BUFD2} -max_fanout 32\nxtop > fix_fanout_violations -buffer {BUFD2} -max_fanout 32 -on_clock\nxtop > fix_fanout_violations -buffer {BUFD2H300 BUFD2H240} -max_fanout 32\n```\n\n#### Notes\n- If `-max_fanout` is not specified, use the value of parameter `max_fanout`.\n- Allow to specify multiple buffers in `-buffer` option.\n  - (e.g., in case design includes cells of different heights)\n  - Tool will auto-select proper one to satisfy the site constraint.\n\n#### Diagram\n- A flowchart showing the process of data preparation and analysis:\n  - **Auto**\n    - Analysis\n    - Manual",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0032_fig0001.png"
                ],
                "chunk_size": 310,
                "chunk_id": "_xtop_training_0032_0001"
            },
            {
                "doc_id": "_xtop_training_0033",
                "summary": "",
                "content": "![Page 33 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0033_fig0001.png)\n\nDescription of slide page 33:\n### Wire Length Fix\n\n#### Description\n- **XTop** can split the nets that exceed the max length limitation with specified buffer or inverter to meet the constraint.\n- XTop calculates the timing but does NOT consider any setup, hold violations...\n  - It is possible to bring timing violations after fixing wire length violations.\n  - It also gives up to update setup and hold timing while fixing violations on clock.\n  - It is important to specify a proper buffer or inverter for splitting the nets.\n\n#### Example\n```plaintext\nxtop > set_parameter max_wire_length 2000\nxtop > fix_wire_length_violations -buffer {BUFD2}\nxtop > fix_wire_length_violations -buffer {BUFD2} -max_wire_length 2000\nxtop > fix_wire_length_violations -buffer {BUFD2} -max_wire_lenth 2000 -on_clock\n```\n\n#### Note\n- All wire length units in the setting are *um*.\n- If `-max_wire_length` is not specified, use the value of parameter `max_wire_length`.\n\n#### Flowchart\n- **Auto**\n  - Analysis\n  - Manual",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0033_fig0001.png"
                ],
                "chunk_size": 288,
                "chunk_id": "_xtop_training_0033_0001"
            },
            {
                "doc_id": "_xtop_training_0034",
                "summary": "",
                "content": "![Page 34 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0034_fig0001.png)\n\nDescription of slide page 34:\n### Slide Content\n\n#### Title\n- SI Fix\n\n#### Main Text\n- XTop supports to reduce the delta delay of SI to a specified threshold by sizing cell or splitting net before real timing eco.\n- Similar to fixing timing rule violations, it also gives up to update setup and hold timing while fixing violations on clock.\n\n#### Methods\n- **Gate Sizing**\n  - By default all methods will be tried. XTop will choose the best one of them by evaluating the benefit and cost.\n- **Split Net**\n\n#### Example\n```plaintext\nxtop > set_parameter max_si 0.05\nxtop > fix_si_violations -buffer {BUFD4}\nxtop > fix_si_violations -buffer {BUFD4} -max_si 0.05\nxtop > fix_si_violations -buffer {BUFD4} -max_si 0.05 -methods {split_net}\nxtop > fix_si_violations -max_si 0.05 -on_clock -methods {size_cell}\nxtop > fix_si_violations -methods {split_net} -wire_length_threshold 50\nxtop > fix_si_violations -max_si 0.15 -methods {size_cell} -dff_only\n```\n\n#### Notes\n- All time units in the setting are ns.\n- If `-max_si` is not specified, use the value of parameter `max_si`.\n\n#### Diagram\n- A flowchart showing the process of data preparation:\n  - Auto (Analysis)\n  - Manual (Analysis)\n\n#### Footer\n- Empyrean All Rights Reserved",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0034_fig0001.png"
                ],
                "chunk_size": 376,
                "chunk_id": "_xtop_training_0034_0001"
            },
            {
                "doc_id": "_xtop_training_0035",
                "summary": "",
                "content": "![Page 35 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0035_fig0001.png)\n\nDescription of slide page 35:\n### Slide Content\n\n#### Title\n- Glitch Fix\n\n#### Main Text\n- **Please use option -dumpNoise in report_scenario_data_for_iceplorer to dump si noise data.**\n  - (*_si_noise.txt.gz data file will be generated)\n\n- **XTop can use “split_net” and “size_cell” methods to fix noise glitch violations in design.**\n\n#### Bullet Points\n- Split Net\n- Size Cell\n\n#### Example Commands\n```plaintext\nxtop > summarize_glitch_violations [-with_top_n 10]\n# fix noise glitch violation by buffer insertion\nxtop > fix_glitch_violations -buffer BUF01\nxtop > fix_glitch_violations -buffer BUF01 -on_clock\n# fix noise glitch violation by sizing\nxtop > set_parameter eco_cell_nominal_sizing_pattern {X([0-9]+)TH}\nxtop > fix_glitch_violations -methods {size_cell} -size_rule nominal_regex\n```\n\n#### Diagram\n- **Aggressor net** is shown with a square symbol.\n- **Glitch** is depicted as a wavy line.\n- The diagram illustrates the relationship between the aggressor net and the glitch.\n\n#### Footer\n- Empyrean All Rights Reserved\n- Slide number: 36",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0035_fig0001.png"
                ],
                "chunk_size": 312,
                "chunk_id": "_xtop_training_0035_0001"
            },
            {
                "doc_id": "_xtop_training_0036",
                "summary": "",
                "content": "![Page 36 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0036_fig0001.png)\n\nDescription of slide page 36:\n### Slide Content\n\n#### Title\n- Cost Optimization\n\n#### Main Text\n- XTop can utilize the timing redundant slacks to reduce the cost of design, including leakage power, dynamic power, and cell area.\n  - **leakage optimization**: swap cells between different vt and channel lengths\n  - **dynamic optimization**: sizing down cells\n  - **area optimization**: size down cells or remove buffers\n\n- During the optimization, setup, hold and all design rules are considered. It will avoid to bring new violations after optimization.\n\n#### Target Options\n- optimize_leakage_power\n- optimize_dynamic_power\n- optimize_design_area\n\n#### Note\n- The default flow only commits eco operations on data path. DFFs can also be swapped or sized down with an extra option `-dff_only`.\n- However, it will be more timing consuming than data path if there exists complex mutual constraints between DFFs.\n\n#### Diagram\n- **Data Preparation**\n  - Auto\n    - Analysis\n    - Manual",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0036_fig0001.png"
                ],
                "chunk_size": 245,
                "chunk_id": "_xtop_training_0036_0001"
            },
            {
                "doc_id": "_xtop_training_0037",
                "summary": "",
                "content": "![Page 37 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0037_fig0001.png)\n\nDescription of slide page 37:\n### Slide Content\n\n#### Title\n- **Leakage Power Optimization**\n\n#### Main Text\n- **XTop** can optimize the leakage power of the design by swapping cells with the specified keywords (with descending leakage power). User can also specify a multiple dimension keyword list with \"@\" as the separator.\n\n#### Command Syntax\n- `optimize_leakage_power`\n  - `-keywords`\n  - `-setup_margin`\n  - `-hold_margin`\n  - `-transition_margin`\n  - `-effort`\n  - `-dff_only`\n  - `-auto_iteration iteration_number`\n  - `-summarize_internal_iteration`\n\n#### Example Commands\n```plaintext\nxtop > set_parameter eco_cell_nominal_swap_keywords \\\n{\"ulvt@l8\" \"ulvt@l11\" \"lvt@l8\" \"lvt@l11\" \"@l8\" \"@l11\"}\nxtop > optimize_leakage_power -dff_only\nxtop > optimize_leakage_power -keywords {\"ulvt@l8\" \"ulvt@l11\" \"lvt@l8\" \"lvt@l11\" \"@l8\" \"@l11\"}\nxtop > optimize_leakage_power -setup_margin 0.01 -transition_margin 0.05 -auto_iteration 3\n```\n\n#### Notes\n- option `-effort` controls the count of internal optimization iterations. The higher effort level, more CPU time will be consumed, and better optimization result.\n- option `-auto_iteration` specify how many iterations to perform, if it is larger than N-1, bubble swapping will happen among N keywords",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0037_fig0001.png"
                ],
                "chunk_size": 379,
                "chunk_id": "_xtop_training_0037_0001"
            },
            {
                "doc_id": "_xtop_training_0038",
                "summary": "",
                "content": "![Page 38 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0038_fig0001.png)\n\nDescription of slide page 38:\n### Dynamic Power Optimization\n\n#### Overview\n- **XTop** can optimize the dynamic power of the design by sizing down cells.\n- Dynamic power is calculated by switching power and internal power for each cell on reference scenario.\n\n#### Command Syntax\n```markdown\noptimize_dynamic_power\n```\n\n#### Options\n- `-size_rule`: cell_attribute | nominal_keywords | nominal_regex\n- `-hold_margin`\n- `-setup_margin`\n- `-transition_margin`\n- `-rel_transition_margin`\n- `-capacitance_margin`\n- `-effort`\n- `-summarize_internal_iteration`\n- `-dff_only` | `-enable_multithread`\n- `-only_pins pin_list | cells`\n\n#### Example\n```markdown\np*_tool > source $ICEEXPLORER_XTOP_HOME/utilities/sta/pt_util2.tcl\np*_tool > report_scenario_data_for_iceplorer ...\n-dumpVoltageData //Or, voltage info can be read from timing library file\n-dump_toggle_rate //Or, toggle rate can be specified by eco_power_toggle_rate\n```\n\n#### Additional Commands\n```markdown\nxtop > read_timing_data ... //read in toggle_rate/rail_voltage information\nxtop > summarize_dynamic_power -as_reference\nxtop > set_parameter eco_cell_classify_rule cell_attribute\nxtop > optimize_dynamic_power\n--Or--\nxtop > set_parameter eco_cell_nominal_sizing_pattern {D([0-9]+)EP}\nxtop > optimize_dynamic_power -size_rule nominal_regex\nxtop > summarize_dynamic_power -with_reference\n```\n\n#### Notes\n- Dynamic power optimization is based on the reference scenario.\n- If option `-enable_multithread` specified, 8 threads will be used for sizing comb. cells.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0038_fig0001.png"
                ],
                "chunk_size": 398,
                "chunk_id": "_xtop_training_0038_0001"
            },
            {
                "doc_id": "_xtop_training_0039",
                "summary": "",
                "content": "![Page 39 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0039_fig0001.png)\n\nDescription of slide page 39:\n### Area Optimization\n\n#### Description\n- **XTop** can optimize the area of the design by removing buffers or sizing down cells without introducing any timing and design rule violations.\n- The user can specify the nominal sizing pattern for candidates of sizing down operation.\n\n#### Command Syntax\n```markdown\noptimize_design_area\n```\n\n#### Options\n- `-remove_buffer_only`\n- `-pattern`\n- `-setup_margin`\n- `-hold_margin`\n- `-capacitance_margin`\n- `-transition_margin`\n- `-effort`\n- `-only_pins`\n- `-summarize_internal_iteration`\n\n#### Example\n```markdown\nxtop > optimize_design_area -remove_buffer_only\nxtop > set_parameter eco_cell_nominal_sizing_pattern {X([0-9]+)TH}\nxtop > optimize_design_area # or\nxtop > optimize_design_area -pattern {X([0-9]+)TH}\n```\n\n#### Note\n- The option `-effort` controls the count of internal optimization iterations.\n- The higher effort level, more CPU time will be consumed, and better optimization result.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0039_fig0001.png"
                ],
                "chunk_size": 263,
                "chunk_id": "_xtop_training_0039_0001"
            },
            {
                "doc_id": "_xtop_training_0040",
                "summary": "",
                "content": "![Page 40 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0040_fig0001.png)\n\nDescription of slide page 40:\n### Rank Pins\n\n#### Description\nWhen XTop is fixing the setup/hold timing, or optimizing the design power or area, it will sort the pins in the design by some certain rule and optimize according to the sequence of pins. “Rank Pins” functionality is provided for user to define the criteria for calculating rank value of each pin.\n\n#### Commands\n- `mark_hold_gba/path_pin_rank`\n- `mark_setup_gba/path_pin_rank`\n- `mark_leakage/area_pin_rank`\n\n#### Reporting Commands\n- `report_pin_rank`\n- `summary_pin_rank`\n- `get_rank_pins`\n\n#### Synopsis\n```markdown\nSYNOPSIS\nmark_hold_gba_pin_rank\n-type rank_type\n[pins]\n```\n\n#### Parameters\n- `type`: enum in ‘count slack margin ...’\n- `pins`: Pins that will be marked, all if not specified\n\n#### Example\n```markdown\nxtop > mark_leakage_pin_rank -type leakageCount\n# set rank weight type to leakageCount when optimize leakage power,\n# which means consider both pin’s library cell leakage power and pin’s impaction to others\nxtop > optimize_leakage_power ... -effort high -group\n```\n\n#### Notes\n- Rank pins will work only if the `-effort` option is not LOW.\n- The `rank_type` enum could be different according to each mark rank command.\n- If `-group` option is specified, it can group target pins according to interconnection and take pins in proportion.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0040_fig0001.png"
                ],
                "chunk_size": 353,
                "chunk_id": "_xtop_training_0040_0001"
            },
            {
                "doc_id": "_xtop_training_0041",
                "summary": "",
                "content": "![Page 41 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0041_fig0001.png)\n\nDescription of slide page 41:\n### Corner Reduction\n\n#### Description\n- For complex SoC design, there may exist lots of corners and scenarios.\n- Tool will analyze corner coverage and select the most important scenarios for setup/hold timing.\n- Reduce scenario before read_timing_data and timing opt. It can help reduce the memory consumption and runtime, esp. for large design.\n\n#### Example\n```plaintext\nxtop > build_timing_graph\nxtop > analyze_scenario_reduction -hold_top_n 2 -data_dir timing_data_dir -verbose\n```\n\n#### Output\n```plaintext\n2 of total 4 scenarios have been selected.\nSelected Scenario Hold Count Hold TNS Setup Count Setup TNS\nfunc_fast 854 -240.6051 0 0.0000\ntest_fast 853 -232.4843 0 0.0000\nHold covered 100.00% (892/892) Setup covered 0.00% (0/1029)\nFollowing scenarios will be dropped after commit:\nfunc_slow\ntest_slow\n```\n\n#### Synopsis\n```plaintext\nanalyze_scenario_reduction\n-type data_dir path\n[-hold_top_n | -hold_coverage]\n[-setup_top_n | -setup_coverage]\n[-must_include ]\n[-factor]\n[-force_read]\n[-verbose [-hold_uncovered | -setup_uncovered]]\n```\n\n#### Additional Information\n- The slide includes a flowchart on the left side showing the process from \"Data Preparation\" to \"Analysis\" and \"Manual.\"\n- There is a Venn diagram on the right side illustrating the relationship between different scenarios (S1, S2, S3, S4).\n- The slide number is 42.\n- The company name \"Empyrean\" is mentioned at the top right corner.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0041_fig0001.png"
                ],
                "chunk_size": 420,
                "chunk_id": "_xtop_training_0041_0001"
            },
            {
                "doc_id": "_xtop_training_0042",
                "summary": "",
                "content": "![Page 42 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0042_fig0001.png)\n\nDescription of slide page 42:\n### Hack SDF for Post-Simulation\n\n#### Description\n- **Objective**: Logic designers want to start post-simulation as early as possible, even with timing violations. The goal is to achieve a \"completely clean\" Hold timing (Setup timing fixed as much as possible).\n- **Process**: The tool writes out a \"hacked\" SDF file that includes timing changes for back annotation.\n\n#### SYNOPSIS\n```plaintext\nwrite_incremental_sdf\n-dir dir_name [-prefix prefix_name]\n{-hold | {-setup [-reserved_cell_delay_percentage]}}\n[-target target_val]\n[-anno_derate derate_val]\n[-both_timing_type]\n```\n\n#### Example\n```plaintext\nxtop > read_timing_data -data_dir sta_data -ignore_data_for_sdf\nxtop > write_incremental_sdf -dir dir_to_save -hold -target 0.03\n```\n\n#### Note\n- Only GBA timing information will be needed.\n- The `-ignore_data_for_sdf` option can be used to speed up the process by only reading necessary data files.\n\n#### Diagram\n- **Flowchart**:\n  - **Auto**\n    - Analysis\n    - Manual",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0042_fig0001.png"
                ],
                "chunk_size": 282,
                "chunk_id": "_xtop_training_0042_0001"
            },
            {
                "doc_id": "_xtop_training_0043",
                "summary": "",
                "content": "![Page 43 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0043_fig0001.png)\n\nDescription of slide page 43:\n### Slide Content\n\n#### Title\n- PBA2GBA\n\n#### Description\n- In order to combine the high-accuracy of PBA and better memory and runtime of GBA.\n- Tool will correct GBA using PBA timing info, before timing optimization.\n- \"refine_gba_timing\" updates the GBA graph timing result according to given timing path reports. (Meanwhile, all the timing paths will be removed after the execution of this command.)\n\n#### Example 1\n```plaintext\nxtop > read_timing_data -data_dir sta_data ... # read GBA info\nxtop > read_timing_report -scenario ... # read PBA info\nxtop > refine_gba_timing\nxtop > fix_setup/hold_gba_violations ...\n```\n\n#### Example 2\n```plaintext\nsta tool > report_endpoint_pba_data_for_iceplorer ... # Scenario_data_endpoint_pba_slack.txt.gz dumped\nxtop > read_timing_data -data_dir sta_data ...\nxtop > refine_gba_timing\nxtop > fix_setup/hold_gba_violations ...\n```\n\n#### Recommendation\n- Recommend this flow:\n  1. Avoid reading a lot of timing path reports;\n  2. Can improve the coverage, than dump partial paths.\n\n#### Diagram\n- The diagram on the left side shows a flowchart with two main paths: Auto and Manual.\n  - **Auto Path**: \n    - Analysis\n  - **Manual Path**:\n    - Analysis",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0043_fig0001.png"
                ],
                "chunk_size": 345,
                "chunk_id": "_xtop_training_0043_0001"
            },
            {
                "doc_id": "_xtop_training_0044",
                "summary": "",
                "content": "![Page 44 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0044_fig0001.png)\n\nDescription of slide page 44:\n### Interactive ECO\n\n#### Advanced Timing Bottleneck Analyzer\n- **Interactive timing path view**\n- **Timing & DRV bottleneck analysis**\n- **Real-time cross probing between timing path and layout**\n- **Clock ECO analysis provides a high efficient solution**\n\n#### Graph-Based ECO Operations\n- **Insert buffer(s), size cell, split load, split net**\n- **Remove buffer(s), move cell(s), re-connect clock pin...**\n\n### Flow Diagram\n- **Auto**: Analysis\n- **Manual**: Analysis",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0044_fig0001.png"
                ],
                "chunk_size": 145,
                "chunk_id": "_xtop_training_0044_0001"
            },
            {
                "doc_id": "_xtop_training_0045",
                "summary": "",
                "content": "![Page 45 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0045_fig0001.png)\n\nDescription of slide page 45:\n### Timing Path View\n\n#### Description\n- **Title**: Timing Path View\n- **Content**: Double clicking any timing path will pop up the path viewer.\n\n#### Image Details\n- **Main Interface**:\n  - **Timing Paths Table**:\n    - Columns: ID, Cur/Orig Slack, Diff, etc.\n    - Rows: List of timing paths with their respective slack values and other details.\n  - **Path Viewer Window**:\n    - **Summary Tab**:\n      - Shows detailed information about a selected timing path.\n      - Includes fields such as Name, Value, StartPoint, EndPoint, Scenario, Type, Cell#, Buf(Inv)#, OrgSlack, Slack, Skew(C-L), L-Delay, C-Delay, CRPR.\n    - **Options Tab**:\n      - Allows customization of the path viewer display.\n      - Options include whether to show L/C path, cell/net, ratio bars, columns to display, master, incr, margin, slack range, derate.\n\n- **Color Meanings**:\n  - **Red**: Point with large incr delay\n  - **Purple**: Eco touched point\n  - **Blue**: Branch point of launch/capture path\n\n#### Additional Elements\n- **Analysis Flow**:\n  - **Auto**: Automatic analysis\n  - **Manual**: Manual analysis\n\n- **Slide Number**: 46",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0045_fig0001.png"
                ],
                "chunk_size": 322,
                "chunk_id": "_xtop_training_0045_0001"
            },
            {
                "doc_id": "_xtop_training_0046",
                "summary": "",
                "content": "![Page 46 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0046_fig0001.png)\n\nDescription of slide page 46:\n### Timing Path Bottleneck Analysis\n\n#### Overview\n- **Data Preparation**: Step 1 in the process flow.\n- **Design Setup**: Step 2 in the process flow.\n- **Timing Fix**: Current step (Step 3).\n- **Appendix**: Final step.\n\n#### Analysis Strategies\n1. **Filter Condition**\n   - Used to filter and analyze paths based on specific criteria.\n   - Example: Filtering paths with negative slack values.\n\n2. **Path List**\n   - Displays a list of timing paths with relevant information such as ID, Slack, Diff, etc.\n   - Helps in identifying critical paths that need optimization.\n\n3. **Bottleneck pin affected paths**\n   - Highlights paths that are significantly impacted by bottlenecks.\n   - Provides detailed analysis of these paths for further action.\n\n4. **Right-click, ECO Action**\n   - Allows users to perform Engineering Change Orders (ECOs) directly from the path list.\n   - Facilitates quick fixes and optimizations.\n\n#### Additional Information\n- **Analyze Paths**: Option to analyze paths for detailed insights.\n- **Optimize Paths**: Option to optimize paths for better performance.\n\n#### Visual Elements\n- **Flowchart**: Illustrates the process flow from Data Preparation to Timing Fix.\n- **Software Interface**: Shows a screenshot of the software interface used for timing path analysis.\n  - **Timing Paths Window**: Displays various timing paths with their respective details.\n  - **Analysis Options**: Allows users to select different analysis strategies.\n  - **Path List**: Lists all timing paths with their IDs, slacks, and other relevant data.\n  - **Bottleneck Analysis**: Highlights paths affected by bottlenecks.\n  - **ECO Actions**: Enables users to take corrective actions directly from the path list.\n\n#### Footer\n- **Empyrean All Rights Reserved**: Indicates copyright information.\n- **Slide Number**: Slide 47.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0046_fig0001.png"
                ],
                "chunk_size": 427,
                "chunk_id": "_xtop_training_0046_0001"
            },
            {
                "doc_id": "_xtop_training_0047",
                "summary": "",
                "content": "![Page 47 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0047_fig0001.png)\n\nDescription of slide page 47:\n### Slide Content\n\n#### Title\n- **DRV Report & Optimization**\n\n#### Sections\n1. **Data Preparation**\n   - **Auto**\n     - Analysis\n   - **Manual**\n     - Analysis\n\n2. **Design Setup**\n\n3. **Timing Fix**\n   - **Violations Overview**\n   - **Fix DRV**\n\n4. **Appendix**\n\n#### Image Descriptions\n1. **Violations Overview**\n   - A screenshot of a software interface showing the \"Violation Overview\" tab.\n   - The tab includes options such as \"Setup Paths...\", \"Hold Paths...\", \"Fix Violation\", and \"Optimize Cost\".\n   - There is a highlighted section labeled \"Transition\".\n\n2. **Transition Summary**\n   - A table displaying transition summary data.\n   - Columns include:\n     - Scenario\n     - Count\n     - Worst\n     - TNS\n     - Slack\n     - Scenario Value\n     - Constraint\n     - Name\n   - Rows show specific scenarios with corresponding values.\n\n3. **Fix Transition Options**\n   - A dialog box titled \"Fix Transition Options\".\n   - Options include:\n     - Methods: Size Cell, Insert Buffer, Split Net\n     - Path Type: Data Path, Clock Path\n   - Buttons: Cancel, OK\n\n#### Footer\n- **Empyrean All Rights Reserved**\n- Slide number: 48",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0047_fig0001.png"
                ],
                "chunk_size": 317,
                "chunk_id": "_xtop_training_0047_0001"
            },
            {
                "doc_id": "_xtop_training_0048",
                "summary": "",
                "content": "![Page 48 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0048_fig0001.png)\n\nDescription of slide page 48:\n### Slide Content\n\n#### Title\nClock ECO\n\n#### Sections\n1. **Analysis Flow**\n   - **Auto**: Data Preparation, Design Setup, Timing Fix, Appendix\n   - **Manual**: Analysis\n\n2. **Screenshot 1**\n   - **Violation Overview** window with tabs for:\n     - Optimization Layout Tools View Window H\n     - Setup Paths...\n     - Hold Paths...\n     - Fix Violation\n     - Optimize Cost\n     - Fail Reason...\n\n3. **Screenshot 2**\n   - **Hold GBA Summary** window with tables for:\n     - Summary: Count, Worst, TNS\n     - Top N Endpoints: Slack Scenario, Name\n\n4. **Screenshot 3**\n   - **Clock ECO Analysis Options (s109)** window with fields for:\n     - Buffer: CKBUFFX\n     - Buffer Count: 1\n     - Trace Level: 5\n     - Top N: 50\n     - Target Pins:\n     - Scenario:\n\n#### Synopsis\n- **clock_eco_analysis** command options:\n  - `-setup | -hold` [-decrease_delay]\n  - `-buffer clock_buffer` [-count buffer_count]\n  - `[-trace_level trace_level |`\n  - `-target_pins target_pins] [-top count]`\n  - `[include_begin_gain] [-detail]`\n  - `[scenario reference_scenario]`\n  - `[honor_dont_touch]`\n  - `[-setup_wns_threshold setup_wns_threshold]`\n  - `[-hold_wns_threshold hold_wns_threshold]`\n\n#### Note\n- The clock eco analysis result will be sorted by Gain_Ratio (the larger the gain ratio value, the higher the eco efficiency).\n- `-target_pins` option is used to specify the hierarchical logic pins for analysis. (not consider trace level any more)\n\n#### Footer\nEmpyrean All Rights Reserved",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0048_fig0001.png"
                ],
                "chunk_size": 436,
                "chunk_id": "_xtop_training_0048_0001"
            },
            {
                "doc_id": "_xtop_training_0049",
                "summary": "",
                "content": "![Page 49 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0049_fig0001.png)\n\nDescription of slide page 49:\n### Slide Content\n\n#### Title\n- **ECO: Insert Buffer**\n\n#### Main Text\n- **Command**: `xtop> insert_buffer -design {cpu} {alu/U137/I} {BUFFDOEP}`\n- **Instruction**: Right click a pin on bottleneck analysis table, or path view, or layout\n\n#### Diagrams and Images\n1. **Flowchart**:\n   - **Data Preparation**\n     - Analysis (Auto)\n     - Manual\n   - **Design Setup**\n   - **Timing Fix**\n   - **Appendix**\n\n2. **Layout View**:\n   - **Before Insertion**:\n     - Shows the layout with a highlighted area.\n     - Instructions: \"click to show connection\"\n   - **After Insertion**:\n     - Shows the layout with a new buffer inserted.\n     - Instructions: \"click to show connection\"\n\n3. **ECO Actions Window**:\n   - **Before Insertion**:\n     - Lists various buffers with their areas and timing affects.\n   - **After Insertion**:\n     - Shows the updated list with the new buffer and its timing results.\n\n4. **Timing Results**:\n   - **Summary**:\n     - Original WNS: -4.736\n     - Current WNS: -4.736\n     - Biggest Gain: 3.800\n   - **Hold Slacks**:\n     - Original WNS: -0.541\n     - Current WNS: -0.541\n     - Biggest Gain: 0.816\n   - **Setup Paths**:\n     - Original WNS: -4.418\n     - Current WNS: -4.418\n     - Biggest Gain: -2.535\n\n#### Additional Information\n- **Slide Number**: 50\n- **Company Logo**: Empyrean\n- **Copyright Notice**: Empyrean All Rights Reserved",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0049_fig0001.png"
                ],
                "chunk_size": 446,
                "chunk_id": "_xtop_training_0049_0001"
            },
            {
                "doc_id": "_xtop_training_0050",
                "summary": "",
                "content": "![Page 50 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0050_fig0001.png)\n\nDescription of slide page 50:\n### Slide Content\n\n#### Title\n- **ECO: Insert Buffer Chain**\n\n#### Main Points\n1. **Data Preparation**\n   - Analysis (Auto)\n   - Manual\n\n2. **Design Setup**\n   - Timing Fix\n\n3. **Appendix**\n\n#### Instructions\n- **Right click a pin on bottleneck analysis table, or path view, or layout**\n\n#### Steps for Inserting Buffer Chain\n1. **Add Buffer Chain**\n   - By buffer list\n   - By specified delay\n\n2. **Adjust Buffer Order**\n   - Timing affects\n\n3. **Timing Results**\n   - Click to show connection\n   - New buffers\n\n#### Screenshots and Diagrams\n- **Select Buffers Dialog**\n  - Two tabs: \"From Buffer List\" and \"By Specified Delay\"\n  - Lists of buffers with their respective areas and delays\n\n- **ECO Actions Window**\n  - Current actions and history\n  - Details of the inserted buffer chain\n  - Timing results\n\n- **Layout View**\n  - Highlighted new buffers in the layout\n\n#### Additional Information\n- **Command Line Instruction**\n  ```\n  xtop> insert_buffer -design {cpu} {alu/U137/I}\n  {BUFFD0EPHVT BUFFD6EP BUFFD12EP BUFFD16EPLVT }\n  ```\n\n- **Empyrean All Rights Reserved**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0050_fig0001.png"
                ],
                "chunk_size": 326,
                "chunk_id": "_xtop_training_0050_0001"
            },
            {
                "doc_id": "_xtop_training_0051",
                "summary": "",
                "content": "![Page 51 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0051_fig0001.png)\n\nDescription of slide page 51:\n### Slide Content\n\n#### Title\n- **ECO: Size Cell**\n\n#### Subtitle\n- **Right click a cell on bottleneck analysis table, or path view, or layout**\n\n#### Main Content\n1. **Flow Diagram**\n   - **Data Preparation**\n     - Analysis (Auto)\n     - Manual\n   - **Design Setup**\n   - **Timing Fix**\n   - **Appendix**\n\n2. **Instructions**\n   - **Step 1**: Click to show connection\n   - **Step 2**: Timing affects\n   - **Step 3**: Timing results\n\n3. **Images and Screenshots**\n   - **Layout View (cpu)**: A screenshot showing the layout view with highlighted connections.\n   - **ECO Actions Window**:\n     - **Current Tab**: Shows the current state of the ECO actions.\n     - **History Tab**: Shows the history of ECO actions.\n     - **Summary Tab**: Shows the summary of timing results.\n\n4. **Command Line**\n   - `xtop> size_cell -design {cpu} {U414} {OAI222XD4EPHVT}`\n\n5. **Footer**\n   - **Empyrean All Rights Reserved**\n   - **Slide Number**: 52",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0051_fig0001.png"
                ],
                "chunk_size": 300,
                "chunk_id": "_xtop_training_0051_0001"
            },
            {
                "doc_id": "_xtop_training_0052",
                "summary": "",
                "content": "![Page 52 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0052_fig0001.png)\n\nDescription of slide page 52:\n### Slide Content\n\n#### Title\n- **ECO: Split Load**\n\n#### Main Points\n- **Right click a pin on bottleneck analysis table, or path view, or layout**\n\n#### Methods\n1. **Method 1: Add pins from layout**\n   - **Description**: Click the canvas, use hotkey \"Alt+b\" to hide the background.\n   - **Image**: Shows a screenshot of the layout with selected pins highlighted in yellow and purple.\n\n2. **Method 2: Add pins from list**\n   - **Description**: Use the ECO Actions window to create pin groups from a list.\n   - **Image**: Shows a screenshot of the ECO Actions window with options to create pin groups from layout or list.\n\n#### Command Syntax\n- **Command**: `xtop> split_load -design {cpu} -lib_cell {BUFFD12EP} \\`\n- **Additional Parameters**: `-pin_group {...} -locations {(x,y)} -pin_group {...} -locations {(x,y)}`\n\n#### Navigation\n- **Data Preparation**\n- **Design Setup**\n- **Timing Fix** (current slide)\n- **Appendix**\n\n#### Footer\n- **Empyrean** logo\n- **Slide Number**: 53",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0052_fig0001.png"
                ],
                "chunk_size": 296,
                "chunk_id": "_xtop_training_0052_0001"
            },
            {
                "doc_id": "_xtop_training_0053",
                "summary": "",
                "content": "![Page 53 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0053_fig0001.png)\n\nDescription of slide page 53:\n### Slide Content\n\n#### Title\n- **ECO: Split Load**\n\n#### Section\n- **Timing Fix**\n\n#### Description\n- **Right click a pin on bottleneck analysis table, or path view, or layout**\n\n#### Diagrams and Instructions\n1. **Data Preparation Flowchart**\n   - **Auto**: Analysis\n   - **Manual**: Analysis\n\n2. **ECO Actions Window**\n   - **Current Tab**\n     - **split_load (cpu)**\n     - **Inserted: 2**\n     - **Legalized: 2**\n   - **History Tab**\n     - **split_load (cpu)**\n     - **Inserted: 2**\n     - **Legalized: 2**\n   - **Actions**\n     - **Pick Buffer Position...**\n     - **Create Pin Group From Layout...**\n     - **Create Pin Group From List...**\n     - **Remove Pin Group**\n     - **Clear Pin Groups**\n\n3. **Timing Results Window**\n   - **Setup slacks**\n     - **original worst**\n     - **current worst**\n     - **biggest gain**\n   - **Hold slacks**\n     - **original worst**\n     - **current worst**\n     - **biggest gain**\n   - **Transition slacks**\n     - **original worst**\n     - **current worst**\n     - **biggest gain**\n   - **Capacitance slacks**\n     - **original worst**\n     - **current worst**\n     - **biggest gain**\n   - **Setup paths**\n     - **original worst**\n     - **current worst**\n     - **biggest gain**\n\n4. **Layout View**\n   - **Click to show connection**\n   - **New buffer** (two instances)\n\n#### Annotations\n- **Step 2**: Click the layout to pick buffer position.\n- **Step 3**: Timing results.\n\n#### Footer\n- **Empyrean All Rights Reserved**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0053_fig0001.png"
                ],
                "chunk_size": 433,
                "chunk_id": "_xtop_training_0053_0001"
            },
            {
                "doc_id": "_xtop_training_0054",
                "summary": "",
                "content": "![Page 54 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0054_fig0001.png)\n\nDescription of slide page 54:\n### Slide Content\n\n#### Title\n- ECO: Split Net\n\n#### Subtitle\n- Right click a net on bottleneck analysis table, or path view, or layout\n\n#### Main Content\n1. **Analysis Flowchart**\n   - **Auto**: Leads to \"Manual\"\n   - **Manual**: Leads to two images showing the process of splitting a net.\n\n2. **Images and Instructions**\n   - **Image 1**: Shows a connection with an instruction to \"click to show connection.\"\n   - **Image 2**: Displays a list of buffers with an instruction to \"choose buffer.\"\n   - **Image 3**: Shows timing results with an instruction to \"click to show connection.\"\n\n3. **Command Syntax**\n   ```plaintext\n   xtop> split_net -design {cpu} -lib_cell {BUFFD2EP} -segments 3 \\\n   -rule cap|wire_length -scenario func_fast { _netName_ }\n   ```\n\n4. **Additional Notes**\n   - The \"X\" mark shows the buffer legalization status.\n   - New buffer is indicated in the layout image.\n\n#### Footer\n- Empyrean All Rights Reserved\n- Slide Number: 55",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0054_fig0001.png"
                ],
                "chunk_size": 284,
                "chunk_id": "_xtop_training_0054_0001"
            },
            {
                "doc_id": "_xtop_training_0055",
                "summary": "",
                "content": "![Page 55 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0055_fig0001.png)\n\nDescription of slide page 55:\n### Slide Content\n\n#### Title\n- **ECO: Remove Buffer**\n\n#### Main Points\n- **Data Preparation**: Analysis (Auto and Manual)\n- **Design Setup**\n- **Timing Fix**\n- **Appendix**\n\n#### Instructions\n- **Right click a buffer on bottleneck analysis table, or path view, or layout**\n\n#### Images and Diagrams\n1. **Layout View (cpu)**\n   - Shows the layout of the circuit with a highlighted buffer to remove.\n   - The buffer is marked with a purple line indicating its connection.\n\n2. **ECO Actions Window**\n   - Displays the current action of removing a buffer.\n   - Shows the history of actions.\n   - Lists the connections affected by the removal of the buffer.\n   - Includes setup slacks, hold slacks, transition slacks, and timing results.\n\n3. **Timing Results**\n   - Shows the impact of buffer removal on timing.\n   - Displays original and current worst negative slack (wns) values.\n   - Highlights the biggest gain in timing after buffer removal.\n\n#### Annotations\n- **Click to show connection**: Indicates where to click to view the connections of the buffer.\n- **Buffer to remove**: Points to the specific buffer that needs to be removed.\n- **Timing results**: Highlights the changes in timing after buffer removal.\n\n#### Additional Information\n- **Slide Number**: 56\n- **Empyrean Logo**: Positioned at the top right corner.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0055_fig0001.png"
                ],
                "chunk_size": 334,
                "chunk_id": "_xtop_training_0055_0001"
            },
            {
                "doc_id": "_xtop_training_0056",
                "summary": "",
                "content": "![Page 56 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0056_fig0001.png)\n\nDescription of slide page 56:\n### Slide Content\n\n#### Title\n- **ECO: Move Cell**\n\n#### Section\n- **03 Timing Fix**\n\n#### Description\n- **Right click a cell (or press Ctrl to select multiple cells) on layout**\n\n#### Image Descriptions\n1. **Layout View (cpu)**\n   - Shows a graphical representation of the layout with cells and connections.\n   - A purple arrow indicates the movement of a cell.\n   - The distance is displayed as (-15.360, 12.160).\n\n2. **ECO Actions Window**\n   - Displays the current action being performed (move cell).\n   - Shows details about the cell being moved:\n     - Original coordinates: (37.800, 202.200)\n     - New coordinates: (22.400, 211.800)\n     - Distance: 25.000 (-15.400, 9.600)\n     - Placement: legalized\n\n3. **Timing Results Window**\n   - Shows timing results before and after the move:\n     - Setup slacks\n     - Hold slacks\n     - Transition slacks\n     - Setup paths\n     - Hold paths\n\n4. **Layout View (cpu) After Move**\n   - Shows the updated layout with the cell moved to its new position.\n   - Purple lines indicate the new connections.\n\n#### Additional Information\n- **\"Move Cell+\" mode is used for continuously move cells without commit for each time.\"**\n- **Command Syntax:**\n  ```\n  xtop> move_cell -design {cpu} -delta {{-15.400, +9.600}} \\\n  {regs/dram1/mem_reg_37__5_}\n  ```\n\n#### Annotations\n- **Click to show connection**: Indicates where to click to display connections in the layout view.\n\n#### Footer\n- **Empyrean** logo",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0056_fig0001.png"
                ],
                "chunk_size": 450,
                "chunk_id": "_xtop_training_0056_0001"
            },
            {
                "doc_id": "_xtop_training_0057",
                "summary": "",
                "content": "![Page 57 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0057_fig0001.png)\n\nDescription of slide page 57:\n### Slide Content\n\n#### Title\n- **ECO: Reconnect Pin**\n\n#### Subtitle\n- **Right click an input pin of clock path on bottleneck analysis table, or path view, or layout**\n\n#### Instructions\n1. **Input trace level; choose net from layout**\n   - **origDriver**: Original driver\n   - **inPin**: Input pin\n   - **newDriver**: New driver\n   - **Note**: Only for clock tree branch adjustment\n\n2. **Select source pin (mark with 🎯); click “OK”**\n\n3. **Timing results**\n\n#### Command Syntax\n- `xtop> reconnect_pin -design {designName} {inputPinName} {netName}`\n\n#### Diagrams and Screenshots\n1. **Diagram 1**: Shows the original and new drivers with the input pin.\n   - **origDriver**: Original driver\n   - **inPin**: Input pin\n   - **newDriver**: New driver\n\n2. **Screenshot 1**: ECO Actions window showing the current and history of reconnect pins.\n   - **Current**: Current reconnect pin information\n   - **History**: History of reconnect pin actions\n\n3. **Screenshot 2**: Detailed timing results in a table format.\n\n4. **Diagram 2**: Shows the new connection after the reconnect pin action.\n   - **New connection**: Highlighted in yellow dashed line\n\n#### Additional Notes\n- **Click to show connection**: Indicates where to click to show the connection in the layout.\n- **Only for clock tree branch adjustment**: Note indicating that this process is specifically for adjusting clock tree branches.\n\n#### Footer\n- **Empyrean All Rights Reserved**\n- **Slide Number**: 58",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0057_fig0001.png"
                ],
                "chunk_size": 391,
                "chunk_id": "_xtop_training_0057_0001"
            },
            {
                "doc_id": "_xtop_training_0058",
                "summary": "",
                "content": "![Page 58 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0058_fig0001.png)\n\nDescription of slide page 58:\n### Slide Content\n\n#### Title\n- **ECO: Insert Dummy**\n\n#### Subtitle\n- **Right click a pin on bottleneck analysis table, or path view, or layout**\n\n#### Main Points\n1. **Analysis Process**\n   - **Auto**: Analysis\n   - **Manual**: Click to show connection\n\n2. **ECO Actions Window**\n   - **Current Tab**: \n     - **Name**: List of cells (e.g., BUFFD0EP, BUFFD12EP, etc.)\n     - **AMax**: Maximum value for each cell\n     - **Max Sce**: Maximum scenario for each cell\n     - **AMin**: Minimum value for each cell\n     - **Min Sce**: Minimum scenario for each cell\n     - **Area**: Area occupied by each cell\n   - **History Tab**: Timing affects and timing results\n\n3. **Timing Results**\n   - **Setup slacks**: Original worst, current worst, biggest gain\n   - **Hold slacks**: Original worst, current worst, biggest gain\n   - **Transition slacks**: Original worst, current worst, biggest gain\n   - **Capacitance slacks**: Original worst, current worst, biggest gain\n   - **Setup paths**: Original worst, current worst, biggest gain\n\n4. **Layout View**\n   - **Click to show connection**: Highlighted in the layout view\n   - **Dummy Cell**: Highlighted with a yellow circle\n\n5. **Additional Notes**\n   - **Only take buffers and inverters as dummy**\n\n#### Commands\n- `xtop> insert_dummy_cell -design {designName} {pinName} {libcellName}`\n\n#### Footer\n- **Empyrean All Rights Reserved**\n- **Slide Number**: 59",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0058_fig0001.png"
                ],
                "chunk_size": 405,
                "chunk_id": "_xtop_training_0058_0001"
            },
            {
                "doc_id": "_xtop_training_0059",
                "summary": "",
                "content": "![Page 59 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0059_fig0001.png)\n\nDescription of slide page 59:\n### Slide Content\n\n#### Title\n- **ECO: Exchange Cell**\n\n#### Subtitle\n- **Right click a pin on bottleneck analysis table, or path view, or layout**\n\n#### Main Sections\n1. **Data Preparation**\n   - **Analysis**: Auto and Manual options\n2. **Design Setup**\n3. **Timing Fix** (Current Section)\n4. **Appendix**\n\n#### Instructions\n- **xtop> exchange_cell -design {cpu} { U333 } { U357 }**\n\n#### Visual Elements\n- **Image 1**: \n  - **Caption**: \"click to show connection\"\n  - **Description**: A graphical representation of a circuit with highlighted connections.\n\n- **Image 2**: \n  - **Caption**: \"timing affects\"\n  - **Description**: A table showing the impact of timing on different components.\n\n- **Image 3**: \n  - **Caption**: \"timing results\"\n  - **Description**: A detailed table showing various timing results and their deltas.\n\n- **Image 4**: \n  - **Caption**: \"click to show connection\"\n  - **Description**: Another graphical representation of a circuit with highlighted connections.\n\n#### Additional Notes\n- **Empyrean All Rights Reserved**: Indicates copyright information.\n\n#### Footer\n- **Empyrean Logo**: Positioned in the top right corner.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0059_fig0001.png"
                ],
                "chunk_size": 316,
                "chunk_id": "_xtop_training_0059_0001"
            },
            {
                "doc_id": "_xtop_training_0060",
                "summary": "",
                "content": "![Page 60 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0060_fig0001.png)\n\nDescription of slide page 60:\n### Slide Content\n\n#### Title\n- ECO: Undo\n\n#### Main Text\n- ECO actions can be cancelled by Undo\n\n#### Image/Chart\n- **ECO Actions Window**\n  - **Tabs**: Current, History\n  - **Columns**: Action, Object, Summary\n  - **Actions Listed**:\n    - Move cell\n    - Size cell\n    - Insert buffer\n    - Insert buffer chain\n    - Remove buffer\n  - **Undo Button**: Highlighted at the bottom of the window\n\n#### Note\n- **Text**: recommended to undo <32 times at most\n\n#### Command\n- xtop > undo\n\n#### Footer\n- Empyrean All Rights Reserved\n\n#### Page Number\n- 61",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0060_fig0001.png"
                ],
                "chunk_size": 193,
                "chunk_id": "_xtop_training_0060_0001"
            },
            {
                "doc_id": "_xtop_training_0061",
                "summary": "",
                "content": "![Page 61 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0061_fig0001.png)\n\nDescription of slide page 61:\n### Export Commands\n\n#### write_design_changes\n- `-format file_format in NATIVE ...`\n- `-eco_file_prefix file_name_prefix`\n- `-output_dir file_output_directory]`\n- `-last_n output_command_count | -reorder]`\n- `-write_atomic_cmd | -force]`\n\n#### Explanation:\nThis command outputs logical and physical changes for design to files. By default, it will write macro commands.\n\nWhen doing split_net, and output eco actions which include cross hierarchy operations, it will error out. If specify “-force” option, the illegal eco actions will be written in atomic commands (run by source instead of loadECO). If specify “-force -reorder”, it will put those forced output atomic commands at the end of the output sequence.\n\nEach fix_xxx command will return an integer n (eco actions number). Use “-last_n” option to only write out the last n ECO actions. ECO script can be reloaded from Tools->Load Script...\n\n#### Example\n```plaintext\nxtop > write_design_changes -format <PR>\n-eco_file_prefix {xxx}\n```\n\nFollowing eco scripts will be generated:\n- `xxx_netlist_cpu.txt`\n- `xxx_physical_cpu.txt`\n\n#### Image Description\nThe slide includes a screenshot of a software interface showing the \"Export ECO Actions\" dialog box. The dialog box has fields for specifying the directory, prefix, format, and other options related to exporting engineering change order (ECO) actions. There is also a table displaying various ECO actions with columns for action, object, and summary.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0061_fig0001.png"
                ],
                "chunk_size": 365,
                "chunk_id": "_xtop_training_0061_0001"
            },
            {
                "doc_id": "_xtop_training_0062",
                "summary": "",
                "content": "![Page 62 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0062_fig0001.png)\n\nDescription of slide page 62:\n### ECO Merge\n\n#### Description\nFor complex SOC, several people do top-level timing optimization at the same time. To avoid conflicts, Tool provides a new flow to merge each eco script together.\n\n- **load_native_eco_files** can read native format timing eco scripts of multi-person, and perform duplicate checking and merging. It will NOT update timing, will enter “timing irrelevant” mode and cannot perform normal optimization afterwards.\n\n#### Example\n```plaintext\nxtop > source mcmm.tcl\nxtop > source design_setup.tcl\nxtop > load_native_eco_files {1.txt 2.txt 3.txt }\nxtop > load_native_eco_files 4.txt -quiet # without printing detail messages for dropped actions\n...\nxtop > write_design_changes -format NATIVE -eco_file_prefix xxx -output_dir $output_dir -force\n```\n\n#### Note\n- Auto and manual eco actions are supported before `load_native_eco_files`, checking and merging eco scripts.\n- Independent work of each person must use different `eco_new_object_prefix` to avoid naming conflicts.\n- The legalization fail treatment is controlled by parameter `placement_legalization_obligated`.\n\n#### Diagram\n- **Auto**\n  - Analysis\n    - Manual\n      - ECO Out & QoR",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0062_fig0001.png"
                ],
                "chunk_size": 304,
                "chunk_id": "_xtop_training_0062_0001"
            },
            {
                "doc_id": "_xtop_training_0063",
                "summary": "",
                "content": "![Page 63 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0063_fig0001.png)\n\nDescription of slide page 63:\n### Slide Content\n\n#### Title\n- **Violation Overview**\n\n#### Sections\n1. **Data Preparation**\n2. **Design Setup**\n3. **Timing Fix** (Current Section)\n4. **Appendix**\n\n#### Flowchart\n- **Auto**\n  - Analysis\n    - Manual\n      - ECO Out & QoR\n\n#### Violation Overview\n- **Optimization -> Violation Overview -> Setup Paths/Hold Paths**\n\n#### Screenshots and Annotations\n- **Setup Path Summary**\n  - Click to see path violations\n  - Double click a path to jump to Path View\n  - Jump to fail reason debugging window\n\n#### Additional Information\n- **Empyrean All Rights Reserved**\n- **Automatic ECO**\n- **Slide Number: 64**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0063_fig0001.png"
                ],
                "chunk_size": 199,
                "chunk_id": "_xtop_training_0063_0001"
            },
            {
                "doc_id": "_xtop_training_0064",
                "summary": "",
                "content": "![Page 64 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0064_fig0001.png)\n\nDescription of slide page 64:\n### Slide Content\n\n#### Title\n- **Violation Overview**\n\n#### Section\n- **03 Timing Fix**\n\n#### Subsections\n- **Data Preparation**\n- **Design Setup**\n- **Timing Fix**\n- **Appendix**\n\n#### Main Content\n- **Optimization -> Violation Overview -> Setup GBA/Hold GBA**\n\n#### Diagrams and Screenshots\n1. **Flowchart**\n   - **Auto**\n     - Analysis\n     - Manual\n     - ECO Out & QoR\n\n2. **Software Interface Screenshot**\n   - **Setup GBA Summary**\n     - Table with columns: Scenario, Count, Worst, TNS, Slack, Name\n     - Example data:\n       - Scenario: func_slow\n       - Count: 772\n       - Worst: -2.832\n       - TNS: 1202.813\n       - Slack: -2.832\n       - Name: test_slow regs/dram2/mem_reg_66_7/D\n\n   - **Hold GBA Summary**\n     - Table with columns: Scenario, Count, Worst, TNS, Slack, Name\n     - Example data:\n       - Scenario: func_fast\n       - Count: 790\n       - Worst: -3.302\n       - TNS: -227.427\n       - Slack: -3.302\n       - Name: sram_1/D[10]\n\n3. **Software Menu**\n   - **Violation Overview**\n     - Setup Paths...\n     - Hold Paths...\n     - Setup GBA...\n     - Hold GBA...\n\n#### Annotations\n- **Click to see GBA violations**\n- **Right mouse menu -> Browse to see pin timing data**\n- **Jump to fail reason debugging window**\n\n#### Footer\n- **Empyrean All Rights Reserved**\n- **Automatic ECO**\n- **Slide Number: 65**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0064_fig0001.png"
                ],
                "chunk_size": 449,
                "chunk_id": "_xtop_training_0064_0001"
            },
            {
                "doc_id": "_xtop_training_0065",
                "summary": "",
                "content": "![Page 65 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0065_fig0001.png)\n\nDescription of slide page 65:\n### Slide Content\n\n#### Title\n- **Violation Overview**\n\n#### Subtitle\n- **Optimization -> Violation Overview -> Transition/Capacitance/Fanout**\n\n#### Flowchart\n1. **Data Preparation**\n   - Analysis (Auto)\n   - Manual\n2. **Design Setup**\n3. **Timing Fix**\n4. **Appendix**\n\n#### Software Interface\n- **Violation Overview** menu item highlighted in the software interface.\n  - Options: Setup Paths, Hold Paths, Cost Overview, Fix Violation, Optimize Cost, Fail Reason, Transition, Capacitance, Fanout, Wire Length, SI, Glitch.\n\n#### Screenshots\n1. **Transition Summary**\n   - Shows a summary of transition violations with columns for Scenario, Count, Worst, TNS, Slack, Constraint, and Name.\n   - Example data:\n     - Scenario: total\n     - Count: 1656\n     - Worst: 32514.932\n     - TNS: -32514.932\n     - Slack: -32516.131\n     - Constraint: 1.200\n     - Name: idec/PD_2_SW8_pso_test_RO_CO/OUT\n\n2. **Capacitance Summary**\n   - Shows a summary of capacitance violations with columns for Scenario, Count, Worst, TNS, Slack, Constraint, and Name.\n   - Example data:\n     - Scenario: total\n     - Count: 94\n     - Worst: -0.211\n     - TNS: -0.211\n     - Slack: -0.211\n     - Constraint: 0.085\n     - Name: regs/U2/ZN\n\n3. **Fanout Summary**\n   - Shows a summary of fanout violations with columns for Scenario, Count, Worst, TNS, Slack, Constraint, and Name.\n   - Example data:\n     - Scenario: total\n     - Count: 6\n     - Worst: -14.000\n     - TNS: -14.000\n     - Slack: -14.000\n     - Constraint: 32.000\n     - Name: BUFDIBEPLVT_GIBIII/Z\n\n#### Annotations\n- **Click to see DRV violations**: Indicates that clicking on certain elements will show detailed DRV (Design Rule Violations) information.\n- **Jump to fail reason debugging window**: Highlights a feature that allows users to jump directly to the debugging window for fail reasons.\n- **Right mouse menu -> Browse to see pin timing data**: Explains that using the right mouse menu can provide additional timing data for pins.\n- **Automatic ECO**: Refers to the process of automatically performing Engineering Change Orders.\n\n#### Footer\n- **Empyrean All Rights Reserved**\n- Slide number: 66",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0065_fig0001.png"
                ],
                "chunk_size": 655,
                "chunk_id": "_xtop_training_0065_0001"
            },
            {
                "doc_id": "_xtop_training_0066",
                "summary": "",
                "content": "![Page 66 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0066_fig0001.png)\n\nDescription of slide page 66:\n### Slide Content\n\n#### Title\n- **Violation Overview**\n\n#### Subtitle\n- **Optimization -> Violation Overview -> Wire Length**\n\n#### Flowchart\n1. **Data Preparation**\n   - Auto\n     - Analysis\n       - Manual\n         - ECO Out & QoR\n\n#### Interface Elements\n- **Menu Bar**\n  - Optimization\n    - Violation Overview\n      - Wire Length...\n- **Wire Length Summary Window**\n  - **Summary Table**\n    - Columns: Scenario, Count, Worst, TNS\n    - Rows: Total, Slack, Scenario, Value, Constraint\n  - **Jump to Fail Reason Debugging Window**\n    - Automatic ECO\n- **Right Mouse Menu**\n  - Locate In Layout\n\n#### Visual Elements\n- **Layout Image**\n  - Shows a detailed layout with various components and connections.\n\n#### Annotations\n- **Click to see wire length violations**\n- **Jump to fail reason debugging window**\n- **Automatic ECO**\n- **Right mouse menu -> Locate In Layout**\n\n#### Footer\n- **Empyrean All Rights Reserved**\n- **Slide Number: 67**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0066_fig0001.png"
                ],
                "chunk_size": 273,
                "chunk_id": "_xtop_training_0066_0001"
            },
            {
                "doc_id": "_xtop_training_0067",
                "summary": "",
                "content": "![Page 67 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0067_fig0001.png)\n\nDescription of slide page 67:\n### Slide Content\n\n#### Title\n- **Violation Overview**\n\n#### Sections\n1. **Data Preparation**\n2. **Design Setup**\n3. **Timing Fix** (Current Section)\n4. **Appendix**\n\n#### Main Content\n- **Optimization -> Violation Overview -> SI**\n\n#### Diagrams and Images\n1. **Flowchart:**\n   - **Auto**\n     - Analysis\n     - Manual\n     - ECO Out & QoR\n\n2. **Software Interface:**\n   - **Violation Overview Menu:**\n     - Optimization\n     - Layout\n     - Tools\n     - View\n     - Window\n     - **SI...** (Highlighted)\n\n3. **SI Summary Table:**\n   - Columns: Scenario, Count, Worst, TNS, Slack, Scenario, Value, Constraint, Name\n   - Rows: Data for different scenarios (e.g., func_fast, func_slow, test_fast, test_slow)\n\n4. **Right Mouse Menu:**\n   - Locate In Layout\n\n5. **Layout Image:**\n   - Shows the physical layout of the design with highlighted areas.\n\n6. **Jump to Fail Reason Debugging Window:**\n   - Automatic ECO\n\n#### Annotations\n- **Click to see SI violations**\n- **Jump to fail reason debugging window**\n- **Automatic ECO**\n\n#### Footer\n- **Empyrean All Rights Reserved**\n- **Slide Number: 68**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0067_fig0001.png"
                ],
                "chunk_size": 333,
                "chunk_id": "_xtop_training_0067_0001"
            },
            {
                "doc_id": "_xtop_training_0068",
                "summary": "",
                "content": "![Page 68 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0068_fig0001.png)\n\nDescription of slide page 68:\n### Slide Content\n\n#### Title\n- **Violation Overview**\n\n#### Subtitle\n- **Optimization -> Violation Overview -> Glitch**\n\n#### Flowchart\n1. **Data Preparation**\n   - Auto\n     - Analysis\n       - Manual\n         - ECO Out & QoR\n\n#### Interface Elements\n- **Menu Bar**\n  - Optimization\n  - Layout\n  - Tools\n  - View\n  - Window\n\n- **Submenu**\n  - Violation Overview\n    - Setup Paths...\n    - Hold Paths...\n    - Fix Violation\n      - Setup GBA...\n      - Hold GBA...\n    - Optimize Cost\n    - Fail Reason...\n      - Transition...\n      - Capacitance...\n      - Fanout...\n      - Wire Length...\n      - SI...\n      - Glitch...\n\n- **Glitch Violations**\n  - Click to see Glitch violations\n\n- **Noise Glitch Summary Table**\n  - Columns: Slack, Scenario, Value, Constraint, Name\n  - Rows: Various glitch scenarios with corresponding values and constraints\n\n- **Layout View**\n  - Right mouse menu -> Locate In Layout\n  - Jump to fail reason debugging window\n  - Automatic ECO\n\n#### Additional Notes\n- **Slide Number**: 69\n- **Company Logo**: Empyrean\n- **Copyright Notice**: Empyrean All Rights Reserved",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0068_fig0001.png"
                ],
                "chunk_size": 323,
                "chunk_id": "_xtop_training_0068_0001"
            },
            {
                "doc_id": "_xtop_training_0069",
                "summary": "",
                "content": "![Page 69 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0069_fig0001.png)\n\nDescription of slide page 69:\n### Slide Content\n\n#### Title\n- Cost Overview\n\n#### Subtitle\n- Optimization -> Cost Overview -> Leakage Power/Dynamic Power/Area\n\n#### Flowchart\n1. **Data Preparation**\n   - Auto\n     - Analysis\n       - Manual\n         - ECO Out & QoR\n\n#### Navigation\n- Click to see cost\n  - **Cost Overview**\n    - Leakage Power...\n    - Dynamic Power...\n    - Area...\n\n#### Screenshots\n1. **Leakage Power Summary**\n   - Keyword: total, LVT, HVT, others\n   - Count: 3922, 3082, 669, 171\n   - Ratio: 78.5824%, 17.0576%, 4.3600%\n   - Leakage Power: 78669.3386, 59286.2944, 216.7869, 19166.2574\n\n2. **Dynamic Power Summary**\n   - CellType: total, Sequential, Combinational\n   - Count: 3922, 1286, 2636\n   - Internal: 2.3653e+06, 1.6549e+06, 7.1040e+05\n   - Switching: 7.8931e+05, 48864.6935, 7.4044e+05\n   - Dynamic Power: 3.1546e+06, 1.7037e+06, 1.4508e+06\n\n3. **Area Summary**\n   - Count: 3922\n   - Area: 72280.521\n   - Density: 64.215%\n\n#### Annotations\n- Jump to fail reason debugging window\n- Automatic optimization",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0069_fig0001.png"
                ],
                "chunk_size": 485,
                "chunk_id": "_xtop_training_0069_0001"
            },
            {
                "doc_id": "_xtop_training_0070",
                "summary": "",
                "content": "![Page 70 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0070_fig0001.png)\n\nDescription of slide page 70:\n### Slide Content\n\n#### Title\n- ECO Fail Reasons Debugging\n\n#### Subtitle\n- Optimization -> Fail Reason\n\n#### Diagram\n- **Data Preparation**\n  - Auto\n    - Analysis\n      - Manual\n        - ECO Out & QoR\n\n#### Image Description\n- **Software Interface**\n  - **Summary Table**\n    - Columns: Reason, Count, %\n    - Rows:\n      - break_setup: 1227 (70.2%)\n      - break_setup_of_driver: 338 (19.3%)\n      - break_max_transition: 90 (5.2%)\n      - fail_to_legalize: 56 (3.1%)\n  - **Details by Reason Mode**\n    - Show details by reason mode\n    - Double click the reason to see details\n    - Right mouse menu -> Locate In Layout\n  - **Layout View**\n    - Highlighted area indicating the location of the failure\n\n#### Instructions\n- Click to debug ECO fail reason\n- Command \"clear_fail_reasons\" can be used to clear all existing fail reasons.\n\n#### Footer\n- Empyrean All Rights Reserved",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0070_fig0001.png"
                ],
                "chunk_size": 284,
                "chunk_id": "_xtop_training_0070_0001"
            },
            {
                "doc_id": "_xtop_training_0071",
                "summary": "",
                "content": "![Page 71 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0071_fig0001.png)\n\nDescription of slide page 71:\n### ECO Fail Reasons Debugging\n\n#### Overview\n- **Objective**: Debug fail reasons of an unfixed path.\n- **Process**:\n  - Auto: Analysis\n  - Manual: ECO Out & QoR\n\n#### Interface Elements\n1. **Timing Paths Window**:\n   - Displays a list of timing paths with their IDs, current/origin slack, difference, and endpoint.\n   - Example Path: ID 2062 with slack values -2.3342/-3.3258 and difference 0.9916.\n\n2. **Fail Reason Window**:\n   - Shows details by object mode.\n   - Allows querying by object or fail reason.\n   - Example Query: Pin 2062.\n\n3. **Path Details**:\n   - Drag a path from the path list to the \"Fail Reason\" window.\n   - Then detail fail reasons of every pin on this path will be shown.\n\n#### Detailed Steps\n1. **Drag Path from Path List**:\n   - Select a path (e.g., ID 2062) from the Timing Paths window and drag it to the Fail Reason window.\n\n2. **Show Details by Object Mode**:\n   - The Fail Reason window displays detailed information about the selected path.\n   - Example details include:\n     - Pin: inst_reg_1/CP\n     - Insert Buffer: -\n     - Size Cell: -\n     - Split Net: -\n     - Remove Buffer: -\n\n3. **Query by Object or Fail Reason**:\n   - Users can query specific objects or fail reasons for more detailed analysis.\n\n#### Additional Information\n- The slide is part of a presentation on \"Timing Fix\" under section 03.\n- Empyrean logo and copyright notice are present.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0071_fig0001.png"
                ],
                "chunk_size": 407,
                "chunk_id": "_xtop_training_0071_0001"
            },
            {
                "doc_id": "_xtop_training_0072",
                "summary": "",
                "content": "![Page 72 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0072_fig0001.png)\n\nDescription of slide page 72:\n### ECO Fail Reasons Debugging\n\n#### Overview\n- **Objective**: Debug fail reasons of unfixed GBA violated endpoints.\n- **Process**:\n  - **Auto Analysis**\n  - **Manual Analysis**\n  - **ECO Out & QoR**\n\n#### Detailed Steps\n1. **Setup GBA Summary**:\n   - **Top N Endpoints**:\n     - Slack Scenario: `test_slow`\n     - Name: `regs/dram2/mem_reg_59_3/D`\n\n2. **Drag an Violated Endpoints from GBA Summary to \"Fail Reason\" window**:\n   - Example: `regs/dram2/mem_reg_59_3/D`\n\n3. **Show details by object mode**:\n   - **Query By**: Object\n   - **Summary**:\n     - **Reasons**:\n       - No_setup_gain: 2722 (81.7%)\n       - Fail_to_legalize: 256 (7.7%)\n       - Break_hold: 208 (6.2%)\n       - Sequential_cell: 90 (2.7%)\n       - Break_max_capacitance: 49 (1.5%)\n       - No_setup_total_gain: 6 (0.2%)\n       - Assigned_net: 1 (0.0%)\n\n4. **Then detail fail reasons of every pin on the gba critical path will be shown**:\n   - **Table**:\n     - **Columns**:\n       - Pin\n       - Insert Buffer\n       - Size Cell\n       - Split Net\n       - Remove Buffer\n     - **Example Rows**:\n       - Pin: `fsrc_reg_0/Q`\n         - Insert Buffer: `-`\n         - Size Cell: `sequential_cell`\n         - Split Net: `no_setup_gain`\n         - Remove Buffer: `-`\n       - Pin: `U464/A2`\n         - Insert Buffer: `-`\n         - Size Cell: `-`\n         - Split Net: `-`\n         - Remove Buffer: `-`\n       - Pin: `U464/ZN`\n         - Insert Buffer: `-`\n         - Size Cell: `no_setup_gain`\n         - Split Net: `no_setup_gain`\n         - Remove Buffer: `-`\n       - Pin: `U255/I`\n         - Insert Buffer: `-`\n         - Size Cell: `fail_to_legalize`\n         - Split Net: `no_setup_gain`\n         - Remove Buffer: `-`\n       - Pin: `regs/dram1/C3/US05/A1`\n         - Insert Buffer: `-`\n         - Size Cell: `-`\n         - Split Net: `-`\n         - Remove Buffer: `-`\n       - Pin: `regs/dram1/C3/US05/ZN`\n         - Insert Buffer: `-`\n         - Size Cell: `no_setup_gain`\n         - Split Net: `no_setup_gain`\n         - Remove Buffer: `-`\n       - Pin: `regs/dram1/C3/US04/I`\n         - Insert Buffer: `-`\n         - Size Cell: `-`\n         - Split Net: `-`\n         - Remove Buffer: `-`\n\n#### Additional Information\n- **Empyrean All Rights Reserved**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0072_fig0001.png"
                ],
                "chunk_size": 722,
                "chunk_id": "_xtop_training_0072_0001"
            },
            {
                "doc_id": "_xtop_training_0073",
                "summary": "",
                "content": "![Page 73 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0073_fig0001.png)\n\nDescription of slide page 73:\n### Summarize Commands\n\n#### summarize_path_violations\n- **Description**: Summarize the violation information of specified timing paths.\n\n#### Example\n```plaintext\nxtop > summarize_path_violations\n\n### hold path summary ###\nscenario    count   worst     tns\n-----------------------------------\ntotal       20309   -3.404    -7820.595\nfunc_fast   10000   -3.256    -3847.825\n### hold endpoint summary ###\nscenario    count   worst     tns\n-----------------------------------\ntotal       1060    -3.404    -463.762\nfunc_fast   1008    -3.256    -447.649\n### setup path summary ###\nscenario    count   worst     tns\n-----------------------------------\ntotal       14570   -3.529    -23495.980\nfunc_slow   8678    -3.464    -11899.554\n### setup endpoint summary ###\nscenario    count   worst     tns\n-----------------------------------\ntotal       965     -3.529    -1422.719\nfunc_slow   909     -3.464    -1325.028\n```\n\n#### Options\n- `-with_path_group`\n- `-with_delta`\n- `-with_reference`\n- `-as_reference`\n- `-with_top_n count`\n- `path_list`\n\n#### Tips\n- Use `-as_reference` option to set current summary as a reference for later summary.\n\n#### Additional Examples\n```plaintext\nxtop > summarize_path_violations [get_paths -delay_type max ]\n\n### setup path summary ###\nscenario    count   worst     tns\n-----------------------------------\ntotal       14570   -3.529    -23495.980\nfunc_slow   8678    -3.464    -11899.554\n### setup endpoint summary ###\nscenario    count   worst     tns\n-----------------------------------\ntotal       965     -3.529    -1422.719\nfunc_slow   909     -3.464    -1325.028\n\nxtop > summarize_path_violations -as_reference\nxtop > summarize_path_violations -with_delta \\\n-with_reference\nxtop > summarize_path_violations -with_top_n 10\n...\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0073_fig0001.png"
                ],
                "chunk_size": 615,
                "chunk_id": "_xtop_training_0073_0001"
            },
            {
                "doc_id": "_xtop_training_0074",
                "summary": "",
                "content": "![Page 74 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0074_fig0001.png)\n\nDescription of slide page 74:\n### Summarize Commands\n\n#### summarize_gba_violations\n- **Description**: Summarize the timing violations of global based analysis.\n\n#### Options\n- `-with_delta`\n- `-with_reference`\n- `-as_reference`\n- `-exclude_path`\n- `-r2r_only | -io_only`\n- `-with_top_n count`\n- `{setup | -hold}`\n- `[pin_list]`\n\n#### Example\n```plaintext\nxtop > summarize_gba_violations -hold -with_top_n 1\n```\n##### Output\n```plaintext\n### hold summary ###\nScenario Count Worst TNS\n------------------------\ntotal 749 -3.302 -213.795\nfunc_fast 749 -3.302 -213.795\n### hold top 1 endpoints ###\nSlack Scenario Name\n-------------------\n-3.302 func_fast sram_1/D[10]\n```\n\n```plaintext\nxtop > summarize_gba_violations -hold -with_reference\n```\n##### Output\n```plaintext\n### hold summary ###\nScenario Count Count0 Worst Worst0 TNS TNS0\n-------------------------\ntotal 749 752 -3.302 -3.302 -213.795 -213.875\nfunc_fast 749 752 -3.302 -3.302 -213.795 -213.875\n```\n\n#### Additional Examples\n```plaintext\nxtop > summarize_gba_violations -setup\nxtop > summarize_gba_violations -setup -r2r_only\nxtop > summarize_gba_violations -setup -io_only\nxtop > summarize_gba_violations -setup $pin_list\n...\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0074_fig0001.png"
                ],
                "chunk_size": 434,
                "chunk_id": "_xtop_training_0074_0001"
            },
            {
                "doc_id": "_xtop_training_0075",
                "summary": "",
                "content": "![Page 75 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0075_fig0001.png)\n\nDescription of slide page 75:\n### Summarize Commands\n\n#### summarize_transition_violations\n- **Description**: Summarize the information of transition violations in design.\n\n#### Example\n```plaintext\nxtop > summarize_transition_violations\n```\n| scenario | count | worst | tns |\n|----------|-------|-------|-----|\n| total    | 2026  | -35079.684 | -74465.360 |\n| func_fast | 27 | -35079.383 | -72702.095 |\n| func_slow | 2017 | -32514.631 | -35321.039 |\n| test_fast | 27 | -35079.684 | -72707.796 |\n| test_slow | 1993 | -32514.932 | -35313.395 |\n\n```plaintext\nxtop > summarize_transition_violations -r2r\n```\n| Scenario | Count | Worst | TNS |\n|----------|-------|-------|-----|\n| total    | 1197  | -1.180 | -420.401 |\n| func_fast | 486 | -1.030 | -77.115 |\n| func_slow | 1197 | -1.180 | -418.813 |\n| test_fast | 486 | -1.030 | -77.115 |\n| test_slow | 1197 | -1.180 | -418.813 |\n\n#### Options\n- `-as_reference`\n- `-with_delta`\n- `-with_reference`\n- `-clock`\n- `-data_path`\n- `-r2r_only` or `-io_only`\n- `-with_top_n count`\n- `[pin_list]`\n\n#### Additional Examples\n```plaintext\nxtop > summarize_transition_violations -clock\nxtop > summarize_transition_violations -data_path\nxtop > summarize_transition_violations -io_only\nxtop > summarize_transition_violations -with_reference\nxtop > summarize_transition_violations $pin_list\n...\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0075_fig0001.png"
                ],
                "chunk_size": 546,
                "chunk_id": "_xtop_training_0075_0001"
            },
            {
                "doc_id": "_xtop_training_0076",
                "summary": "",
                "content": "![Page 76 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0076_fig0001.png)\n\nDescription of slide page 76:\n### Summarize Commands\n\n#### summarize_capacitance_violations\n- **Description**: Summarize the information of capacitance violations in design.\n- **Options**:\n  - [-as_reference]\n  - [-with_delta]\n  - [-with_reference]\n  - [-clock]\n  - [-data_path]\n  - [-r2r_only | -io_only]\n  - [-with_top_n count]\n  - [pin_list]\n\n#### Example\n```plaintext\nxtop > summarize_capacitance_violations -with_top_n 3\n```\n##### Output\n```\n### capacitance summary ###\nscenario    count   worst   tns\n-----------------------------------\ntotal       101     -0.211  -2.312\nfunc_fast   1       -0.010  -0.020\nfunc_slow   101     -0.211  -2.312\n### capacitance top 3 endpoints ###\nslack scenario value constraint name\n-----------------------------------\n-0.211 func_slow 0.296 0.085 regs/U2/ZN\n-0.133 func_slow 0.225 0.092 regs/U1/Z\n-0.128 func_slow 0.318 0.190 U255/ZN\n```\n\n#### Additional Examples\n```plaintext\nxtop > summarize_capacitance_violations -clock\nxtop > summarize_capacitance_violations -data_path\nxtop > summarize_capacitance_violations -with_reference\nxtop > summarize_capacitance_violations -r2r_only\nxtop > summarize_capacitance_violations -io_only\nxtop > sumamrize_capacitance_violations $pin_list\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0076_fig0001.png"
                ],
                "chunk_size": 441,
                "chunk_id": "_xtop_training_0076_0001"
            },
            {
                "doc_id": "_xtop_training_0077",
                "summary": "",
                "content": "![Page 77 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0077_fig0001.png)\n\nDescription of slide page 77:\n### Summarize Commands\n\n#### summarize_fanout_violations\n- **Description**: Summarize the information of fanout violations in design.\n\n#### Options\n- `-threshold max_fanout_threshold`\n- `-as_reference [-with_delta]`\n- `-with_reference [-clock]`\n- `-r2r_only | -io_only [-data_path]`\n- `-with_top_n count`\n- `[pin_list]`\n\n#### Example\n```plaintext\nxtop > summarize_fanout_violations -threshold 16\n### fanout summary ###\nCount    Worst     TNS\n------------------------\n31      -30.000   -269.000\nxtop > summarize_fanout_violations -threshold 16 -clock\nxtop > summarize_fanout_violations -threshold 16 -data_path\nxtop > summarize_fanout_violations -threshold 16 -with_top_n 10\nxtop > summarize_fanout_violations -threshold 16 -r2r_only\n...\n```\n\n#### Flowchart\n- **Auto**\n  - Analysis\n  - Manual\n  - ECO Out & QoR",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0077_fig0001.png"
                ],
                "chunk_size": 294,
                "chunk_id": "_xtop_training_0077_0001"
            },
            {
                "doc_id": "_xtop_training_0078",
                "summary": "",
                "content": "![Page 78 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0078_fig0001.png)\n\nDescription of slide page 78:\n### Summarize Commands\n\n#### summarize_wire_length_violations\n- **Description**: Summarize the information of wire length violations in design.\n- **Options**:\n  - `-max_wire_length value`\n  - `-as_reference`\n  - `-with_delta`\n  - `-with_reference`\n  - `-clock`\n  - `-data_path`\n  - `-r2r_only | -io_only`\n  - `-with_top_n count`\n  - `[pin_list]`\n\n#### Example\n```plaintext\nxtop > summarize_wire_length_violations -max_wire_length 2000 \\\n-data_path\n\n### wire length summary ###\nCount    Worst    TNS\n-------------------------\n2090     -3426.545   -4.923e+05\nxtop > summarize_wire_length_violations -clock\nxtop > summarize_wire_length_violations -r2r_only\nxtop > summarize_wire_length_violations -io_only\nxtop > summarize_wire_length_violations -with_top_n 10\n...\n```\n\n#### Flow Diagram\n- **Auto**\n  - Analysis\n  - Manual\n  - ECO Out & QoR",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0078_fig0001.png"
                ],
                "chunk_size": 293,
                "chunk_id": "_xtop_training_0078_0001"
            },
            {
                "doc_id": "_xtop_training_0079",
                "summary": "",
                "content": "![Page 79 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0079_fig0001.png)\n\nDescription of slide page 79:\n### Summarize Commands\n\n#### summarize_si_violations\n- **Description**: Summarize the information of si violations in design.\n\n#### Options\n- `-max_si value`\n- `-as_reference`\n- `-with_delta`\n- `-with_reference`\n- `-clock`\n- `-data_path`\n- `-r2r_only | -io_only`\n- `-with_top_n count`\n- `[pin_list]`\n\n#### Example\n```plaintext\nxtop > summarize_si_violations -max_si 0.05 -data_path\n```\n##### Output\n```plaintext\n### si summary ###\nScenario Count Worst TNS\n------------------------\ntotal    2260   -0.656  -183.053\nfunc_slow 2243   -0.656  -179.151\ntest_slow 2242   -0.656  -178.782\n```\n\n#### Additional Commands\n- `xtop > summarize_si_violations -clock`\n- `xtop > summarize_si_violations -r2r_only`\n- `xtop > summarize_si_violations -io_only`\n- `xtop > summarize_si_violations -with_top_n 10`\n- `...`",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0079_fig0001.png"
                ],
                "chunk_size": 315,
                "chunk_id": "_xtop_training_0079_0001"
            },
            {
                "doc_id": "_xtop_training_0080",
                "summary": "",
                "content": "![Page 80 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0080_fig0001.png)\n\nDescription of slide page 80:\n### Summarize Commands\n\n#### summarize_leakage_power\n- **Description**: Summarize leakage power for each keyword.\n\n#### Options\n- `-as_reference`\n- `-with_delta`\n- `-with_reference`\n- `-include_physical_only`\n- `-keywords str_list`\n- `-recursive`\n\n#### Example\n```plaintext\nxtop > summarize_leakage_power -keywords {LVT \"\" HVT}\n```\n\n| Keyword | Count | Ratio | Power |\n|---------|-------|-------|-------|\n| total   | 3922  | -     | 86956.559 |\n| LVT     | 3900  | 99.439% | 68054.959 |\n| HVT     | 0     | 0.000% | 0.000 |\n| others  | 22    | 0.561% | 18901.600 |\n\n```plaintext\nxtop > summarize_leakage_power -keywords {LVT \"\" HVT} \\\n-include_physical_only\n\nxtop > summarize_leakage_power -keywords {LVT \"\" HVT} \\\n-recursive\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0080_fig0001.png"
                ],
                "chunk_size": 301,
                "chunk_id": "_xtop_training_0080_0001"
            },
            {
                "doc_id": "_xtop_training_0081",
                "summary": "",
                "content": "![Page 81 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0081_fig0001.png)\n\nDescription of slide page 81:\n### Summarize Commands\n\n#### summarize_dynamic_power\n- **Description**: Summarize dynamic power for the specified modules or cells.\n- **Example**:\n  ```plaintext\n  xtop > summarize_dynamic_power -as_reference -with_top_n 3\n  ```\n\n#### Command Syntax\n```plaintext\n[-as_reference]\n[-with_delta] [-with_reference]\n[-with_top_n]\n[[-hier_path_list str_list [-current_hier_only]] | cell_list]\n```\n\n#### Example Output\n```plaintext\nxtop > summarize_dynamic_power -as_reference -with_top_n 3\n\n### design: fibre_ctrl ###\nCellType Count Internal Switching DynamicPower\n-------------------------------------------------\ntotal 150397 7.1552e+05 3.3095e+05 1.0465e+06\nSequential 254131 5.3892e+05 36583.6776 5.7551e+05\nCombinational 1249266 1.7660e+05 2.9436e+05 4.7096e+05\n### top 3 cells ###\nPower Internal Switching Name\n-------------------------------\n419.5743 0.0000 419.5743 cell_A\n408.7838 0.0000 408.7838 cell_B\n408.7838 0.0000 408.7838 cell_C\n```\n\n#### Additional Example\n```plaintext\nxtop > summarize_dynamic_power -hier_path_list {A1 A1/B3 A1/B3/C2}\n```\n\n#### Output Table\n| CellType | Count | Internal | Switching | DynamicPower |\n|----------|-------|----------|-----------|--------------|\n| total    | 8     | 4273.5104| 705.9671  | 4979.4775    |\n| Sequential | 1   | 3670.2777| 101.9856  | 3772.2633    |\n| Combinational | 7 | 603.2327 | 603.9815  | 1207.2142    |\n\n| CellType | Count | Internal | Switching | DynamicPower |\n|----------|-------|----------|-----------|--------------|\n| total    | 8     | 4275.0508| 336.1108  | 4611.1616    |\n| Sequential | 1   | 3679.2404| 76.0571   | 3755.2975    |\n| Combinational | 7 | 595.8104 | 260.0537  | 855.8641     |\n\n| CellType | Count | Internal | Switching | DynamicPower |\n|----------|-------|----------|-----------|--------------|\n| total    | 10    | 11584.1675| 315.0414  | 11899.2090   |\n| Sequential | 3   | 10988.6548| 77.2479   | 11065.9026   |\n| Combinational | 7 | 595.5127 | 237.7936  | 833.3063     |",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0081_fig0001.png"
                ],
                "chunk_size": 893,
                "chunk_id": "_xtop_training_0081_0001"
            },
            {
                "doc_id": "_xtop_training_0082",
                "summary": "",
                "content": "![Page 82 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0082_fig0001.png)\n\nDescription of slide page 82:\n### Summarize Commands\n\n#### summarize_design_area\n- **Description**: Summarize the design area.\n\n#### Options\n- `-as_reference`\n- `-with_delta`\n- `-with_reference`\n- `-recursive`\n\n#### Example\n```plaintext\nxtop > summarize_design_area\n### design: cpu ###\nCount       Area        Density\n---------------------------\n3922        72280.521   64.215%\n...\nxtop > summarize_design_area -as_reference\nxtop > summarize_design_area -with_reference\nxtop > summarize_design_area -with_delta\nxtop > summarize_design_area -recursive\n...\n```\n\n#### Flowchart\n- **Auto**\n  - Analysis\n    - Manual\n      - ECO Out & QoR",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0082_fig0001.png"
                ],
                "chunk_size": 203,
                "chunk_id": "_xtop_training_0082_0001"
            },
            {
                "doc_id": "_xtop_training_0083",
                "summary": "",
                "content": "![Page 83 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0083_fig0001.png)\n\nDescription of slide page 83:\n### Summarize Commands\n\n#### summarize_eco_actions\n- **Description**: Summarize eco actions and impact on designs.\n- **Options**:\n  - [-last_n count]\n  - [-hierarchical]\n\n#### Example\n```plaintext\nxtop > summarize_eco_actions\n### design: cpu ###\ncount    d_area   density   d_density\n--------------------------------------\ntotal      --     +24.000   64.237%    +0.021%\ninserted   6      +22.560   --         +0.020%\nsized      1      +1.440    --         +0.001%\nremoved    0      +0.000    --         +0.000%\n```\n\n#### Note\n- **Tip**: use “-last_n” option to only report the last ECO actions",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0083_fig0001.png"
                ],
                "chunk_size": 234,
                "chunk_id": "_xtop_training_0083_0001"
            },
            {
                "doc_id": "_xtop_training_0084",
                "summary": "",
                "content": "![Page 84 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0084_fig0001.png)\n\nDescription of slide page 84:\n### Report Commands\n\n#### report_annotated_timing_data\n- **Description**: Report timing data of specified objects that read in from files.\n- **Options**:\n  - `-verbose`\n  - `-scenarios scenario_list`\n  - `-truncate val`\n  - `-include_skipped`\n  - `-pins name_list`\n  - `-cells name_list`\n  - `-nets name_list`\n\n#### Example\n```plaintext\nxtop > report_annotated_timing_data -pins stacklevel_reg_1_/D\nworst values of pin: stacklevel_reg_1_/D\nvalue    scenario\n-------------------\nsetup_trans   0.0591 func_slow\nhold_trans    0.0200 func_slow\nmax_trans     0.4696 func_fast\nmax_cap       2.0000 func_fast\n-------------------\n(-): skipped\n(*): meaningless value\n\nxtop > report_annotated_timing_data -pins stacklevel_reg_1_/D -verbose\npin: stacklevel_reg_1_/D\nscenario setup_slack hold_slack setup_trans hold_trans max_trans max_cap\n---------------------------------------------------------------------------------\nfunc_fast * * 0.0183 0.0058 0.4696 2.0000\nfunc_slow * * 0.0591 0.0200 0.6460 2.0000\n```\n\n#### Note\n- By default, the timing of those skipped scenarios are not taken into account and not reported, unless there is only one scenario matched or option `include_skipped` is specified.\n\n### Flow Diagram\n- **Data Preparation**\n  - Auto\n    - Analysis\n  - Manual\n    - ECO Out & QoR",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0084_fig0001.png"
                ],
                "chunk_size": 415,
                "chunk_id": "_xtop_training_0084_0001"
            },
            {
                "doc_id": "_xtop_training_0085",
                "summary": "",
                "content": "![Page 85 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0085_fig0001.png)\n\nDescription of slide page 85:\n### Report Commands\n\n#### report_fail_reasons\n- **Description**: Report fail reason on pins of the optimization process.\n- **Example**:\n  ```plaintext\n  xtop > report_fail_reasons -paths [get_paths -delay_type max] -stats\n  ```\n\n#### Options\n- `-methods method_list`\n- `-disable_timing | -stats`\n- `-exclude_reasons reason_list`\n- `-verbose`\n- `-truncate num`\n- `-pins pin_list`\n- `-paths path_list`\n\n#### Note\n- If `-disable_timing` option specified, it will not output the timing information.\n\n#### Example Output\n```plaintext\nReason                  Count   %\n------------------------ ------- ----\nbreak hold of driver    ##########... 10 50.0%\nbreak max cap           #######...... 4 20.0%\nno setup gain           #####........ 3 15.0%\n...\n```\n\n```plaintext\nxtop > report_fail_reasons -pins \\\n[get_setup_gba_violated_pins] -stats -verbose\n```\n\n```plaintext\nReason                  Count   %\n------------------------ ------- ----\nbreak hold              #############... 10 50.0%\n...\n(0) break_hold : 205\nName    S_Slack H_Slack S_Trans Max_Trans S_Cap Max_Cap...\n----------------------------------------------\nalu/U143/ZN   -2.501  -0.231  0.395  0.470  0.007 ...\nalu/U150/ZN   -2.500  -0.249  0.187  0.470  0.004 ...\n...\n```\n\n```plaintext\nxtop > report_fail_reasons -paths [get_paths ...]\npath: Path_xxx\nPin Insert Buffer Size Cell Split Net Remove Buffer\n---------------------------------------------------\nU418/ZN - break hold of driver - -\nalu/U160/ZN - no setup gain - -\nU491/ZN - break max cap - -\nU416/Z - no place to legalize - -\n...\n```\n\n```plaintext\nxtop > report_fail_reasons -pins \\\n[get_critical_gba_path -to tmr0_reg_0/D -delay_type max]\nPin Insert Buffer Size Cell Split Net Remove Buffer\n---------------------------------------------------\nfsr_reg_3_/CP - - sequential_cell - -\nfsr_reg_3_/Q - - - - -\nU214/A2 - - break_hold - -\nU214/ZN - - - - -\nregs/U14/B1 - - - - -\nregs/U14/ZN - no_setup_gain - -\n...\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0085_fig0001.png"
                ],
                "chunk_size": 618,
                "chunk_id": "_xtop_training_0085_0001"
            },
            {
                "doc_id": "_xtop_training_0086",
                "summary": "",
                "content": "![Page 86 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0086_fig0001.png)\n\nDescription of slide page 86:\n### Get Violation Commands\n\n#### Flow Diagram\n- **Auto**\n  - Analysis\n    - Manual\n      - ECO Out & QoR\n\n#### Commands\n- `get_paths`\n- `get_setup_gba_violated_pins`\n- `get_hold_gba_violated_pins`\n- `get_transition_violated_pins`\n- `get_capacitance_violated_pins`\n- `get_fanout_violated_pins`\n- `get_wire_length_violated_pins`\n- `get_si_violated_pins`\n\n#### Example\n```plaintext\nxtop > get_paths -delay_type max -path_type r2r\nxtop > get_setup_gba_violated_pins -endpoint_only\nxtop > get_hold_gba_violated_pins -exclude_path\nxtop > get_transition_violated_pins -pin_type clock\nxtop > get_si_violated_pins -pin_type data\n...\n```\n\n### Additional Information\n- The slide is part of a presentation on \"Timing Fix\" (Slide 03).\n- The company name \"Empyrean\" is mentioned, and all rights are reserved.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0086_fig0001.png"
                ],
                "chunk_size": 278,
                "chunk_id": "_xtop_training_0086_0001"
            },
            {
                "doc_id": "_xtop_training_0087",
                "summary": "",
                "content": "![Page 87 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0087_fig0001.png)\n\nDescription of slide page 87:\n### Other Debug Commands\n\n#### Debug Commands\n- **get_critical_gba_path**\n  - Create a collection of pins to imitate a critical path for GBA timing.\n- **get_io_path_pins**\n  - Get pins on the paths from or to io of design.\n- **get_failed_pins**\n  - Get pins of the specified fail reasons and ECO methods.\n\n#### Example\n```plaintext\nxtop > get_critical_gba_path -delay_type max -to dff0/D\nxtop > get_io_path_pins\nxtop > get_failed_pins -reasons fail_to_legalize\nxtop > get_failed_pins -reasons break_setup -methods size_cell\n...\n```\n\n### Flowchart\n- **Auto**\n  - Analysis\n    - Manual\n      - ECO Out & QoR",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0087_fig0001.png"
                ],
                "chunk_size": 208,
                "chunk_id": "_xtop_training_0087_0001"
            },
            {
                "doc_id": "_xtop_training_0088",
                "summary": "",
                "content": "![Page 88 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0088_fig0001.png)\n\nDescription of slide page 88:\n### Log Files\n\n#### xtop_commands_N.txt\n- **Explanation:**\n  - After each XTop run, there will be command and log files generated under the current work directory.\n  - User can also specify the directory by `-log_dir` option of XTop:\n    ```bash\n    % xtop -log_dir newDirectory ...\n    ```\n  - The iteration number N will be increased automatically.\n  - In `xtop_commands_N.txt` file, it will record all the commands used.\n\n#### xtop_log_N.txt\n- **Explanation:**\n  - In `xtop_log_N.txt` file, it will record the log information.\n\n#### Example\n```bash\n% ls\nxtop_commands_1.txt\nxtop_log_1.txt\nxtop_commands_2.txt\nxtop_log_2.txt\nxtop_commands_3.txt\nxtop_log_3.txt\n...\n```\n\n#### Note\n- `\"xtop_commands_N.txt\"` file can be sourced directly:\n  ```bash\n  % xtop -f xtop_commands_N.txt\n  ```\n\n### Diagram\n- **Auto Analysis**\n  - Leads to `ECO Out & QoR`\n- **Manual Analysis**\n  - Leads to `ECO Out & QoR`",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0088_fig0001.png"
                ],
                "chunk_size": 304,
                "chunk_id": "_xtop_training_0088_0001"
            },
            {
                "doc_id": "_xtop_training_0089",
                "summary": "",
                "content": "![Page 89 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0089_fig0001.png)\n\nDescription of slide page 89:\n## Contents\n### How to Use XTop\n\n1. **Data Preparation**\n2. **Design Setup**\n3. **Timing Fix**\n4. **Appendix**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0089_fig0001.png"
                ],
                "chunk_size": 75,
                "chunk_id": "_xtop_training_0089_0001"
            },
            {
                "doc_id": "_xtop_training_0090",
                "summary": "",
                "content": "![Page 90 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0090_fig0001.png)\n\nDescription of slide page 90:\n### Layout Viewer\n\n#### Window Widgets\n- **Zoom In**\n- **Zoom Out**\n- **Zoom Fit**\n\n- **Select**\n- **Ruler**\n\n- **Highlight Color**\n- **Highlight**\n- **Clear Highlight**\n\n- **Clear Ruler**\n- **Faded Mode**\n- **Pin Connection**\n\n#### Configurations\n- **Settings**\n- **FAQ**\n\n#### Image Description\n- The image shows a screenshot of the Layout Viewer interface.\n- The viewer displays a detailed layout with various components and connections.\n- The layout is color-coded, with different sections highlighted in red and blue.\n- There are multiple windows and panels within the viewer, including a workspace panel on the left and a main layout view in the center.\n\n#### Additional Information\n- The snapshot of the Layout Viewer can be saved as pictures through the menu: Layout -> Snapshot.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0090_fig0001.png"
                ],
                "chunk_size": 212,
                "chunk_id": "_xtop_training_0090_0001"
            },
            {
                "doc_id": "_xtop_training_0091",
                "summary": "",
                "content": "![Page 91 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0091_fig0001.png)\n\nDescription of slide page 91:\n### Design Browser\n\n#### Overview\n- **Double click the search result {Cell/ Pin/ Net}, the Design Browser will pop up.**\n\n#### Navigation\n- **Backward**: Navigate to previous view.\n- **Forward**: Navigate to next view.\n\n#### Additional Information\n- **In Layout Viewer, right-click an object and choose “Browse…” can also invoke the Design Browser.**\n- **Double click {Pin/Net} to trace the netlist connection**\n\n#### Timing Information\n- **Timing info.** is displayed in a separate window.\n\n#### Empyrean All Rights Reserved",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0091_fig0001.png"
                ],
                "chunk_size": 159,
                "chunk_id": "_xtop_training_0091_0001"
            },
            {
                "doc_id": "_xtop_training_0092",
                "summary": "",
                "content": "![Page 92 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0092_fig0001.png)\n\nDescription of slide page 92:\n### Preferences\n\n#### In XTop main GUI window: Tools → Preferences ...\n\n- **Window Widgets**\n- **Configurations**\n- **Settings**\n- **FAQ**\n\n#### Preferences Dialog\nThe preferences dialog is divided into two tabs: General and Layout.\n\n##### General Tab\n- **Web Browser**: Firefox\n- **Pdf Reader**: acroread\n- **Editor(Vim)**: gvim\n- **Tab Position**: Vertical\n- **GUI Style**: Select GUI Style: Windows\n- **Fonts**\n  - **Default Font**: Bitstream Vera Sans Mono, Size: 9\n  - **Console Font**: Bitstream Vera Sans Mono, Size: 9\n\n##### Layout Tab\n- **Settings**\n  - **Select**: 2\n  - **Highlight**: 2\n  - **Fly Line**: 2\n  - **Scroll Step**: 100 pixels\n  - **Zoom In Ratio**: 1.50\n  - **Cell Name**: Reference\n  - **Mark Size**: Medium\n  - **Pin Connection**: Only Route Shape\n  - **Ruler**: Single Edge\n  - **Auto Highlight Connections**: Checked\n  - **Display Removable Fillers**: Checked\n  - **Display Net Shapes**: Checked\n  - **Display Pins Of Net**: Checked\n  - **Enable Multi Thread**: Checked\n\n- **Shortcuts**\n  - **Action**: Z\n  - **Zoom In**: Shift+Z\n  - **Zoom Out**: Shift+Z\n  - **Zoom To Selected**: Shift+Z\n  - **Zoom To Highlighted**: Shift+Z\n  - **Fit In Window**: F\n  - **Select**: A\n  - **Ruler**: K\n  - **Clear Rulers**: H\n  - **Highlight**: Shift+K\n  - **Clear Highlight**: Shift+K",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0092_fig0001.png"
                ],
                "chunk_size": 424,
                "chunk_id": "_xtop_training_0092_0001"
            },
            {
                "doc_id": "_xtop_training_0093",
                "summary": "",
                "content": "![Page 93 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0093_fig0001.png)\n\nDescription of slide page 93:\n### Units\n\n#### Window Widgets\n- **Configurations**\n- **Settings**\n- **FAQ**\n\n#### In XTop main GUI window: Tools → Units ...\n\n- **Length**: 1.00 μm\n- **Resistance**: 1.00 kΩ\n- **Capacitance**: 1.00 pF\n- **Inductance**: 1.00 uH\n- **Power**: 1.00 pW\n- **Voltage**: 1.00 V\n- **Current**: 1.00 uA\n- **Time**: 1.00 ns\n\n**Buttons:**\n- **Cancel**\n- **OK**\n\n---\n\n### Notes:\n- The slide is from the \"Appendix\" section of a presentation.\n- The content focuses on configuring units in the XTop main GUI window.\n- The image shows a dialog box with various unit settings that can be adjusted.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0093_fig0001.png"
                ],
                "chunk_size": 234,
                "chunk_id": "_xtop_training_0093_0001"
            },
            {
                "doc_id": "_xtop_training_0094",
                "summary": "",
                "content": "![Page 94 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0094_fig0001.png)\n\nDescription of slide page 94:\n### Slide Content\n\n#### Title\n- **eco_post_mask_mode**\n\n#### Main Content\n- **Explanation:**\n  - While this parameter is set to true, both automatic and manual ECO will be acting in post mask mode.\n  - It will only contain physical wire modification and avoid any placement adjustment.\n\n#### Example\n- **Insert Buffer by GA Cell**\n- **Gate Sizing by GA Cell**\n- **Insert Buffer by Spare Cell**\n- **Gate Sizing by Spare Cell**\n\n#### Diagram\n- The diagram shows a layout with various components:\n  - **GA Filler**: Green blocks labeled as \"GA Filler\"\n  - **Spare buf**: Yellow block labeled as \"Spare buf\"\n  - **Spare AND**: Yellow block labeled as \"Spare AND\"\n  - **buf0**, **buf1**: Blue blocks labeled as \"buf0\" and \"buf1\"\n  - **and0**: Blue block labeled as \"and0\"\n  - **dflip**: Blue block labeled as \"dflip\"\n\n#### Commands\n- **xtop > set_parameter eco_post_mask_mode true**\n- **xtpo > insert_buffer -design {regs} {dram1/C3/U574/C1} {OR4D0BWP12THVT}**\n- **xtpo> size_cell -design {DIU_MDI_0_test_1} {HDMIFF/U13} {CKBD8BWP12T} //manual**\n- **xtpo> set_parameter eco_buffer_list_for_setup/hold {AN2 OR2 BUF2}**\n- **xtpo> fix_setup/hold_gba_violations ... //auto**\n\n#### Sidebar\n- **Window Widgets**\n- **Configurations**\n- **Settings**\n  - **post-mask eco**\n  - **legalization**\n  - **eco buffer**\n  - **sizing**\n  - **target/margin**\n  - **constraint**\n  - **skip**\n  - **dont_touch**\n  - **dont_use**\n  - **filler**\n  - **lib**\n- **FAQ**\n\n#### Footer\n- **Empyrean All Rights Reserved**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0094_fig0001.png"
                ],
                "chunk_size": 490,
                "chunk_id": "_xtop_training_0094_0001"
            },
            {
                "doc_id": "_xtop_training_0095",
                "summary": "",
                "content": "![Page 95 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0095_fig0001.png)\n\nDescription of slide page 95:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - **Settings**\n    - **post-mask eco**\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - **FAQ**\n\n#### GA Filler Flow\n- **eco_ga_site, eco_ga_name_pattern, eco_ga_filler_list**\n  - **Explanation:**\n    - For the GA filler post-mask eco flow, please set the above parameters to specify the GA cells.\n    - If both GA site and name pattern are set, `eco_ga_site` has higher priority.\n    - In the optimization, XTop will delete the GA filler cells, and insert the new cells given, and use the GA filler cells to fill the blank space.\n\n#### Example\n```plaintext\nxtop > set_parameter eco_post_mask_mode true\nxtop > set_parameter eco_ga_site {GCORE}\nxtop > set_parameter eco_ga_name_patterns {GFILL* GBUFF* GAN*}\nxtop > set_parameter eco_ga_filler_list {GAFILLER1 GAFILLER2 ...}\nxtop > set_parameter eco_cell_nominal_swap_keywords {HVT@ @P55 HVT@P55 }\nxtop> insert_buffer -design {regs} {dram1/xtop_cell_0/I} {GBUFFD1BWP12T} -locations {...}\nxtop> size_cell -design {cpu} {dram_t2/C3/U392} {GMUX2ND1BWP12THVT} //manual\nxtop > set_parameter eco_buffer_list_for_setup/hold {GBUFFD1BWP12T GBUFFD3BWP12T ... }\nxtop > fix_setup/hold_gba_violations ...\n```\n\n#### Note\n- If want to size between GA cell and non-GA cells, please set parameter `eco_ga_cell_sizing_rule` to complete.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0095_fig0001.png"
                ],
                "chunk_size": 482,
                "chunk_id": "_xtop_training_0095_0001"
            },
            {
                "doc_id": "_xtop_training_0096",
                "summary": "",
                "content": "![Page 96 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0096_fig0001.png)\n\nDescription of slide page 96:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - **Settings**\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - **FAQ**\n\n#### placement_legalization_mode\n- **Command:**\n  ```plaintext\n  xtop > set_parameter placement_legalization_mode [TRUE | FALSE]\n  ```\n\n- **Explanation:**\n  - This parameter specifies whether to use placement legalization mode.\n  - (It is not working in post-mask eco mode.)\n  - While it is off, the changed cells and the newly inserted cells will be left just at the original and specified places.\n  - Otherwise, it will try to search legal places for these cells within the legalization distance, and squeeze other cells if possible. If failed to find a legal place for a cell, the cell will be left at the original place.\n\n- **Example:**\n  ```plaintext\n  xtop > set_parameter placement_legalization_mode true\n  xtop > insert_buffer ...\n  ```\n\n#### Footer\n- **Empyrean All Rights Reserved**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0096_fig0001.png"
                ],
                "chunk_size": 294,
                "chunk_id": "_xtop_training_0096_0001"
            },
            {
                "doc_id": "_xtop_training_0097",
                "summary": "",
                "content": "![Page 97 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0097_fig0001.png)\n\nDescription of slide page 97:\n## Slide Content\n\n### Window Widgets\n- **Configurations**\n  - post-mask eco\n  - legalization\n  - eco buffer\n  - sizing\n  - target/margin\n  - constraint\n  - skip\n  - dont_touch\n  - dont_use\n  - filler\n  - lib\n- **FAQ**\n\n### set_placement_constraint\n```plaintext\nxtop > set_placement_constraint [design [max_density [density_region]]] \\\n[max_displacement] [max_congestion] [-readiness_check_level hard/soft]\n```\n\n#### Explanation:\nThis command sets placement constraint for given design.\n\n- This list for `-max_displacement` constraint must contain exact two values: the 1st used to define `max_displacement_value` for eco inst and 2nd used to define for original inst of the design.\n- The string can either be a float (like 5.0, which means 5.0 micro), or a float with a char t or T after it (like 150t, which means the `max_displacement_value` is 150*track_pitch, track_pitch is the routing track pitch value of the first horizontal routing layer). If users do not set `max_displacement_value`, the `max_displacement_value` for the design will be {100t 0}.\n\n#### Example\n```plaintext\nxtop > set_placement_constraint -design cpu -max_displacement {150t 0} -max_congestion 0.9\nxtop > set_placement_constraint -design B_CORE -max_density 0.6 -density_region {(0, 0, 30, 30)}\n```\n\n### Note\n- If `-readiness_check_level` option set to `soft`, if there is any undefined cell, unplaced instance or cell with NO SIZE information, design is still ready for opt.\n- The region unit is micro",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0097_fig0001.png"
                ],
                "chunk_size": 440,
                "chunk_id": "_xtop_training_0097_0001"
            },
            {
                "doc_id": "_xtop_training_0098",
                "summary": "",
                "content": "![Page 98 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0098_fig0001.png)\n\nDescription of slide page 98:\n### Slide Content\n\n#### Title\n- **report_placement_constraint**\n\n#### Navigation Bar\n- **01 Data Preparation**\n- **02 Design Setup**\n- **03 Timing Fix**\n- **04 Appendix**\n\n#### Sidebar Menu\n- **Window Widgets**\n  - Configurations\n  - Settings\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - FAQ\n\n#### Main Content\n- **Command Syntax:**\n  ```plaintext\n  xtop > report_placement_constraint [-design designName]\n  ```\n\n- **Explanation:**\n  - This command reports user defined placement constraint for the given design.\n\n- **Example:**\n  ```plaintext\n  xtop > set_placement_constraint -design cpu -max_displacement {150t 5} -max_congestion 0.9\n  xtop > report_placement_constraint -design cpu\n  ```\n  \n  | Constraint Scope: | Design cpu |\n  |-------------------|------------|\n  | ECO Inst Max Displacement: | 150t (30 micros) |\n  | Original Inst Max Displacement: | 5 Micros |\n  | Max Congestion: | 0.9 |\n\n#### Footer\n- **Empyrean All Rights Reserved**\n- **Slide Number:** 99",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0098_fig0001.png"
                ],
                "chunk_size": 345,
                "chunk_id": "_xtop_training_0098_0001"
            },
            {
                "doc_id": "_xtop_training_0099",
                "summary": "",
                "content": "![Page 99 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0099_fig0001.png)\n\nDescription of slide page 99:\n### Slide Content\n\n#### Title\n- **report_placement_context**\n\n#### Main Content\n- **Command Syntax:**\n  ```plaintext\n  xtop > report_placement_context [-design designName [-location {(x_coor, y_coor)}] \\\n                                   [-instance instanceName] ] \\\n                                   [-cell masterName] \\\n                                   [inc_upper_level]\n  ```\n\n- **Explanation:**\n  - This command reports the placement context for given inputs.\n\n- **Example:**\n  ```plaintext\n  xtop > report_placement_context\n  xtop > report_placement_context -design cpu -location {(45.6000, 283.8000)} -cell BUFFD8EPLVT\n  ```\n\n#### Sidebar\n- **Window Widgets**\n- **Configurations**\n- **Settings**\n  - post-mask eco\n  - legalization\n  - eco buffer\n  - sizing\n  - target/margin\n  - constraint\n  - skip\n  - dont_touch\n  - dont_use\n  - filler\n  - lib\n- **FAQ**\n\n#### Footer\n- **Empyrean All Rights Reserved**\n\n#### Additional Note\n- **the location unit is micro**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0099_fig0001.png"
                ],
                "chunk_size": 289,
                "chunk_id": "_xtop_training_0099_0001"
            },
            {
                "doc_id": "_xtop_training_0100",
                "summary": "",
                "content": "![Page 100 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0100_fig0001.png)\n\nDescription of slide page 100:\n## Slide Content\n\n### Window Widgets\n- Configurations\n  - Settings\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - FAQ\n\n### set_placement_spacing_label\n#### Syntax\n```plaintext\nxtop > set_placement_spacing_label -name labelName -side cell_side \\\n-ref_cells refCellNames\n```\n\n#### Explanation\nThis command sets label name for the given side of the cells specified by cell names.\n\n#### Example\n```plaintext\nxtop > set_placement_spacing_label -name DEL3B_L -side left \\\n-ref_cells [get_ref_cells */DEL3B*]\n\nxtop > set_placement_spacing_label -name DEL3B_R -side right \\\n-ref_cells [get_ref_cells */DEL3B*]\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0100_fig0001.png"
                ],
                "chunk_size": 235,
                "chunk_id": "_xtop_training_0100_0001"
            },
            {
                "doc_id": "_xtop_training_0101",
                "summary": "",
                "content": "![Page 101 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0101_fig0001.png)\n\nDescription of slide page 101:\n### Slide Content\n\n#### Title\n- **set_placement_spacing_rule**\n\n#### Navigation Bar\n- **Data Preparation**\n- **Design Setup**\n- **Timing Fix**\n- **Appendix**\n\n#### Sidebar Menu\n- **Window Widgets**\n- **Configurations**\n  - **Settings**\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - **FAQ**\n\n#### Main Content\n- **Command Syntax:**\n  ```plaintext\n  xtop > set_placement_spacing_rule value -labels cellSideLabels\n  ```\n\n- **Explanation:**\n  - This command sets the placement spacing label rule for the given labels with given values.\n\n- **Example:**\n  ```plaintext\n  xtop > set_placement_spacing_rule -labels {DEL3B_L DEL3B_R} {1 3}\n  ```\n\n- **Note:**\n  - The value unit is site.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0101_fig0001.png"
                ],
                "chunk_size": 261,
                "chunk_id": "_xtop_training_0101_0001"
            },
            {
                "doc_id": "_xtop_training_0102",
                "summary": "",
                "content": "![Page 102 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0102_fig0001.png)\n\nDescription of slide page 102:\n### Slide Content\n\n#### Title\n- **Appendix**\n\n#### Subtitle\n- **Window Widgets**\n  - Configurations\n    - Settings\n      - post-mask eco\n      - legalization\n      - eco buffer\n      - sizing\n      - target/margin\n      - constraint\n      - skip\n      - dont_touch\n      - dont_use\n      - filler\n      - lib\n    - FAQ\n\n#### Main Content\n- **eco_new_object_prefix**\n  - **Command:**\n    ```plaintext\n    xtop > set_parameter eco_new_object_prefix xtop\n    ```\n\n  - **Explanation:**\n    - This parameter defines the prefix for names of newly created cells or nets in eco actions. The newly created cells and nets are named as \"prefix_cell_n\" and \"prefix_net_n\" respectively.\n    - This prefix must start with an alphabet, and consist only of alphabets, numbers, and _.\n\n  - **Example:**\n    ```plaintext\n    xtop > set_parameter eco_new_object_prefix 20180323\n    xtop > insert_buffer ...\n    ```\n\n#### Footer\n- **Empyrean All Rights Reserved**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0102_fig0001.png"
                ],
                "chunk_size": 287,
                "chunk_id": "_xtop_training_0102_0001"
            },
            {
                "doc_id": "_xtop_training_0103",
                "summary": "",
                "content": "![Page 103 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0103_fig0001.png)\n\nDescription of slide page 103:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - **Settings**\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - **FAQ**\n\n#### eco_max_buffer_chain_length\n```plaintext\nxtop > set_parameter eco_max_buffer_chain_length 8\n```\n\n#### Explanation:\n- This parameter specifies the maximum buffer chain length, which means the count of buffers that can be inserted at one pin in automatic eco flow.\n- For example in fixing hold violations, it needs to insert abuffer chain that generated with a specified delay. While the chain length exceeds this limitation, it will be truncated, and a corresponding will be marked for this pin.\n\n#### Example\n```plaintext\nxtop > set_parameter eco_max_buffer_chain_length 5\nxtop > fix_hold_gba_violations -buffer_list \"DLY01X DLY02X DLY04X\"\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0103_fig0001.png"
                ],
                "chunk_size": 268,
                "chunk_id": "_xtop_training_0103_0001"
            },
            {
                "doc_id": "_xtop_training_0104",
                "summary": "",
                "content": "![Page 104 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0104_fig0001.png)\n\nDescription of slide page 104:\n### Slide Content\n\n#### Title\n- **eco_buffer_group**\n\n#### Navigation Bar\n- **01 Data Preparation**\n- **02 Design Setup**\n- **03 Timing Fix**\n- **04 Appendix**\n\n#### Sidebar Menu\n- **Window Widgets**\n- **Configurations**\n  - **Settings**\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n- **FAQ**\n\n#### Main Content\n- **eco_buffer_group**\n  - **Command:**\n    ```plaintext\n    xtop > set_parameter eco_buffer_group bufferNameList\n    ```\n\n- **Explanation:**\n  - This parameter defines a macro buffer group for buffers with different types. The foundry will provide two major types of buffers: normal buffer and delay buffer. And commonly they are defined with different footprint in libraries. If you want to swap buffers between normal and delay buffers, it needs to define such a buffer group.\n  - While any member is defined in buffer group, the whole buffer group that classified by `eco_cell_match_attribute` will also be added to this group. The buffer names can be specified with wildcard, any cells matched the specified wildcard will be added to this group.\n\n- **Example:**\n  ```plaintext\n  xtop > set_parameter eco_buffer_group {BUF* DLY*}\n  xtop > fix_hold_gba_violations ... -size_cell_only\n  ```\n\n#### Footer\n- **Empyrean All Rights Reserved**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0104_fig0001.png"
                ],
                "chunk_size": 377,
                "chunk_id": "_xtop_training_0104_0001"
            },
            {
                "doc_id": "_xtop_training_0105",
                "summary": "",
                "content": "![Page 105 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0105_fig0001.png)\n\nDescription of slide page 105:\n### Slide Content\n\n#### Window Widgets\n- Configurations\n  - Settings\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - FAQ\n\n#### eco_cell_classify_rule\n```plaintext\nxtop > set_parameter eco_cell_classify_rule [cell_attribute|nominal_keywords|nominal_regex]\n```\n\n##### Explanation:\n- This parameter specifies the rule used to classify library cells.\n- Cell attribute is a typical attribute defined in timing library, and is decided by parameter `eco_cell_match_attribute`. Cells with the same attribute will be classified into one group.\n- While nominal_keywords or nominal_regex is specified, parameter `eco_cell_nominal_swap_keywords` and `eco_cell_nominal_sizing_pattern` will be used to classify library cells respectively.\n\n##### Example\n```plaintext\nxtop > set_parameter eco_cell_classify_rule nominal_keywords\nxtop > set_parameter eco_cell_nominal_swap_keywords {\"ULVT\" \"LVT\" \"\" \"HVT\"}\nxtop > set_parameter eco_cell_classify_rule nominal_regex\nxtop > set_parameter eco_cell_nominal_sizing_pattern {X([0-9]+)TH}\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0105_fig0001.png"
                ],
                "chunk_size": 315,
                "chunk_id": "_xtop_training_0105_0001"
            },
            {
                "doc_id": "_xtop_training_0106",
                "summary": "",
                "content": "![Page 106 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0106_fig0001.png)\n\nDescription of slide page 106:\n### Slide Content\n\n#### Title\n- **Window Widgets Configurations Settings**\n\n#### Main Content\n- **eco_cell_match_attribute**\n  - **Explanation:**\n    - This parameter specifies the mode used while sizing cells.\n    - The cells can be classified by footprint, user_function_class, or just pin functions defined in timing library of the reference corner.\n\n#### Example\n- `xtop > set_parameter eco_cell_match_attribute pin_function`\n- `xtop > fix_hold_gba_violations ... -size_cell_only`\n\n#### Sidebar (Left Side)\n- **Settings**\n  - post-mask eco\n  - legalization\n  - eco buffer\n  - sizing\n  - target/margin\n  - constraint\n  - skip\n  - dont_touch\n  - dont_use\n  - filler\n  - lib\n\n#### Footer\n- **Empyrean All Rights Reserved**\n- **Slide Number:** 107",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0106_fig0001.png"
                ],
                "chunk_size": 231,
                "chunk_id": "_xtop_training_0106_0001"
            },
            {
                "doc_id": "_xtop_training_0107",
                "summary": "",
                "content": "![Page 107 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0107_fig0001.png)\n\nDescription of slide page 107:\n### Slide Content\n\n#### Window Widgets\n- Configurations\n  - Settings\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - FAQ\n\n#### eco_cell_nominal_sizing_pattern\n```plaintext\nxtop > set_parameter eco_cell_nominal_sizing_pattern regularExpression\n```\n\n#### Explanation:\nThis parameter defines the nominal pattern for sizing cells. Generally, there may be a lot of candidates while sizing cells by matching footprint. This parameter provides a strict way to just ‘size’ cells by extract the number (that represents the area) of cell in names.\n\nIt needs to ensure that the given pattern is a valid regular expression, and can capture the number uniquely in names. For example: \"X([0-9]+)TH\" to catch number of area for the naming style like \"AND2X2TH\", \"BUF24TH\".\n\n#### Example\n```plaintext\nxtop > set_parameter eco_cell_nominal_sizing_pattern {X([0-9]+)TH}\nxtop > fix_hold_gba_violations ... -size_cell_only\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0107_fig0001.png"
                ],
                "chunk_size": 303,
                "chunk_id": "_xtop_training_0107_0001"
            },
            {
                "doc_id": "_xtop_training_0108",
                "summary": "",
                "content": "![Page 108 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0108_fig0001.png)\n\nDescription of slide page 108:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - post-mask eco\n  - legalization\n  - eco buffer\n  - sizing\n  - target/margin\n  - constraint\n  - skip\n  - dont_touch\n  - dont_use\n  - filler\n  - lib\n- **FAQ**\n\n#### eco_cell_nominal_swap_keywords\n```plaintext\nxtop > set_parameter eco_cell_nominal_swap_keywords stringList\n```\n\n#### Explanation:\nThis parameter defines the nominal keywords for swapping cells. Commonly, the foundry offers cells with different vt or channel lengths for lower power designs. These cells can be distinguished by the keywords in cell names. The keywords should be given in descending order of leakage power.\n\nThe keywords can be defined in multiple dimensions with separator '@'. For example: \"LVT@n30 NVT@n40 HVT@n40\".\n\n#### Example\n```plaintext\nxtop > set_parameter eco_cell_nominal_swap_keywords {LVT NVT HVT}\nxtop > fix_hold_gba_violations ... -size_cell_only\n```\n\n#### Diagram\n- **Axes:**\n  - Horizontal Axis: LVT, NVT, HVT\n  - Vertical Axis: n30, n40\n- **Cells:**\n  - Cell 1: LVT@n30\n  - Cell 2: NVT@n30\n  - Cell 3: HVT@n30\n  - Cell 4: LVT@n40\n  - Cell 5: NVT@n40\n  - Cell 6: HVT@n40\n\n#### Legend\n- BUFX2BWP_LVT\n- BUFX2BWP_NVT\n- BUFX2BWP_HVT",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0108_fig0001.png"
                ],
                "chunk_size": 419,
                "chunk_id": "_xtop_training_0108_0001"
            },
            {
                "doc_id": "_xtop_training_0109",
                "summary": "",
                "content": "![Page 109 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0109_fig0001.png)\n\nDescription of slide page 109:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - **Settings**\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - FAQ\n\n#### eco_size_cell_area_change_ratio\n```plaintext\nxtop > set_parameter eco_size_cell_area_change_ratio number\n```\n\n#### Explanation:\n- When size cell to fix setup, this parameter is provided to avoid the area change too large during optimization.\n- (If a smaller ratio value is set, more area will be saved for design with high utilization ratio, but the setup fix result will also be affected.)\n- Valid range is: [1.0, inf]. //Default value is 6.0\n\n#### Example\n```plaintext\nxtop > set_parameter eco_size_cell_area_change_ratio 3.0\nxtop > fix_setup_gba/path_violations -methods \"size_cell\" ...\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0109_fig0001.png"
                ],
                "chunk_size": 261,
                "chunk_id": "_xtop_training_0109_0001"
            },
            {
                "doc_id": "_xtop_training_0110",
                "summary": "",
                "content": "![Page 110 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0110_fig0001.png)\n\nDescription of slide page 110:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - Settings\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - FAQ\n\n#### Main Content\n- **eco_setup/hold/transition/capacitance_slack_target/margin**\n  - `xtop > set_parameter eco_[setup|hold|transition|capacitance]_slack_[target|margin] 0.0`\n\n#### Explanation\n- These parameters define the target or margin of setup/hold/transition/capacitance slack for optimization.\n\n#### Example\n```plaintext\nxtop > set_parameter eco_setup_slack_target 0 ;#The unit is ns\nxtop > set_parameter eco_setup_slack_margin 0 ;#The unit is ns\nxtop > set_parameter eco_hold_slack_target 0 ;#The unit is ns\nxtop > set_parameter eco_hold_slack_margin 0 ;#The unit is ns\nxtop > set_parameter eco_transition_slack_target 0 ;#The unit is ns\nxtop > set_parameter eco_transition_slack_margin 0 ;#The unit is ns\nxtop > set_parameter eco_capacitance_slack_target 0 ;#The unit is pF\nxtop > set_parameter eco_capacitance_slack_margin 0 ;#The unit is pF\n```\n\n#### Footer\n- Empyrean All Rights Reserved",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0110_fig0001.png"
                ],
                "chunk_size": 375,
                "chunk_id": "_xtop_training_0110_0001"
            },
            {
                "doc_id": "_xtop_training_0111",
                "summary": "",
                "content": "![Page 111 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0111_fig0001.png)\n\nDescription of slide page 111:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - post-mask eco\n  - legalization\n  - eco buffer\n  - sizing\n  - target/margin\n- **constraint**\n  - skip\n  - dont_touch\n  - dont_use\n  - filler\n  - lib\n- **FAQ**\n\n#### Settings\n- **max_si**: Defines the allowed maximum delta delay caused by SI.\n- **max_fanout**: Defines the allowed maximum fanout for pins.\n- **max_wire_length**: Defines the allowed max wire length for nets.\n\n#### Explanation:\n- **max_si**: Defines the allowed maximum delta delay caused by SI.\n- **max_fanout**: Defines the allowed maximum fanout for pins.\n- **max_wire_length**: Defines the allowed max wire length for nets.\n\n#### Example\n```plaintext\nxtop > set_parameter max_si       0.05   ;#The unit is ns\nxtop > set_parameter max_fanout   32\nxtop > set_parameter max_wire_length 2000 ;#The unit is micro\n```\n\n---\n\n### Footer\n- **Empyrean All Rights Reserved**",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0111_fig0001.png"
                ],
                "chunk_size": 285,
                "chunk_id": "_xtop_training_0111_0001"
            },
            {
                "doc_id": "_xtop_training_0112",
                "summary": "",
                "content": "![Page 112 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0112_fig0001.png)\n\nDescription of slide page 112:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - Settings\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n      - skip\n      - dont_touch\n      - dont_use\n      - filler\n      - lib\n  - FAQ\n\n#### eco_size_cell_drive_strength_weaken_ratio\n\n**Explanation:**\n- When sizing down, cell's drive strength gets worse, which may have large SI impact.\n- This parameter gives the threshold value (between 0.1~1, default is 0.4).\n- In current optimization iteration, if the sizing candidate drive strength becomes weaken too much, the solution will not be adopted.\n\n**Example:**\n```plaintext\n...\nxtop > set_parameter eco_size_cell_drive_strength_weaken_ratio 0.5 ;#more conservative\nxtop > fix_hold_gba/path_violation ...\n```\n\n**Note:**\n1. It may cause the following fail reason during optimization:\n   - too_weak_drive_strength",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0112_fig0001.png"
                ],
                "chunk_size": 261,
                "chunk_id": "_xtop_training_0112_0001"
            },
            {
                "doc_id": "_xtop_training_0113",
                "summary": "",
                "content": "![Page 113 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0113_fig0001.png)\n\nDescription of slide page 113:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - Settings\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n  - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - FAQ\n\n#### eco_gain_threshold\n- **Command:**\n  ```plaintext\n  xtop > set_parameter eco_gain_threshold 0.01\n  ```\n\n- **Explanation:**\n  - Generally, user can set it when fix setup using size_cell or insert_buffer method.\n  - It gives the minimum acceptable gain when fix hold/setup/transition.\n\n- **Example:**\n  ```plaintext\n  ...\n  xtop > set_parameter eco_gain_threshold 0.01 ;#The unit is ns\n  xtop > fix_setup_gba/path_violation ...\n  ```\n\n- **Note:**\n  1. split_net method will ignore this parameter.\n  2. It may cause the following fail reasons during optimization:\n     - no_hold_gain\n     - no_setup_gain\n     - no_transition_gain",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0113_fig0001.png"
                ],
                "chunk_size": 282,
                "chunk_id": "_xtop_training_0113_0001"
            },
            {
                "doc_id": "_xtop_training_0114",
                "summary": "",
                "content": "![Page 114 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0114_fig0001.png)\n\nDescription of slide page 114:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - Settings\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - FAQ\n\n#### set_skip_scenarios\n- **Command Syntax:**\n  ```\n  xtop > set_skip_scenarios [-min] [-max] scenarioName [TRUE|FALSE]\n  ```\n\n- **Explanation:**\n  - This command sets to skip timing of specified scenarios. While one scenario is set to be skipped, the corresponding timing will not be taken into account in ECO flow. However, it will also be updated after ECO to keep integrity of timing.\n  - If none timing mode min or max is specified, it will act as both of them are specified, and all timing are skipped for this scenario.\n\n- **Note:**\n  - It will affect report_annotated_timing_data\n\n#### Example\n```\nxtop > set_skip_scenarios {test_fast test_slow} true\nxtop > fix_hold_gba_violations \\\n-buffer_list {BUFX2 BUFX4 ...}\n```\n\n#### Image/Chart\n- The slide includes a screenshot of a terminal output showing the `report_annotated_timing_data` command with some data and annotations:\n  - The command used: `xtop > report_annotated_timing_data -pins stacklevel_reg_1/D -verbose`\n  - The output includes columns such as `scenario`, `setup_slack`, `hold_slack`, `setup_trans`, `hold_trans`, `max_trans`, `max_cap`.\n  - Two scenarios are shown: `func_fast` and `test_slow`.\n  - The `test_slow` scenario is marked as \"skipped\" and has \"meaningless value\" annotations.\n\n#### Footer\n- Empyrean All Rights Reserved",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0114_fig0001.png"
                ],
                "chunk_size": 447,
                "chunk_id": "_xtop_training_0114_0001"
            },
            {
                "doc_id": "_xtop_training_0115",
                "summary": "",
                "content": "![Page 115 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0115_fig0001.png)\n\nDescription of slide page 115:\n### Slide Content\n\n#### Title\n- **set_dont_touch**\n\n#### Navigation Bar\n- **01 Data Preparation**\n- **02 Design Setup**\n- **03 Timing Fix**\n- **04 Appendix**\n\n#### Sidebar Menu\n- **Window Widgets**\n  - Configurations\n    - Settings\n      - post-mask eco\n      - legalization\n      - eco buffer\n      - sizing\n      - target/margin\n      - constraint\n      - skip\n      - dont_touch\n      - dont_use\n      - filler\n      - lib\n    - FAQ\n\n#### Main Content\n- **set_dont_touch**\n  - **Syntax**: `xtop > set_dont_touch objectList [TRUE|FALSE]`\n  - **Explanation**:\n    - This command sets the specified objects as \"don't touch\" or not in the design to prevent them from being modified during the optimization process.\n    - The objects can be cells, nets, pins, and paths. It is a little special for pins since they are not real objects in designs. It is used to control the scanning process in optimization for the purpose of debugging. For paths, it means that the tool does NOT try to fix the violations on the path. So, only the pins on the specified paths are set as don't touch.\n  - **Example**:\n    ```plaintext\n    xtop > set_dont_touch [get_cells add_*]\n    xtop > set_dont_touch [get_paths -path_name Path_0]\n    xtop > set_dont_touch [get_paths -path_name Path_0] false\n    ```\n\n#### Note\n- **Following settings are equal**:\n  - TRUE/true/1/null\n  - FALSE/false/0",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0115_fig0001.png"
                ],
                "chunk_size": 402,
                "chunk_id": "_xtop_training_0115_0001"
            },
            {
                "doc_id": "_xtop_training_0116",
                "summary": "",
                "content": "![Page 116 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0116_fig0001.png)\n\nDescription of slide page 116:\n### Slide Content\n\n#### Window Widgets\n- Configurations\n  - Settings\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - FAQ\n\n#### set_hier_path_dont_touch\n```plaintext\nxtop > set_hier_path_dont_touch hierPathList [TRUE|FALSE]\n```\n\n##### Explanation:\n- This command sets the specified hier path don't touch or not.\n- It has the same effect of setting the modules of the specified hier paths don't touch.\n- If you want to set don't touch for whole design, just specify a \"/\" as the hier path.\n\n##### Example\n```plaintext\nxtop > set_hier_path_dont_touch alu/add_67\nxtop > set_hier_path_dont_touch alu/add_67 false\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0116_fig0001.png"
                ],
                "chunk_size": 246,
                "chunk_id": "_xtop_training_0116_0001"
            },
            {
                "doc_id": "_xtop_training_0117",
                "summary": "",
                "content": "![Page 117 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0117_fig0001.png)\n\nDescription of slide page 117:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - **Settings**\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - **dont_touch**\n    - dont_use\n    - filler\n    - lib\n  - FAQ\n\n#### set_module_dont_touch\n- **Syntax:**\n  ```\n  xtop > set_module_dont_touch moduleList [TRUE | FALSE]\n  ```\n\n- **Explanation:**\n  - This command sets the specified module don't touch or not.\n  - It has the same effect of setting all the cells and nets in all instances of the specified modules in the design recursively don't touch.\n\n- **Example:**\n  ```\n  xtop > set_module_dont_touch dram\n  xtop > set_module_dont_touch dram false\n  ```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0117_fig0001.png"
                ],
                "chunk_size": 230,
                "chunk_id": "_xtop_training_0117_0001"
            },
            {
                "doc_id": "_xtop_training_0118",
                "summary": "",
                "content": "![Page 118 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0118_fig0001.png)\n\nDescription of slide page 118:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - **Settings**\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - **dont_touch**\n    - dont_use\n    - filler\n    - lib\n  - FAQ\n\n#### is_dont_touch\n- **Syntax**: `xtop > is_dont_touch object`\n- **Explanation**:\n  - This command returns if the specified cell, net or pin is dont touch.\n  - Generally, the dont touch attribute is set by user with commands. This command will also return true if this object is set in dont touch file while parameter `honor_annotated_dont_touch` is set to true.\n\n#### Example\n- `xtop > is_dont_touch [get_nets n73]`\n  - Output: `1`\n\n---\n\n### Notes\n- The slide is from a presentation by Empyrean.\n- The slide number is 119.\n- The content is related to settings and configurations for window widgets, specifically focusing on the `is_dont_touch` command.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0118_fig0001.png"
                ],
                "chunk_size": 285,
                "chunk_id": "_xtop_training_0118_0001"
            },
            {
                "doc_id": "_xtop_training_0119",
                "summary": "",
                "content": "![Page 119 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0119_fig0001.png)\n\nDescription of slide page 119:\n### Slide Content\n\n#### Sidebar\n- **Window Widgets**\n  - Configurations\n    - Settings\n      - post-mask eco\n      - legalization\n      - eco buffer\n      - sizing\n      - target/margin\n      - constraint\n      - skip\n      - dont_touch\n      - dont_use\n      - filler\n      - lib\n    - FAQ\n\n#### Main Content\n- **get_dont_touch_cells**\n  - **Syntax:**\n    ```plaintext\n    xtop > get_dont_touch_cells [-hierarchical] [-quiet] [-regex | -exact ] [-nocase] patterns\n    ```\n\n  - **Explanation:**\n    - This command gets dont touch cells matched with the specified patterns.\n    - By default, the patterns are matched in wildcard mode, and it means all if no pattern is specified.\n    - While option -exact or -regex is specified, the patterns are matched in fixed string and regular expression respectively, and it gets nothing if no pattern is specified.\n\n  - **Example:**\n    ```plaintext\n    xtop > get_dont_touch_cells -hierarchical *\n    xtop > get_dont_touch_cells -regex {U[0-9]{2}}\n    //such as U62, U76 ...\n    ```\n\n#### Footer\n- **Empyrean All Rights Reserved**\n- **Slide Number:** 120",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0119_fig0001.png"
                ],
                "chunk_size": 328,
                "chunk_id": "_xtop_training_0119_0001"
            },
            {
                "doc_id": "_xtop_training_0120",
                "summary": "",
                "content": "![Page 120 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0120_fig0001.png)\n\nDescription of slide page 120:\n### Slide Content\n\n#### Title\n- **get_dont_touch_nets**\n\n#### Command Syntax\n- `xtop > get_dont_touch_nets [-hierarchical] [-quiet] [-regex | -exact ] [-nocase] patterns`\n\n#### Explanation\n- This command gets dont touch nets matched with the specified patterns.\n- By default, the patterns are matched in wildcard mode, and it means all if no pattern is specified.\n- While option `-exact` or `-regex` is specified, the patterns are matched in fixed string and regular expression respectively, and it gets nothing if no pattern is specified.\n\n#### Example\n- `xtop > get_dont_touch_nets -nocase -hierarchical n*`\n  - `\"nAOE_SSOE\"`, `\"NAOE_SSOE_io\"`\n- `xtop > get_dont_touch_nets -regex {n[0-9]}`\n  - `\"n1\"`, `\"n2\"`, `\"n4\"`\n\n#### Sidebar (Left Side)\n- **Window Widgets**\n- **Configurations**\n- **Settings**\n  - post-mask eco\n  - legalization\n  - eco buffer\n  - sizing\n  - target/margin\n  - constraint\n  - skip\n  - **dont_touch**\n  - dont_use\n  - filler\n  - lib\n- **FAQ**\n\n#### Footer\n- Empyrean All Rights Reserved",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0120_fig0001.png"
                ],
                "chunk_size": 331,
                "chunk_id": "_xtop_training_0120_0001"
            },
            {
                "doc_id": "_xtop_training_0121",
                "summary": "",
                "content": "![Page 121 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0121_fig0001.png)\n\nDescription of slide page 121:\n### Slide Content\n\n#### Sidebar\n- **Window Widgets**\n  - Configurations\n  - Settings\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - FAQ\n\n#### Main Content\n- **get_dont_touch_pins**\n  - **Syntax:**\n    ```plaintext\n    xtop > get_dont_touch_pins [-hierarchical] [-quiet] [-regex | -exact ] [-nocase] patterns\n    ```\n  - **Explanation:**\n    - This command gets dont touch pins matched with the specified patterns.\n    - By default, the patterns are matched in wildcard mode, and it means all if no pattern is specified.\n    - While option -exact or -regex is specified, the patterns are matched in fixed string and regular expression respectively, and it gets nothing if no pattern is specified.\n\n  - **Example:**\n    ```plaintext\n    xtop > get_dont_touch_pins -hierarchical -nocase u*/*\n    \"core/srio/u_clk_mux_cell/I0\", \"core/u_clk_mux_cell/I1\"\n    \n    xtop > get_dont_touch_pins -regex {U[0-9]+/.+}\n    \"U3/A1\", \"U43/A1\", \"U43/A2\"\n    ```\n\n#### Footer\n- Empyrean All Rights Reserved",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0121_fig0001.png"
                ],
                "chunk_size": 353,
                "chunk_id": "_xtop_training_0121_0001"
            },
            {
                "doc_id": "_xtop_training_0122",
                "summary": "",
                "content": "![Page 122 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0122_fig0001.png)\n\nDescription of slide page 122:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - **Settings**\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - **dont_touch**\n    - dont_use\n    - filler\n    - lib\n  - FAQ\n\n#### save/restore_user_dont_touch\n```plaintext\nxtop > save/restore_user_dont_touch\n```\n\n#### Explanation:\nThese two commands are prepared to save and restore the user specified dont_touch settings of pins, nets and cells.\n\nSTA dont_touch objects will be always honored, unless change the parameter honor_annotated_dont_touch.\n\n#### Example\n```plaintext\nxtop > set_dont_touch [get_pins ...] true\n...\nxtop > save_user_dont_touch\n...\nxtop > restore_user_dont_touch //will skip if no dont_touch objects saved\n...\n```\n\n---\n\n### Additional Information\n- The slide is part of a presentation by Empyrean.\n- The slide number is 123.\n- The footer text reads \"Empyrean All Rights Reserved.\"",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0122_fig0001.png"
                ],
                "chunk_size": 281,
                "chunk_id": "_xtop_training_0122_0001"
            },
            {
                "doc_id": "_xtop_training_0123",
                "summary": "",
                "content": "![Page 123 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0123_fig0001.png)\n\nDescription of slide page 123:\n### Slide Content\n\n#### Title\n- honor_timing_library_dont_use\n\n#### Navigation Bar\n- Data Preparation\n- Design Setup\n- Timing Fix\n- Appendix\n\n#### Sidebar Menu\n- Window Widgets\n  - Configurations\n    - Settings\n      - post-mask eco\n      - legalization\n      - eco buffer\n      - sizing\n      - target/margin\n      - constraint\n      - skip\n      - dont_touch\n      - **dont_use**\n      - filler\n      - lib\n    - FAQ\n\n#### Main Content\n- **honor_timing_library_dont_use**\n  - xtop > set_parameter honor_timing_library_dont_use [TRUE | FALSE]\n\n#### Explanation\n- While this parameter is set to true, the eco or optimization process will honor the dont use attribute of cells defined in timing libraries, and filter out them by default.\n\n#### Example\n- xtop > set_parameter honor_timing_library_dont_use true\n- xtop > insert_buffer ...\n\n#### Footer\n- Empyrean All Rights Reserved",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0123_fig0001.png"
                ],
                "chunk_size": 253,
                "chunk_id": "_xtop_training_0123_0001"
            },
            {
                "doc_id": "_xtop_training_0124",
                "chunk_id": "_xtop_training_0124_0001",
                "summary": "",
                "content": "![Page 124 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0124_fig0001.png)\n\nDescription of slide page 124:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - **Settings**\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - **dont_use**\n    - filler\n    - lib\n  - **FAQ**\n\n#### set_dont_use\n```plaintext\nxtop > set_dont_use cellNames [TRUE|FALSE]\n```\n\n#### Explanation:\nThis command sets those library cells matched with the specified patterns as dont use or not. If a cell is masked as dont use, it will be filtered from the candidate list of ECO actions by default.\n\n#### Example\n```plaintext\nxtop > set_dont_use {BUFFD12EP*} true\nxtop > insert_buffer ...\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0124_fig0001.png"
                ],
                "chunk_size": 217
            },
            {
                "doc_id": "_xtop_training_0125",
                "summary": "",
                "content": "![Page 125 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0125_fig0001.png)\n\nDescription of slide page 125:\n### Slide Content\n\n#### Window Widgets\n- Configurations\n  - Settings\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - FAQ\n\n#### set_removable_fillers\n```plaintext\nxtop > set_removable_fillers [-append] cellNames\n```\n\n##### Explanation:\n- This command sets those cells matched with the specified patterns to be removable during ECO and optimization process. The cells are matched with reference library cell name, and those cells set as fixed or locked are not included.\n- During the ECO and optimization process, it will remove the space occupied by these fillers, and write the corresponding commands for removing them when exporting the scripts.\n\n##### Example\n```plaintext\nxtop > set_removable_fillers {FILLER*}\nxtop > fix_hold_violations -buffer_list {BUFX2 BUFX4 ...}\n```\n\n##### Note\n- Specify an empty string list to clear all the removable fillers.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0125_fig0001.png"
                ],
                "chunk_size": 278,
                "chunk_id": "_xtop_training_0125_0001"
            },
            {
                "doc_id": "_xtop_training_0126",
                "summary": "",
                "content": "![Page 126 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0126_fig0001.png)\n\nDescription of slide page 126:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - post-mask eco\n  - legalization\n  - eco buffer\n  - sizing\n  - target/margin\n  - constraint\n  - skip\n  - dont_touch\n  - dont_use\n  - filler\n  - lib\n\n#### Settings\n- **defin_skip_removable_fillers**\n- **defin_skip_pg_layers_mode**\n\n#### Explanation:\nThere may be a lot of fillers/special nets in customer's DEF file. It will cost hours to read in those unnecessary information during import_designs.\n\nThose above parameters can be used to control whether to skip or not, fillers and P/G shapes of DEF special nets.\n\n#### Example\n```plaintext\nxtop > link_reference_library ...\nxtop > set_removable_fillers {FILLX2 FILLX4 DCAPX8 DCAPX12}\nxtop > set_parameter defin_skip_removable_fillers true\nxtop > set_parameter defin_skip_pg_layers_mode {UPPER} # ignore P/G net shapes,\nxtop > import_designs # above the first P/G vertical layer\n```\n\n#### Parameters\n- `xtop > set_parameter defin_skip_removable_fillers true`\n- `xtop > set_parameter defin_skip_pg_layers_mode {UPPER}`\n\n#### Options for `defin_skip_pg_layers_mode`\n- `{NONE}`\n- `{UPPER}`\n- `{ALL}`",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0126_fig0001.png"
                ],
                "chunk_size": 339,
                "chunk_id": "_xtop_training_0126_0001"
            },
            {
                "doc_id": "_xtop_training_0127",
                "summary": "",
                "content": "![Page 127 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0127_fig0001.png)\n\nDescription of slide page 127:\n### Slide Content\n\n#### Title\n- **Appendix**\n\n#### Section\n- **Window Widgets**\n  - Configurations\n    - Settings\n      - post-mask eco\n      - legalization\n      - eco buffer\n      - sizing\n      - target/margin\n      - constraint\n      - skip\n      - dont_touch\n      - dont_use\n      - filler\n      - lib\n    - FAQ\n\n#### Main Content\n- **set_lib_per_instance**\n  - **Syntax:**\n    ```plaintext\n    xtop > set_lib_per_instance [-corner cornerName] instance libs\n    ```\n  - **Explanation:**\n    - This command sets the libraries to use for the specified module instance. The cells in the specified module will try to find the library cell only inside the specified libraries.\n    - The library can be just the library name, library file name or the file name with full path. The library or file must be already linked to the specified corner. Otherwise, it will report error.\n    - If want to clear the settings for a path, just specify an empty library list.\n\n  - **Example:**\n    ```plaintext\n    xtop > set_lib_per_instance \"cpu0\" \"custom1.lib\"\n    ```\n\n#### Footer\n- **Empyrean All Rights Reserved**\n- **Slide Number:** 128",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0127_fig0001.png"
                ],
                "chunk_size": 318,
                "chunk_id": "_xtop_training_0127_0001"
            },
            {
                "doc_id": "_xtop_training_0128",
                "summary": "",
                "content": "![Page 128 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0128_fig0001.png)\n\nDescription of slide page 128:\n### Slide Content\n\n#### Title\n- **Window Widgets**\n  - Configurations\n  - Settings\n  - FAQ\n\n#### Main Content\n- **set_specific_lib_cells**\n  - **Syntax:**\n    ```plaintext\n    xtop > set_specific_lib_cells [-design designName] [-recursive] libCells\n    ```\n  - **Explanation:**\n    - This command sets specific library cells for specified design. Once the specific cells are set, the ECO operations will look for candidates in this set only.\n    - By default, this command did NOT trace all the sub designs unless option `-recursive` is specified.\n    - An empty library cell set means clear the settings for specified design. While no design is set, it will apply to the top design.\n\n  - **Example:**\n    ```plaintext\n    xtop > set_specific_lib_cells -design cpu -recursive SP*\n    xtop > report_specific_lib_cells\n    cpu : 470\n      SPND2D2B\n      ...\n    regs : 240\n      SPND2D2B\n      ...\n    ```\n\n#### Footer\n- **Empyrean All Rights Reserved**\n- **Slide Number:** 129",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0128_fig0001.png"
                ],
                "chunk_size": 293,
                "chunk_id": "_xtop_training_0128_0001"
            },
            {
                "doc_id": "_xtop_training_0129",
                "summary": "",
                "content": "![Page 129 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0129_fig0001.png)\n\nDescription of slide page 129:\n### Slide Content\n\n#### Window Widgets\n- Configurations\n  - Settings\n    - post-mask eco\n    - legalization\n    - eco buffer\n    - sizing\n    - target/margin\n    - constraint\n    - skip\n    - dont_touch\n    - dont_use\n    - filler\n    - lib\n  - FAQ\n\n#### pocvm_enable_analysis\n```plaintext\nxtop > set_parameter pocvm_enable_analysis [TRUE | FALSE]\n```\n\n#### Explanation:\n- By default, POCV Liberty Variation Format (LVF) has been supported.\n- XTop can read in the POCV data represented as slew-load table per delay timing arc in tmlib.\n- If user wants to turn it off, please change the value of Tcl variable:\n\n#### Example\n```plaintext\nxtop > set pocvm_enable_analysis \"false\"\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0129_fig0001.png"
                ],
                "chunk_size": 220,
                "chunk_id": "_xtop_training_0129_0001"
            },
            {
                "doc_id": "_xtop_training_0130",
                "summary": "",
                "content": "![Page 130 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0130_fig0001.png)\n\nDescription of slide page 130:\n### Slide Content\n\n#### Window Widgets\n- **Configurations**\n  - post-mask eco\n  - legalization\n  - eco buffer\n  - sizing\n  - target/margin\n  - constraint\n  - skip\n  - dont_touch\n  - dont_use\n  - filler\n  - lib\n- **Settings**\n  - read_aocv/remove_aocv/report_aocv\n\n#### Explanation:\nXTop can execute `read_aocv` command to read in AOCV data file, after `read_timing_data`. Both auto optimization and macro manual eco will use the aocv derate data. Those aocv data can be saved/restored when save_workspace/open_workspace.\n\n#### Example\n```plaintext\nxtop > read_timing_data -data_dir ...\nxtop > read_aocv -scenario func_mode_ssg_0p72v_125c {\n    ../data/aocv/cpdssgnp0p72v125c_setup_P_P_ccs.aocvm \\\n    ../data/aocv/cpdltssgnp0p72v125c_setup_P_P_ccs.aocvm }\nxtop > fix_hold/setup_gba_violations ...\n```\n\n#### Note\n1. The AOCV priority: AOCV library cell > AOCV hierarchical cell > AOCV design.\n2. Not distinguish between `rise_derate` and `fall_derate`, it will take the worse value if having both.",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0130_fig0001.png"
                ],
                "chunk_size": 356,
                "chunk_id": "_xtop_training_0130_0001"
            },
            {
                "doc_id": "_xtop_training_0131",
                "summary": "",
                "content": "![Page 131 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0131_fig0001.png)\n\nDescription of slide page 131:\n### Slide Content\n\n#### Title\n- How to get HELP?\n\n#### Sections\n1. **Window Widgets**\n2. **Configurations**\n3. **Settings**\n4. **FAQ**\n\n#### Answer (A)\n- **In GUI mode**\n  - Just press “F1” key in main window to pop up the XTop manual.\n  - Or, press “F2” key in configure parameters window to pop up the manual page.\n\n- **In Shell mode**\n  - Type “help” command to display the detail explanation of command.\n  - Or, type “help_parameter” command to display the detail explanation of parameter.\n\n#### Example\n```\nxtop > help insert_buffer -verbose\nxtop > help_parameter max_thread_number -verbose\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0131_fig0001.png"
                ],
                "chunk_size": 198,
                "chunk_id": "_xtop_training_0131_0001"
            },
            {
                "doc_id": "_xtop_training_0132",
                "summary": "",
                "content": "![Page 132 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0132_fig0001.png)\n\nDescription of slide page 132:\n### Slide Content\n\n#### Title\n- How to redirect outputs to file?\n\n#### Answer\n- **Use “redirect” command**\n  - Type “redirect -file fileName {cmd}” command to write the command output into file.\n  - Note, for none TCL command, it cannot redirect its output, unless modifying TCL.\n  - For work-around, use “exec” instead: “redirect -file fileName {exec cmd}”\n\n#### Example\n```plaintext\nxtop > redirect -file fileName { size_cell –design {cpu} {BUFX16} {BUFX4} }\nxtop > redirect -variable aa {exec ls}\n```\n\n#### Sidebar\n- Window Widgets\n- Configurations\n- Settings\n- FAQ",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0132_fig0001.png"
                ],
                "chunk_size": 193,
                "chunk_id": "_xtop_training_0132_0001"
            },
            {
                "doc_id": "_xtop_training_0133",
                "summary": "",
                "content": "![Page 133 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0133_fig0001.png)\n\nDescription of slide page 133:\n### Slide Content\n\n#### Title\n- How to get run time & mem info?\n\n#### Sections\n- Window Widgets\n- Configurations\n- Settings\n- FAQ\n\n#### Question and Answer\n- **Question:** How to get run time & mem info?\n  - **Answer:**\n    - Use “cputime” command for time spent\n      - Type “cputime” command to report the total user time of this process in seconds.\n    - Use “mem” command for memory usage\n      - Type “mem” command to report the current memory usage of this process.\n\n#### Example\n```\nxtop > cputime\n60.32\nxtop > mem\n2568960\n```",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0133_fig0001.png"
                ],
                "chunk_size": 195,
                "chunk_id": "_xtop_training_0133_0001"
            },
            {
                "doc_id": "_xtop_training_0134",
                "summary": "",
                "content": "![Page 134 of the Silde \"XTop Training\"](resources/images/_xtop_training/img_page0134_fig0001.png)\n\nDescription of slide page 134:\n### Slide Content\n\n#### Title\n- How to get save and restore workspace?\n\n#### Sidebar Menu\n- Window Widgets\n- Configurations\n- Settings\n- FAQ\n\n#### Main Content\n- **Question**: How to get save and restore workspace?\n  - **Answer**:\n    - All the designs, timing data, eco actions, user settings will be saved into the directory of workspace, which can be restored next time.\n    - Type “save_workspace” command to save current workspace.\n    - Type “open_workspace” command to open specified workspace.\n    - Please note, the manual eco action cannot be undone since all check points have been cleaned.\n\n#### Example Commands\n```plaintext\nxtop > save_workspace\nxtop > save_workspace -as new_workspace\nxtop > save_workspace -as existing_workspace -overwrite\nxtop > open_workspace $workspace_name\n```\n\n#### Footer\n- Empyrean All Rights Reserved\n- Slide Number: 135",
                "imgs_url": [
                    "resources/images/_xtop_training/img_page0134_fig0001.png"
                ],
                "chunk_size": 240,
                "chunk_id": "_xtop_training_0134_0001"
            }
        ]
    },
    {
        "source": "_xtop_append",
        "amount": 8,
        "chunked": true,
        "knowledge": [
            {
                "doc_id": "_xtop_append_0001",
                "chunk_id": "_xtop_append_0001_0001",
                "summary": "",
                "keywords": "",
                "content": "Xtop工具的优化模式特点\n1. Normal Mode: \n1) 基础的优化模式，数据导入速度和优化速度相对比较慢，但是读取数据不会有精度损失。\n\n2. Turbo Mode：\n1) Turbo Mode主要对导入数据的规模进行了优化，减少了获取的数据量，从而加速XTop数据文件导入的过程，减少内存损耗；\n2) 读取数据方面，Turbo Mode与Normal Mode的输入文件本身是一致的，但由于Turbo Mode读取输入文件时具体拿取的数据与Normal Mode存在不同，导致读取数据会有一定的精度损失，但Turbo Mode和Pro Mode在数据需求、数据拿取、数据精度方面完全一致；\n3) 提升优化速度，减少大型设计的内存损耗。\n\n3. Pro Mode：\n1) Pro Mode和Turbo Mode在除内存损耗以外的各项特性上基本相同，两者在输入文件、数据需求、数据拿取、数据精度、优化速度等方面基本无差别，因此，两者与Normal Mode相比都会有一定精度损失；\n2) Pro Mode与Turbo Mode唯一的不同点是在内存上的具体损耗有所不同。\n\n注意事项\n1) 当用户在Normal Mode下使用read_timing_data命令拿取数据时，如果使用了-memory_saving_mode选项，则会相当于切换到了Pro Mode，造成数据读取的精度损失。",
                "chunk_size": 273
            },
            {
                "doc_id": "_xtop_append_0002",
                "chunk_id": "_xtop_append_0002_0001",
                "summary": "",
                "keywords": "",
                "content": "Q: Turbo Mode都能优化哪些时序违规？\nA: Turbo Mode支持修复setup, hold, transition, max_cap等违规。",
                "chunk_size": 28
            },
            {
                "doc_id": "_xtop_append_0003",
                "chunk_id": "_xtop_append_0003_0001",
                "summary": "",
                "keywords": "",
                "content": "Q: Pro Mode都能优化哪些时序违规？\nA: Pro Mode支持修复setup, hold, transition, max_cap等违规。",
                "chunk_size": 28
            },
            {
                "doc_id": "_xtop_append_0004",
                "chunk_id": "_xtop_append_0004_0001",
                "summary": "",
                "keywords": "",
                "content": "XTop工具支持读取net和cell两种类型的aocv文件。对于cell的aocv文件，会正常读入。对于net的aocv文件，可以bypass的读入，不会报错，但是也不会从这个文件中取值。",
                "chunk_size": 57
            },
            {
                "doc_id": "_xtop_append_0005",
                "chunk_id": "_xtop_append_0005_0001",
                "summary": "",
                "keywords": "",
                "content": "在XTop工具中，如果将path的endpoint设为don't touch，那么整条path都会变为don't touch。因为电路里一条path的时序，前面变了肯定会影响后面的，所以如果想要endpoint保持don't touch，则需要endpoint之前的所有点都保持don't touch，也即整条path都为don't touch。",
                "chunk_size": 73
            },
            {
                "doc_id": "_xtop_append_0006",
                "chunk_id": "_xtop_append_0006_0001",
                "summary": "",
                "keywords": "",
                "content": "在XTop工具中进行timing fix check时，使用的license的数量基于max_thread_number和scenario两者的最大值N的对数：licenses = log2(N)   \n特殊地，leakage优化还会需要额外check一个license，所以：\n2个scenario的leakage优化需要1+1个license；\n8个scenario的leakage优化需要3+1个license。",
                "chunk_size": 77
            },
            {
                "doc_id": "_xtop_append_0007",
                "chunk_id": "_xtop_append_0007_0001",
                "summary": "",
                "keywords": "",
                "content": "静态时序分析（Static Timing Analysis, STA），一般使用PrimeTime（PT）等工具来进行，用于分析电路的setup、hold时间是否满足要求。STA是多种验证数字电路时序方法中的一种。另一种验证时序的方法是时序仿真(Timing Simulation)，它不仅可以验证时序，还可以验证功能。\nSTA中的“静态”是指整个电路的分析是静态进行的，不依赖于输入端口的激励(Stimulus)。这和基于仿真的时序分析形成了鲜明对比。时序仿真时，在输入端口施加激励，电路的行为被观察和验证，然后随时间进行施加新的激励，新的电路行为被观察和验证，诸如此类。\nSTA的目的就是去验证1个电路是否可以在给定的1组时钟、给定的电路外部环境下，正常工作在额定速度上。也就是说，这个电路可以安全地工作在指定的时钟频率上而没有任何时序违例（Timing Violations）。我们平常主要关注的就是建立时间检查（Setup Timing Check）。建立时间检查保证了数据可以在给定的时钟周期内到达触发器（Flip-Flop）。而保持时间检查则是保证了数据至少稳定了一段时间，没有预料之外的数据到达触发器。上述这些就保证了触发器可以采到正确的数据并且为新的状态保持好这些数据。\n相对于时序仿真来说，STA的特点有：\n\t①速度快；\n\t②基于形式化，数学技术而非测试向量，可以彻底验证；\n\t③验证同步时钟之间的时序，不验功能。\n总的来说，STA的意义在于整个设计只需要分析一次就可以对所有的场景和路径进行必要的时序分析。因此，STA是一种完备的验证设计时序的方法。",
                "chunk_size": 368
            },
            {
                "doc_id": "_xtop_append_0009",
                "chunk_id": "_xtop_append_0009_0001",
                "summary": "",
                "keywords": "",
                "content": "dont touch attribute的来源有：1. 主动设置，command set_dont_touch 可以将objects设置为dont touch, command set_module_dont_touch 可以将module设置为dont touch, command set_hier_path_dont_touch 可以将hier path设置为dont touch。2. 第三方文件，honor_annotated_dont_touch参数可以设置是否honor dont touch attribute that read from annotated dont touch files. 3. 临时设置，如果在优化指令中使用了-only_pins选项指定了pin列表，那么没有被指定的pin在优化时会被暂时视作dont touch.\n\nIf one object (cell, net, pin, path) is set dont touch, it means it will not be modified \nduring optimization process. For path, it means that tools will not try to fix the \nviolations on that path. This will cause fail reason. 解决dont touch 导致的fail reason的办法就是将object 的dont touch attribute设置为false，包括1. 指令主动设置：set_dont_touch/set_module_dont_touch/set_hier_path_dont_touch xxx false. 2. 忽略annotated dont touch file：关闭honor_annotated_dont_touch参数。\n为了检查dont touch属性，use command get_dont_touch_cells, get_dont_touch_nets, get_dont_touch_pins to get those objects. Use command is_dont_touch to return if it is dont touch. get_dont_touch_pins的行为是只要是用xtop的命令设上的dont touch都会返回pin；sta工具里的要看honor_annotated_dont_touch是true还是false，true才会返回；通过fix命令给指定pin list导致其他pin被标dont touch不会返回，他们是临时的。因此有两个可能，一个可能是这个dont_touch是从sta工具里继承的，也就是sta工具认为他是dont touch，我们会follow sta工具里的设置，另一个可能是在执行优化命令时临时设置的，譬如给了个优化pin的列表，然后这个列表外的pin就都会被临时设成dont touch，但是优化完这个标签会被删掉。",
                "chunk_size": 300
            }
        ]
    }
]