<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file halfadder_halfadder_impl1.ncd.
Design name: HalfAdder
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Sep 21 20:18:14 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o HalfAdder_HalfAdder_impl1.twr -gui HalfAdder_HalfAdder_impl1.ncd HalfAdder_HalfAdder_impl1.prf 
Design file:     halfadder_halfadder_impl1.ncd
Preference file: halfadder_halfadder_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>Default path enumeration(0 errors)</A></LI>            4 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>Default net enumeration(0 errors)</A></LI>            4 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: Default path enumeration
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    8.726ns delay A to Cout

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         M7.PAD to       M7.PADDI A
ROUTE         2     3.142       M7.PADDI to     R19C31A.B1 A_c
CTOF_DEL    ---     0.495     R19C31A.B1 to     R19C31A.F1 SLICE_0
ROUTE         1     1.160     R19C31A.F1 to      M12.PADDO Cout_c
DOPAD_DEL   ---     2.797      M12.PADDO to        M12.PAD Cout
                  --------
                    8.726   (50.7% logic, 49.3% route), 3 logic levels.

Report:    8.726ns delay A to Sum

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         M7.PAD to       M7.PADDI A
ROUTE         2     3.142       M7.PADDI to     R19C31A.B0 A_c
CTOF_DEL    ---     0.495     R19C31A.B0 to     R19C31A.F0 SLICE_0
ROUTE         1     1.160     R19C31A.F0 to      N13.PADDO Sum_c
DOPAD_DEL   ---     2.797      N13.PADDO to        N13.PAD Sum
                  --------
                    8.726   (50.7% logic, 49.3% route), 3 logic levels.

Report:    8.469ns delay B to Cout

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         M8.PAD to       M8.PADDI B
ROUTE         2     2.885       M8.PADDI to     R19C31A.C1 B_c
CTOF_DEL    ---     0.495     R19C31A.C1 to     R19C31A.F1 SLICE_0
ROUTE         1     1.160     R19C31A.F1 to      M12.PADDO Cout_c
DOPAD_DEL   ---     2.797      M12.PADDO to        M12.PAD Cout
                  --------
                    8.469   (52.2% logic, 47.8% route), 3 logic levels.

Report:    8.469ns delay B to Sum

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         M8.PAD to       M8.PADDI B
ROUTE         2     2.885       M8.PADDI to     R19C31A.C0 B_c
CTOF_DEL    ---     0.495     R19C31A.C0 to     R19C31A.F0 SLICE_0
ROUTE         1     1.160     R19C31A.F0 to      N13.PADDO Sum_c
DOPAD_DEL   ---     2.797      N13.PADDO to        N13.PAD Sum
                  --------
                    8.469   (52.2% logic, 47.8% route), 3 logic levels.

Report:    8.726ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: Default net enumeration
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    3.142ns maximum delay on A_c

           Delays             Connection(s)
           3.142ns         M7.PADDI to R19C31A.B1      
           3.142ns         M7.PADDI to R19C31A.B0      

Report:    2.885ns maximum delay on B_c

           Delays             Connection(s)
           2.885ns         M8.PADDI to R19C31A.C1      
           2.885ns         M8.PADDI to R19C31A.C0      

Report:    1.160ns maximum delay on Sum_c

           Delays             Connection(s)
           1.160ns       R19C31A.F0 to N13.PADDO       

Report:    1.160ns maximum delay on Cout_c

           Delays             Connection(s)
           1.160ns       R19C31A.F1 to M12.PADDO       

Report:    3.142ns is the maximum delay for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
Default path enumeration                |     0.000 ns|     8.726 ns|   0  
                                        |             |             |
Default net enumeration                 |     0.000 ns|     3.142 ns|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 0 clocks:


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4 paths, 4 nets, and 6 connections (100.00% coverage)

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
