#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jan  8 02:32:41 2025
# Process ID: 1583
# Current directory: /home/user/project/riscv2/genProject/riscv2/riscv2.runs/riscvTop_ExecStage_0_0_synth_1
# Command line: vivado -log riscvTop_ExecStage_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscvTop_ExecStage_0_0.tcl
# Log file: /home/user/project/riscv2/genProject/riscv2/riscv2.runs/riscvTop_ExecStage_0_0_synth_1/riscvTop_ExecStage_0_0.vds
# Journal file: /home/user/project/riscv2/genProject/riscv2/riscv2.runs/riscvTop_ExecStage_0_0_synth_1/vivado.jou
# Running On: baa28d90d760, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 14638 MB
#-----------------------------------------------------------
source riscvTop_ExecStage_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/project/riscv2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscvTop_ExecStage_0_0
Command: synth_design -top riscvTop_ExecStage_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1606
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2692.285 ; gain = 382.984 ; free physical = 8221 ; free virtual = 13506
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscvTop_ExecStage_0_0' [/home/user/project/riscv2/bd/riscvTop/ip/riscvTop_ExecStage_0_0/synth/riscvTop_ExecStage_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ExecStage' [/home/user/project/riscv2/src/ExecStage.v:1]
INFO: [Synth 8-6157] synthesizing module 'inputAMux' [/home/user/project/riscv2/src/ExecStage.v:82]
INFO: [Synth 8-6155] done synthesizing module 'inputAMux' (0#1) [/home/user/project/riscv2/src/ExecStage.v:82]
INFO: [Synth 8-6157] synthesizing module 'inputBMux' [/home/user/project/riscv2/src/ExecStage.v:91]
INFO: [Synth 8-6155] done synthesizing module 'inputBMux' (0#1) [/home/user/project/riscv2/src/ExecStage.v:91]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/user/project/riscv2/src/ExecStage.v:104]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/user/project/riscv2/src/ExecStage.v:104]
INFO: [Synth 8-6157] synthesizing module 'pcAlu' [/home/user/project/riscv2/src/ExecStage.v:146]
INFO: [Synth 8-6155] done synthesizing module 'pcAlu' (0#1) [/home/user/project/riscv2/src/ExecStage.v:146]
INFO: [Synth 8-6157] synthesizing module 'pcMuxSelector' [/home/user/project/riscv2/src/ExecStage.v:156]
INFO: [Synth 8-6155] done synthesizing module 'pcMuxSelector' (0#1) [/home/user/project/riscv2/src/ExecStage.v:156]
INFO: [Synth 8-6155] done synthesizing module 'ExecStage' (0#1) [/home/user/project/riscv2/src/ExecStage.v:1]
INFO: [Synth 8-6155] done synthesizing module 'riscvTop_ExecStage_0_0' (0#1) [/home/user/project/riscv2/bd/riscvTop/ip/riscvTop_ExecStage_0_0/synth/riscvTop_ExecStage_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2773.617 ; gain = 464.316 ; free physical = 7693 ; free virtual = 13189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2788.957 ; gain = 479.656 ; free physical = 7685 ; free virtual = 13181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2788.957 ; gain = 479.656 ; free physical = 7685 ; free virtual = 13181
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2789.629 ; gain = 0.055 ; free physical = 7679 ; free virtual = 13175
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2935.898 ; gain = 0.000 ; free physical = 7582 ; free virtual = 13091
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2936.820 ; gain = 0.902 ; free physical = 7575 ; free virtual = 13085
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7559 ; free virtual = 13069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7559 ; free virtual = 13069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7559 ; free virtual = 13069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7551 ; free virtual = 13062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7545 ; free virtual = 13058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7515 ; free virtual = 13032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7515 ; free virtual = 13032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7515 ; free virtual = 13032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7514 ; free virtual = 13031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7514 ; free virtual = 13031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7514 ; free virtual = 13031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7514 ; free virtual = 13031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7514 ; free virtual = 13031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7514 ; free virtual = 13031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    42|
|2     |LUT1   |     1|
|3     |LUT2   |     3|
|4     |LUT3   |    43|
|5     |LUT4   |    74|
|6     |LUT5   |   160|
|7     |LUT6   |   287|
|8     |MUXF7  |    33|
|9     |MUXF8  |     1|
|10    |FDRE   |   101|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7514 ; free virtual = 13031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2936.941 ; gain = 479.656 ; free physical = 7514 ; free virtual = 13031
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2936.941 ; gain = 627.641 ; free physical = 7514 ; free virtual = 13031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2936.941 ; gain = 0.000 ; free physical = 7901 ; free virtual = 13422
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.941 ; gain = 0.000 ; free physical = 7905 ; free virtual = 13427
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5f5f7bcd
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2936.941 ; gain = 1014.254 ; free physical = 7905 ; free virtual = 13426
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2400.071; main = 1853.373; forked = 566.856
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5208.980; main = 2922.828; forked = 2297.090
INFO: [Common 17-1381] The checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.runs/riscvTop_ExecStage_0_0_synth_1/riscvTop_ExecStage_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP riscvTop_ExecStage_0_0, cache-ID = aa9a2b357c29bb56
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.runs/riscvTop_ExecStage_0_0_synth_1/riscvTop_ExecStage_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscvTop_ExecStage_0_0_utilization_synth.rpt -pb riscvTop_ExecStage_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 02:33:15 2025...
