Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\21.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off statemachine -c statemachine --vector_source="//Mac/Home/Documents/ESET219Lab/Final Project/project_state_machine/Waveform1.vwf" --testbench_file="//Mac/Home/Documents/ESET219Lab/Final Project/project_state_machine/simulation/qsim/Waveform1.vwf.vt"

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function free

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Apr 20 15:44:48 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off statemachine -c statemachine --vector_source="//Mac/Home/Documents/ESET219Lab/Final Project/project_state_machine/Waveform1.vwf" --testbench_file="//Mac/Home/Documents/ESET219Lab/Final Project/project_state_machine/simulation/qsim/Waveform1.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="//Mac/Home/Documents/ESET219Lab/Final Project/project_state_machine/simulation/qsim/" statemachine -c statemachine

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function free

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Apr 20 15:44:50 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="//Mac/Home/Documents/ESET219Lab/Final Project/project_state_machine/simulation/qsim/" statemachine -c statemachine
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file statemachine.vo in folder "//Mac/Home/Documents/ESET219Lab/Final Project/project_state_machine/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 13083 megabytes
    Info: Processing ended: Thu Apr 20 15:44:51 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

//Mac/Home/Documents/ESET219Lab/Final Project/project_state_machine/simulation/qsim/statemachine.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/21.1/modelsim_ase/win32aloem/vsim -c -do statemachine.do

Reading pref.tcl


# 2020.1


# do statemachine.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 15:44:52 on Apr 20,2023
# vlog -work work statemachine.vo 

# -- Compiling module statemachine_block

# -- Compiling module hard_block

# 

# Top level modules:
# 	statemachine_block

# End time: 15:44:52 on Apr 20,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 15:44:52 on Apr 20,2023
# vlog -work work Waveform1.vwf.vt 

# -- Compiling module statemachine_block_vlg_vec_tst

# 

# Top level modules:
# 	statemachine_block_vlg_vec_tst

# End time: 15:44:52 on Apr 20,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.statemachine_block_vlg_vec_tst 
# Start time: 15:44:52 on Apr 20,2023
# Loading work.statemachine_block_vlg_vec_tst
# Loading work.statemachine_block
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /statemachine_block_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: statemachine.vo Line: 876
# ** Warning: (vsim-3722) statemachine.vo(876): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC2~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /statemachine_block_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: statemachine.vo Line: 899
# ** Warning: (vsim-3722) statemachine.vo(899): [TFMPC] - Missing connection for port 'clk_dft'.

# after#26

# ** Note: $finish    : Waveform1.vwf.vt(71)
#    Time: 1 us  Iteration: 0  Instance: /statemachine_block_vlg_vec_tst

# End time: 15:44:53 on Apr 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading //Mac/Home/Documents/ESET219Lab/Final Project/project_state_machine/Waveform1.vwf...

Reading //Mac/Home/Documents/ESET219Lab/Final Project/project_state_machine/simulation/qsim/statemachine.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to //Mac/Home/Documents/ESET219Lab/Final Project/project_state_machine/simulation/qsim/statemachine_20230420154453.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.