{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 01 20:41:55 2008 " "Info: Processing started: Tue Jan 01 20:41:55 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DTMF -c DTMF " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DTMF -c DTMF" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-main " "Info: Found design unit 1: decoder-main" {  } { { "decoder.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/decoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file writer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 writer-main " "Info: Found design unit 1: writer-main" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 writer " "Info: Found entity 1: writer" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wm8731.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wm8731.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wm8731-main " "Info: Found design unit 1: wm8731-main" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 wm8731 " "Info: Found entity 1: wm8731" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file queue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 queue-SYN " "Info: Found design unit 1: queue-SYN" {  } { { "queue.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/queue.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 queue " "Info: Found entity 1: queue" {  } { { "queue.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/queue.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDS.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DDS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds-SYN " "Info: Found design unit 1: dds-SYN" {  } { { "DDS.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/DDS.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Info: Found entity 1: DDS" {  } { { "DDS.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/DDS.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DTMF.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DTMF.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DTMF " "Info: Found entity 1: DTMF" {  } { { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACCUMULATOR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ACCUMULATOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-main " "Info: Found design unit 1: accumulator-main" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Info: Found entity 1: accumulator" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIGNAL_DELAY.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SIGNAL_DELAY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGNAL_DELAY-main " "Info: Found design unit 1: SIGNAL_DELAY-main" {  } { { "SIGNAL_DELAY.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/SIGNAL_DELAY.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 SIGNAL_DELAY " "Info: Found entity 1: SIGNAL_DELAY" {  } { { "SIGNAL_DELAY.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/SIGNAL_DELAY.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RECOGNISER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RECOGNISER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RECOGNISER-main " "Info: Found design unit 1: RECOGNISER-main" {  } { { "RECOGNISER.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/RECOGNISER.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 RECOGNISER " "Info: Found entity 1: RECOGNISER" {  } { { "RECOGNISER.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/RECOGNISER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file show.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 show-main " "Info: Found design unit 1: show-main" {  } { { "show.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/show.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 show " "Info: Found entity 1: show" {  } { { "show.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/show.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "DTMF " "Info: Elaborating entity \"DTMF\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:inst1 " "Info: Elaborating entity \"accumulator\" for hierarchy \"accumulator:inst1\"" {  } { { "DTMF.bdf" "inst1" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS accumulator:inst1\|DDS:u0 " "Info: Elaborating entity \"DDS\" for hierarchy \"accumulator:inst1\|DDS:u0\"" {  } { { "ACCUMULATOR.vhd" "u0" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../quartus/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../quartus/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\"" {  } { { "DDS.vhd" "altsyncram_component" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/DDS.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\"" {  } { { "DDS.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/DDS.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2g71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2g71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2g71 " "Info: Found entity 1: altsyncram_2g71" {  } { { "db/altsyncram_2g71.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/altsyncram_2g71.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2g71 accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated " "Info: Elaborating entity \"altsyncram_2g71\" for hierarchy \"accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wm8731 wm8731:inst " "Info: Elaborating entity \"wm8731\" for hierarchy \"wm8731:inst\"" {  } { { "DTMF.bdf" "inst" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 808 8 184 992 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writer wm8731:inst\|writer:u1 " "Info: Elaborating entity \"writer\" for hierarchy \"wm8731:inst\|writer:u1\"" {  } { { "wm8731.vhd" "u1" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNAL_DELAY SIGNAL_DELAY:inst8 " "Info: Elaborating entity \"SIGNAL_DELAY\" for hierarchy \"SIGNAL_DELAY:inst8\"" {  } { { "DTMF.bdf" "inst8" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 808 216 448 904 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "queue SIGNAL_DELAY:inst8\|queue:u0 " "Info: Elaborating entity \"queue\" for hierarchy \"SIGNAL_DELAY:inst8\|queue:u0\"" {  } { { "SIGNAL_DELAY.vhd" "u0" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/SIGNAL_DELAY.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\"" {  } { { "queue.vhd" "altsyncram_component" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/queue.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\"" {  } { { "queue.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/queue.vhd" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3p1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c3p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3p1 " "Info: Found entity 1: altsyncram_c3p1" {  } { { "db/altsyncram_c3p1.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/altsyncram_c3p1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c3p1 SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated " "Info: Elaborating entity \"altsyncram_c3p1\" for hierarchy \"SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info: Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/decode_1oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated\|decode_1oa:decode2 " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated\|decode_1oa:decode2\"" {  } { { "db/altsyncram_c3p1.tdf" "decode2" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/altsyncram_c3p1.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info: Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mux_hib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated\|mux_hib:mux3 " "Info: Elaborating entity \"mux_hib\" for hierarchy \"SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated\|mux_hib:mux3\"" {  } { { "db/altsyncram_c3p1.tdf" "mux3" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/altsyncram_c3p1.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:inst2 " "Info: Elaborating entity \"accumulator\" for hierarchy \"accumulator:inst2\"" {  } { { "DTMF.bdf" "inst2" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:inst3 " "Info: Elaborating entity \"accumulator\" for hierarchy \"accumulator:inst3\"" {  } { { "DTMF.bdf" "inst3" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:inst4 " "Info: Elaborating entity \"accumulator\" for hierarchy \"accumulator:inst4\"" {  } { { "DTMF.bdf" "inst4" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:inst5 " "Info: Elaborating entity \"accumulator\" for hierarchy \"accumulator:inst5\"" {  } { { "DTMF.bdf" "inst5" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:inst6 " "Info: Elaborating entity \"accumulator\" for hierarchy \"accumulator:inst6\"" {  } { { "DTMF.bdf" "inst6" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:inst7 " "Info: Elaborating entity \"accumulator\" for hierarchy \"accumulator:inst7\"" {  } { { "DTMF.bdf" "inst7" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show show:inst10 " "Info: Elaborating entity \"show\" for hierarchy \"show:inst10\"" {  } { { "DTMF.bdf" "inst10" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 664 1232 1384 760 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder show:inst10\|decoder:u0 " "Info: Elaborating entity \"decoder\" for hierarchy \"show:inst10\|decoder:u0\"" {  } { { "show.vhd" "u0" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/show.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RECOGNISER RECOGNISER:inst9 " "Info: Elaborating entity \"RECOGNISER\" for hierarchy \"RECOGNISER:inst9\"" {  } { { "DTMF.bdf" "inst9" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 680 1056 1176 856 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wm8731:inst\|data\[3\] data_in GND " "Warning: Reduced register \"wm8731:inst\|data\[3\]\" with stuck data_in port to stuck value GND" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 63 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wm8731:inst\|data\[5\] data_in GND " "Warning: Reduced register \"wm8731:inst\|data\[5\]\" with stuck data_in port to stuck value GND" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 63 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wm8731:inst\|data\[7\] data_in GND " "Warning: Reduced register \"wm8731:inst\|data\[7\]\" with stuck data_in port to stuck value GND" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 63 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wm8731:inst\|data\[8\] data_in GND " "Warning: Reduced register \"wm8731:inst\|data\[8\]\" with stuck data_in port to stuck value GND" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 63 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wm8731:inst\|data\[13\] data_in GND " "Warning: Reduced register \"wm8731:inst\|data\[13\]\" with stuck data_in port to stuck value GND" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 63 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wm8731:inst\|data\[14\] data_in GND " "Warning: Reduced register \"wm8731:inst\|data\[14\]\" with stuck data_in port to stuck value GND" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 63 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wm8731:inst\|data\[15\] data_in GND " "Warning: Reduced register \"wm8731:inst\|data\[15\]\" with stuck data_in port to stuck value GND" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 63 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "accumulator:inst3\|PHASE1\[0\] accumulator:inst7\|PHASE1\[0\] " "Info: Duplicate register \"accumulator:inst3\|PHASE1\[0\]\" merged to single register \"accumulator:inst7\|PHASE1\[0\]\"" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "accumulator:inst1\|PHASE1\[3\] accumulator:inst7\|PHASE1\[0\] " "Info: Duplicate register \"accumulator:inst1\|PHASE1\[3\]\" merged to single register \"accumulator:inst7\|PHASE1\[0\]\"" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "accumulator:inst2\|PHASE1\[0\] accumulator:inst7\|PHASE1\[0\] " "Info: Duplicate register \"accumulator:inst2\|PHASE1\[0\]\" merged to single register \"accumulator:inst7\|PHASE1\[0\]\"" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "accumulator:inst4\|PHASE1\[0\] accumulator:inst7\|PHASE1\[0\] " "Info: Duplicate register \"accumulator:inst4\|PHASE1\[0\]\" merged to single register \"accumulator:inst7\|PHASE1\[0\]\"" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "accumulator:inst5\|PHASE1\[0\] accumulator:inst7\|PHASE1\[0\] " "Info: Duplicate register \"accumulator:inst5\|PHASE1\[0\]\" merged to single register \"accumulator:inst7\|PHASE1\[0\]\"" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "accumulator:inst6\|PHASE1\[5\] accumulator:inst7\|PHASE1\[0\] " "Info: Duplicate register \"accumulator:inst6\|PHASE1\[5\]\" merged to single register \"accumulator:inst7\|PHASE1\[0\]\"" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "accumulator:inst4\|PHASE1\[1\] accumulator:inst7\|PHASE1\[1\] " "Info: Duplicate register \"accumulator:inst4\|PHASE1\[1\]\" merged to single register \"accumulator:inst7\|PHASE1\[1\]\"" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "accumulator:inst6\|PHASE1\[6\] accumulator:inst7\|PHASE1\[1\] " "Info: Duplicate register \"accumulator:inst6\|PHASE1\[6\]\" merged to single register \"accumulator:inst7\|PHASE1\[1\]\"" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "accumulator:inst2\|PHASE1\[1\] accumulator:inst5\|PHASE1\[1\] " "Info: Duplicate register \"accumulator:inst2\|PHASE1\[1\]\" merged to single register \"accumulator:inst5\|PHASE1\[1\]\"" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "accumulator:inst3\|PHASE1\[1\] accumulator:inst5\|PHASE1\[1\] " "Info: Duplicate register \"accumulator:inst3\|PHASE1\[1\]\" merged to single register \"accumulator:inst5\|PHASE1\[1\]\"" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "accumulator:inst1\|PHASE1\[4\] accumulator:inst5\|PHASE1\[1\] " "Info: Duplicate register \"accumulator:inst1\|PHASE1\[4\]\" merged to single register \"accumulator:inst5\|PHASE1\[1\]\"" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "accumulator:inst3\|PHASE1\[2\] accumulator:inst5\|PHASE1\[2\] " "Info: Duplicate register \"accumulator:inst3\|PHASE1\[2\]\" merged to single register \"accumulator:inst5\|PHASE1\[2\]\"" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "accumulator:inst2\|PHASE1\[2\] accumulator:inst5\|PHASE1\[2\] " "Info: Duplicate register \"accumulator:inst2\|PHASE1\[2\]\" merged to single register \"accumulator:inst5\|PHASE1\[2\]\"" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "accumulator:inst6\|PHASE1\[7\] accumulator:inst7\|PHASE1\[2\] " "Info: Duplicate register \"accumulator:inst6\|PHASE1\[7\]\" merged to single register \"accumulator:inst7\|PHASE1\[2\]\"" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "accumulator:inst2\|PHASE1\[3\] accumulator:inst3\|PHASE1\[3\] " "Info: Duplicate register \"accumulator:inst2\|PHASE1\[3\]\" merged to single register \"accumulator:inst3\|PHASE1\[3\]\"" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DTMF\|wm8731:inst\|stat 10 " "Info: State machine \"\|DTMF\|wm8731:inst\|stat\" contains 10 states" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DTMF\|wm8731:inst\|nstat 10 " "Info: State machine \"\|DTMF\|wm8731:inst\|nstat\" contains 10 states" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DTMF\|wm8731:inst\|writer:u1\|stat 14 " "Info: State machine \"\|DTMF\|wm8731:inst\|writer:u1\|stat\" contains 14 states" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DTMF\|wm8731:inst\|stat " "Info: Selected Auto state machine encoding method for state machine \"\|DTMF\|wm8731:inst\|stat\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DTMF\|wm8731:inst\|stat " "Info: Encoding result for state machine \"\|DTMF\|wm8731:inst\|stat\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "10 " "Info: Completed encoding using 10 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|stat.playing " "Info: Encoded state bit \"wm8731:inst\|stat.playing\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|stat.wait_set " "Info: Encoded state bit \"wm8731:inst\|stat.wait_set\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|stat.set_no_muter " "Info: Encoded state bit \"wm8731:inst\|stat.set_no_muter\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|stat.set_no_mutel " "Info: Encoded state bit \"wm8731:inst\|stat.set_no_mutel\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|stat.set_active " "Info: Encoded state bit \"wm8731:inst\|stat.set_active\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|stat.set_path " "Info: Encoded state bit \"wm8731:inst\|stat.set_path\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|stat.clr_active " "Info: Encoded state bit \"wm8731:inst\|stat.clr_active\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|stat.set_dio " "Info: Encoded state bit \"wm8731:inst\|stat.set_dio\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|stat.set_freq " "Info: Encoded state bit \"wm8731:inst\|stat.set_freq\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|stat.set_power " "Info: Encoded state bit \"wm8731:inst\|stat.set_power\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|stat.set_power 0000000000 " "Info: State \"\|DTMF\|wm8731:inst\|stat.set_power\" uses code string \"0000000000\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|stat.set_freq 0000000011 " "Info: State \"\|DTMF\|wm8731:inst\|stat.set_freq\" uses code string \"0000000011\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|stat.set_dio 0000000101 " "Info: State \"\|DTMF\|wm8731:inst\|stat.set_dio\" uses code string \"0000000101\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|stat.clr_active 0000001001 " "Info: State \"\|DTMF\|wm8731:inst\|stat.clr_active\" uses code string \"0000001001\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|stat.set_path 0000010001 " "Info: State \"\|DTMF\|wm8731:inst\|stat.set_path\" uses code string \"0000010001\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|stat.set_active 0000100001 " "Info: State \"\|DTMF\|wm8731:inst\|stat.set_active\" uses code string \"0000100001\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|stat.set_no_mutel 0001000001 " "Info: State \"\|DTMF\|wm8731:inst\|stat.set_no_mutel\" uses code string \"0001000001\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|stat.set_no_muter 0010000001 " "Info: State \"\|DTMF\|wm8731:inst\|stat.set_no_muter\" uses code string \"0010000001\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|stat.wait_set 0100000001 " "Info: State \"\|DTMF\|wm8731:inst\|stat.wait_set\" uses code string \"0100000001\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|stat.playing 1000000001 " "Info: State \"\|DTMF\|wm8731:inst\|stat.playing\" uses code string \"1000000001\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DTMF\|wm8731:inst\|nstat " "Info: Selected Auto state machine encoding method for state machine \"\|DTMF\|wm8731:inst\|nstat\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DTMF\|wm8731:inst\|nstat " "Info: Encoding result for state machine \"\|DTMF\|wm8731:inst\|nstat\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "10 " "Info: Completed encoding using 10 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|nstat.playing " "Info: Encoded state bit \"wm8731:inst\|nstat.playing\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|nstat.wait_set " "Info: Encoded state bit \"wm8731:inst\|nstat.wait_set\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|nstat.set_no_muter " "Info: Encoded state bit \"wm8731:inst\|nstat.set_no_muter\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|nstat.set_no_mutel " "Info: Encoded state bit \"wm8731:inst\|nstat.set_no_mutel\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|nstat.set_active " "Info: Encoded state bit \"wm8731:inst\|nstat.set_active\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|nstat.set_path " "Info: Encoded state bit \"wm8731:inst\|nstat.set_path\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|nstat.clr_active " "Info: Encoded state bit \"wm8731:inst\|nstat.clr_active\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|nstat.set_dio " "Info: Encoded state bit \"wm8731:inst\|nstat.set_dio\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|nstat.set_freq " "Info: Encoded state bit \"wm8731:inst\|nstat.set_freq\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|nstat.set_power " "Info: Encoded state bit \"wm8731:inst\|nstat.set_power\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|nstat.set_power 0000000000 " "Info: State \"\|DTMF\|wm8731:inst\|nstat.set_power\" uses code string \"0000000000\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|nstat.set_freq 0000000011 " "Info: State \"\|DTMF\|wm8731:inst\|nstat.set_freq\" uses code string \"0000000011\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|nstat.set_dio 0000000101 " "Info: State \"\|DTMF\|wm8731:inst\|nstat.set_dio\" uses code string \"0000000101\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|nstat.clr_active 0000001001 " "Info: State \"\|DTMF\|wm8731:inst\|nstat.clr_active\" uses code string \"0000001001\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|nstat.set_path 0000010001 " "Info: State \"\|DTMF\|wm8731:inst\|nstat.set_path\" uses code string \"0000010001\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|nstat.set_active 0000100001 " "Info: State \"\|DTMF\|wm8731:inst\|nstat.set_active\" uses code string \"0000100001\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|nstat.set_no_mutel 0001000001 " "Info: State \"\|DTMF\|wm8731:inst\|nstat.set_no_mutel\" uses code string \"0001000001\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|nstat.set_no_muter 0010000001 " "Info: State \"\|DTMF\|wm8731:inst\|nstat.set_no_muter\" uses code string \"0010000001\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|nstat.wait_set 0100000001 " "Info: State \"\|DTMF\|wm8731:inst\|nstat.wait_set\" uses code string \"0100000001\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|nstat.playing 1000000001 " "Info: State \"\|DTMF\|wm8731:inst\|nstat.playing\" uses code string \"1000000001\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DTMF\|wm8731:inst\|writer:u1\|stat " "Info: Selected Auto state machine encoding method for state machine \"\|DTMF\|wm8731:inst\|writer:u1\|stat\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DTMF\|wm8731:inst\|writer:u1\|stat " "Info: Encoding result for state machine \"\|DTMF\|wm8731:inst\|writer:u1\|stat\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "14 " "Info: Completed encoding using 14 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|writer:u1\|stat.end_it " "Info: Encoded state bit \"wm8731:inst\|writer:u1\|stat.end_it\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|writer:u1\|stat.wait_resp2 " "Info: Encoded state bit \"wm8731:inst\|writer:u1\|stat.wait_resp2\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|writer:u1\|stat.wait_done " "Info: Encoded state bit \"wm8731:inst\|writer:u1\|stat.wait_done\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|writer:u1\|stat.wait_resp1 " "Info: Encoded state bit \"wm8731:inst\|writer:u1\|stat.wait_resp1\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|writer:u1\|stat.wait_step1 " "Info: Encoded state bit \"wm8731:inst\|writer:u1\|stat.wait_step1\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|writer:u1\|stat.send_data_b " "Info: Encoded state bit \"wm8731:inst\|writer:u1\|stat.send_data_b\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|writer:u1\|stat.send_data_a " "Info: Encoded state bit \"wm8731:inst\|writer:u1\|stat.send_data_a\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|writer:u1\|stat.wait_resp " "Info: Encoded state bit \"wm8731:inst\|writer:u1\|stat.wait_resp\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|writer:u1\|stat.wait_step " "Info: Encoded state bit \"wm8731:inst\|writer:u1\|stat.wait_step\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|writer:u1\|stat.send_addr_b " "Info: Encoded state bit \"wm8731:inst\|writer:u1\|stat.send_addr_b\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|writer:u1\|stat.send_addr_a " "Info: Encoded state bit \"wm8731:inst\|writer:u1\|stat.send_addr_a\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|writer:u1\|stat.start " "Info: Encoded state bit \"wm8731:inst\|writer:u1\|stat.start\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|writer:u1\|stat.init " "Info: Encoded state bit \"wm8731:inst\|writer:u1\|stat.init\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wm8731:inst\|writer:u1\|stat.idle " "Info: Encoded state bit \"wm8731:inst\|writer:u1\|stat.idle\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|writer:u1\|stat.idle 00000000000000 " "Info: State \"\|DTMF\|wm8731:inst\|writer:u1\|stat.idle\" uses code string \"00000000000000\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|writer:u1\|stat.init 00000000000011 " "Info: State \"\|DTMF\|wm8731:inst\|writer:u1\|stat.init\" uses code string \"00000000000011\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|writer:u1\|stat.start 00000000000101 " "Info: State \"\|DTMF\|wm8731:inst\|writer:u1\|stat.start\" uses code string \"00000000000101\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|writer:u1\|stat.send_addr_a 00000000001001 " "Info: State \"\|DTMF\|wm8731:inst\|writer:u1\|stat.send_addr_a\" uses code string \"00000000001001\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|writer:u1\|stat.send_addr_b 00000000010001 " "Info: State \"\|DTMF\|wm8731:inst\|writer:u1\|stat.send_addr_b\" uses code string \"00000000010001\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|writer:u1\|stat.wait_step 00000000100001 " "Info: State \"\|DTMF\|wm8731:inst\|writer:u1\|stat.wait_step\" uses code string \"00000000100001\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|writer:u1\|stat.wait_resp 00000001000001 " "Info: State \"\|DTMF\|wm8731:inst\|writer:u1\|stat.wait_resp\" uses code string \"00000001000001\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|writer:u1\|stat.send_data_a 00000010000001 " "Info: State \"\|DTMF\|wm8731:inst\|writer:u1\|stat.send_data_a\" uses code string \"00000010000001\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|writer:u1\|stat.send_data_b 00000100000001 " "Info: State \"\|DTMF\|wm8731:inst\|writer:u1\|stat.send_data_b\" uses code string \"00000100000001\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|writer:u1\|stat.wait_step1 00001000000001 " "Info: State \"\|DTMF\|wm8731:inst\|writer:u1\|stat.wait_step1\" uses code string \"00001000000001\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|writer:u1\|stat.wait_resp1 00010000000001 " "Info: State \"\|DTMF\|wm8731:inst\|writer:u1\|stat.wait_resp1\" uses code string \"00010000000001\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|writer:u1\|stat.wait_done 00100000000001 " "Info: State \"\|DTMF\|wm8731:inst\|writer:u1\|stat.wait_done\" uses code string \"00100000000001\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|writer:u1\|stat.wait_resp2 01000000000001 " "Info: State \"\|DTMF\|wm8731:inst\|writer:u1\|stat.wait_resp2\" uses code string \"01000000000001\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DTMF\|wm8731:inst\|writer:u1\|stat.end_it 10000000000001 " "Info: State \"\|DTMF\|wm8731:inst\|writer:u1\|stat.end_it\" uses code string \"10000000000001\"" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 32 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wm8731:inst\|nstat.wait_set data_in GND " "Warning: Reduced register \"wm8731:inst\|nstat.wait_set\" with stuck data_in port to stuck value GND" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "wm8731:inst\|nstat.set_path wm8731:inst\|data\[6\] " "Info: Duplicate register \"wm8731:inst\|nstat.set_path\" merged to single register \"wm8731:inst\|data\[6\]\"" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 39 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../quartus/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../quartus/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "accumulator:inst1\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"accumulator:inst1\|lpm_mult:Mult5\"" {  } { { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lo01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_lo01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lo01 " "Info: Found entity 1: mult_lo01" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "accumulator:inst1\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"accumulator:inst1\|lpm_mult:Mult3\"" {  } { { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9l01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_9l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9l01 " "Info: Found entity 1: mult_9l01" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "58 " "Info: Converted 58 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 70 " "Info: Used 70 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 28 14 " "Info: Used 28 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 14 DSP blocks" {  } {  } 0 0 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 56 56 " "Info: Used 56 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 56 DSP blocks" {  } {  } 0 0 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "" 0}  } {  } 0 0 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "" 0} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "58 " "Info: Converted the following 58 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block output node \"accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult5 " "Info: DSP block multiplier node \"accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult5\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block output node \"accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult5 " "Info: DSP block multiplier node \"accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult5\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst2\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst2\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst2\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block output node \"accumulator:inst2\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst2\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult5 " "Info: DSP block multiplier node \"accumulator:inst2\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult5\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst2\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst2\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst2\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block output node \"accumulator:inst2\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst2\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult5 " "Info: DSP block multiplier node \"accumulator:inst2\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult5\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst3\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst3\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst3\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block output node \"accumulator:inst3\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst3\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult5 " "Info: DSP block multiplier node \"accumulator:inst3\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult5\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block output node \"accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult5 " "Info: DSP block multiplier node \"accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult5\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst4\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst4\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst4\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block output node \"accumulator:inst4\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst4\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult5 " "Info: DSP block multiplier node \"accumulator:inst4\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult5\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst4\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst4\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst4\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block output node \"accumulator:inst4\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst4\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult5 " "Info: DSP block multiplier node \"accumulator:inst4\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult5\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst5\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst5\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst5\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block output node \"accumulator:inst5\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst5\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult5 " "Info: DSP block multiplier node \"accumulator:inst5\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult5\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst5\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst5\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst5\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block output node \"accumulator:inst5\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst5\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult5 " "Info: DSP block multiplier node \"accumulator:inst5\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult5\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst6\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst6\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst6\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block output node \"accumulator:inst6\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst6\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult5 " "Info: DSP block multiplier node \"accumulator:inst6\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult5\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst6\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst6\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst6\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block output node \"accumulator:inst6\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst6\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult5 " "Info: DSP block multiplier node \"accumulator:inst6\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult5\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst7\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst7\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst7\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block output node \"accumulator:inst7\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out6\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst7\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult5 " "Info: DSP block multiplier node \"accumulator:inst7\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult5\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst7\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst7\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst7\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6 " "Info: DSP block output node \"accumulator:inst7\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out6\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst7\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult5 " "Info: DSP block multiplier node \"accumulator:inst7\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult5\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block output node \"accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult7 " "Info: DSP block multiplier node \"accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult7\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out4 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out4 " "Info: DSP block output node \"accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out4\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult3 " "Info: DSP block multiplier node \"accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult3\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block output node \"accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult7 " "Info: DSP block multiplier node \"accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult7\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out4 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out4 " "Info: DSP block output node \"accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out4\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult3 " "Info: DSP block multiplier node \"accumulator:inst1\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult3\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst2\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst2\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst2\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block output node \"accumulator:inst2\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst2\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult7 " "Info: DSP block multiplier node \"accumulator:inst2\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult7\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst2\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst2\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst2\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block output node \"accumulator:inst2\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst2\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult7 " "Info: DSP block multiplier node \"accumulator:inst2\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult7\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst3\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst3\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst3\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block output node \"accumulator:inst3\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst3\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult7 " "Info: DSP block multiplier node \"accumulator:inst3\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult7\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block output node \"accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult7 " "Info: DSP block multiplier node \"accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult7\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst4\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst4\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst4\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block output node \"accumulator:inst4\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst4\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult7 " "Info: DSP block multiplier node \"accumulator:inst4\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult7\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst4\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst4\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst4\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block output node \"accumulator:inst4\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst4\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult7 " "Info: DSP block multiplier node \"accumulator:inst4\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult7\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst5\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst5\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst5\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block output node \"accumulator:inst5\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst5\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult7 " "Info: DSP block multiplier node \"accumulator:inst5\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult7\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst5\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst5\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst5\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block output node \"accumulator:inst5\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst5\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult7 " "Info: DSP block multiplier node \"accumulator:inst5\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult7\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst6\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst6\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst6\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block output node \"accumulator:inst6\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst6\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult7 " "Info: DSP block multiplier node \"accumulator:inst6\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult7\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst6\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst6\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst6\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block output node \"accumulator:inst6\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst6\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult7 " "Info: DSP block multiplier node \"accumulator:inst6\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult7\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst7\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst7\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst7\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block output node \"accumulator:inst7\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_out8\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst7\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult7 " "Info: DSP block multiplier node \"accumulator:inst7\|lpm_mult:Mult5\|mult_lo01:auto_generated\|mac_mult7\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) accumulator:inst7\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"accumulator:inst7\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst7\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8 " "Info: DSP block output node \"accumulator:inst7\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_out8\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst7\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult7 " "Info: DSP block multiplier node \"accumulator:inst7\|lpm_mult:Mult4\|mult_lo01:auto_generated\|mac_mult7\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst1\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst1\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst1\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst1\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst1\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst1\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst1\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst1\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst1\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst1\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst1\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst1\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst1\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst1\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst1\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst1\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst1\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst1\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst1\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst1\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst1\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst1\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst1\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst1\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 216 512 752 312 "inst1" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst2\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst2\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst2\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst2\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst2\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst2\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst2\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst2\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst2\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst2\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst2\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst2\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst2\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst2\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst2\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst2\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst2\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst2\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst2\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst2\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst2\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst2\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst2\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst2\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 312 512 752 408 "inst2" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst3\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst3\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst3\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst3\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst3\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst3\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst3\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst3\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst3\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst3\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst3\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst3\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst3\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst3\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst3\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst3\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst3\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst3\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 408 512 752 504 "inst3" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst4\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst4\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst4\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst4\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst4\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst4\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst4\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst4\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst4\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst4\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst4\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst4\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst4\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst4\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst4\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst4\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst4\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst4\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst4\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst4\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst4\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst4\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst4\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst4\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 504 512 752 600 "inst4" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst5\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst5\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst5\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst5\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst5\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst5\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst5\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst5\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst5\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst5\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst5\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst5\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst5\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst5\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst5\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst5\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst5\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst5\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst5\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst5\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst5\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst5\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst5\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst5\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 600 512 752 696 "inst5" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst6\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst6\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst6\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst6\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst6\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst6\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst6\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst6\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst6\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst6\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst6\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst6\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst6\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst6\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst6\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst6\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst6\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst6\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst6\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst6\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst6\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst6\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst6\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst6\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 696 512 752 792 "inst6" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst7\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst7\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst7\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst7\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst7\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst7\|lpm_mult:Mult2\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst7\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst7\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst7\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst7\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst7\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst7\|lpm_mult:Mult3\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst7\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst7\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst7\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst7\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst7\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst7\|lpm_mult:Mult0\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) accumulator:inst7\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"accumulator:inst7\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "accumulator:inst7\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2 " "Info: DSP block output node \"accumulator:inst7\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block output node \"%1!s!\"" 0 0 "" 0} { "Info" "IBAL_BAL_MAC_MULT_NODE" "accumulator:inst7\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_mult1 " "Info: DSP block multiplier node \"accumulator:inst7\|lpm_mult:Mult1\|mult_9l01:auto_generated\|mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0}  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 680 -1 0 } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 792 512 752 888 "inst7" "" } } } }  } 0 0 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "" 0} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 26 " "Info: Used 26 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 26 26 " "Info: Used 26 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 26 DSP blocks" {  } {  } 0 0 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "" 0}  } {  } 0 0 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "" 0}  } {  } 0 0 "Converted %1!d! DSP block slices" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mac_mult " "Info: Found entity 1: alt_mac_mult" {  } { { "alt_mac_mult.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 151 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5 " "Info: Elaborated megafunction instantiation \"accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 57 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_svg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_mult_svg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_svg1 " "Info: Found entity 1: mac_mult_svg1" {  } { { "db/mac_mult_svg1.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mac_mult_svg1.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pbo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_pbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pbo " "Info: Found entity 1: mult_pbo" {  } { { "db/mult_pbo.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_pbo.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../quartus/quartus/libraries/megafunctions/alt_mac_out.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../quartus/quartus/libraries/megafunctions/alt_mac_out.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mac_out " "Info: Found entity 1: alt_mac_out" {  } { { "alt_mac_out.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/alt_mac_out.tdf" 212 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|alt_mac_out:mac_out6 " "Info: Elaborated megafunction instantiation \"accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|alt_mac_out:mac_out6\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 85 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_kn82.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_out_kn82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_kn82 " "Info: Found entity 1: mac_out_kn82" {  } { { "db/mac_out_kn82.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mac_out_kn82.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult7 " "Info: Elaborated megafunction instantiation \"accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 66 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_o4h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_mult_o4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_o4h1 " "Info: Found entity 1: mac_mult_o4h1" {  } { { "db/mac_mult_o4h1.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mac_mult_o4h1.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ibo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_ibo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ibo " "Info: Found entity 1: mult_ibo" {  } { { "db/mult_ibo.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_ibo.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|alt_mac_out:mac_out8 " "Info: Elaborated megafunction instantiation \"accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 90 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_6n82.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_out_6n82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_6n82 " "Info: Found entity 1: mac_out_6n82" {  } { { "db/mac_out_6n82.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mac_out_6n82.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult3 " "Info: Elaborated megafunction instantiation \"accumulator:inst1\|lpm_mult:Mult5\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_lo01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_lo01.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_tvg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_mult_tvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_tvg1 " "Info: Found entity 1: mac_mult_tvg1" {  } { { "db/mac_mult_tvg1.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mac_mult_tvg1.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qbo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_qbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qbo " "Info: Found entity 1: mult_qbo" {  } { { "db/mult_qbo.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_qbo.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "accumulator:inst1\|lpm_mult:Mult2\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1 " "Info: Elaborated megafunction instantiation \"accumulator:inst1\|lpm_mult:Mult2\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 39 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_72h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_mult_72h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_72h1 " "Info: Found entity 1: mac_mult_72h1" {  } { { "db/mac_mult_72h1.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mac_mult_72h1.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_19o.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_19o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_19o " "Info: Found entity 1: mult_19o" {  } { { "db/mult_19o.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_19o.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "accumulator:inst1\|lpm_mult:Mult2\|mult_9l01:auto_generated\|alt_mac_out:mac_out2 " "Info: Elaborated megafunction instantiation \"accumulator:inst1\|lpm_mult:Mult2\|mult_9l01:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_9l01.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_9l01.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_cn82.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mac_out_cn82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_cn82 " "Info: Found entity 1: mac_out_cn82" {  } { { "db/mac_out_cn82.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mac_out_cn82.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "12218 " "Info: Ignored 12218 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY_SUM" "468 " "Info: Ignored 468 CARRY_SUM buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "" 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "11750 " "Info: Ignored 11750 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11894 " "Info: Implemented 11894 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "11559 " "Info: Implemented 11559 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Info: Implemented 240 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "52 " "Info: Implemented 52 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Allocated 290 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 01 20:44:21 2008 " "Info: Processing ended: Tue Jan 01 20:44:21 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:02:26 " "Info: Elapsed time: 00:02:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 01 20:44:22 2008 " "Info: Processing started: Tue Jan 01 20:44:22 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DTMF -c DTMF " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DTMF -c DTMF" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "DTMF EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"DTMF\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "12481 Top " "Info: Previous placement does not exist for 12481 of 12481 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADCLRC (placed in PIN A6 (LVDS30p, CDPCLK7/DQS1T/CQ1T#)) " "Info: Automatically promoted node ADCLRC (placed in PIN A6 (LVDS30p, CDPCLK7/DQS1T/CQ1T#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADCLRC" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADCLRC } "NODE_NAME" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADCLRC } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wm8731:inst\|clk12  " "Info: Automatically promoted node wm8731:inst\|clk12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wm8731:inst\|clk12~2 " "Info: Destination node wm8731:inst\|clk12~2" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 41 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wm8731:inst|clk12~2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wm8731:inst|clk12~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLK " "Info: Destination node MCLK" {  } { { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 920 184 360 936 "MCLK" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 41 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wm8731:inst|clk12 } "NODE_NAME" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wm8731:inst|clk12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node reset (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:inst1\|PHASE1\[7\] " "Info: Destination node accumulator:inst1\|PHASE1\[7\]" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:inst1\|PHASE1\[8\] " "Info: Destination node accumulator:inst1\|PHASE1\[8\]" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:inst1\|PHASE1\[9\] " "Info: Destination node accumulator:inst1\|PHASE1\[9\]" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:inst1\|PHASE1\[10\] " "Info: Destination node accumulator:inst1\|PHASE1\[10\]" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[10] } "NODE_NAME" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[10] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:inst1\|PHASE1\[11\] " "Info: Destination node accumulator:inst1\|PHASE1\[11\]" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[11] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:inst1\|PHASE1\[12\] " "Info: Destination node accumulator:inst1\|PHASE1\[12\]" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[12] } "NODE_NAME" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[12] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:inst1\|PHASE1\[13\] " "Info: Destination node accumulator:inst1\|PHASE1\[13\]" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[13] } "NODE_NAME" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[13] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:inst1\|PHASE1\[14\] " "Info: Destination node accumulator:inst1\|PHASE1\[14\]" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[14] } "NODE_NAME" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[14] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:inst1\|PHASE1\[15\] " "Info: Destination node accumulator:inst1\|PHASE1\[15\]" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[15] } "NODE_NAME" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst1|PHASE1[15] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:inst2\|PHASE1\[7\] " "Info: Destination node accumulator:inst2\|PHASE1\[7\]" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst2|PHASE1[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst2|PHASE1[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 776 40 208 792 "reset" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:03 " "Info: Finished register packing: elapsed time is 00:00:03" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "852 Embedded multiplier block " "Extra Info: Packed 852 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "852 " "Extra Info: Created 852 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:35 " "Info: Fitter placement operations ending: elapsed time is 00:00:35" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "26.690 ns register register " "Info: Estimated most critical path is register to register delay of 26.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns accumulator:inst3\|REG1\[20\]~_Duplicate_1 1 REG LAB_X27_Y13 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y13; Fanout = 23; REG Node = 'accumulator:inst3\|REG1\[20\]~_Duplicate_1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst3|REG1[20]~_Duplicate_1 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.919 ns) + CELL(0.322 ns) 2.241 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_o4h1:auto_generated\|mult_ibo:mult1\|cs2a\[1\]~3 2 COMB LAB_X38_Y18 9 " "Info: 2: + IC(1.919 ns) + CELL(0.322 ns) = 2.241 ns; Loc. = LAB_X38_Y18; Fanout = 9; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_o4h1:auto_generated\|mult_ibo:mult1\|cs2a\[1\]~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { accumulator:inst3|REG1[20]~_Duplicate_1 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult7|mac_mult_o4h1:auto_generated|mult_ibo:mult1|cs2a[1]~3 } "NODE_NAME" } } { "db/mult_ibo.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_ibo.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 2.917 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|cs2a\[2\]~2 3 COMB LAB_X38_Y18 9 " "Info: 3: + IC(0.354 ns) + CELL(0.322 ns) = 2.917 ns; Loc. = LAB_X38_Y18; Fanout = 9; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|cs2a\[2\]~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult7|mac_mult_o4h1:auto_generated|mult_ibo:mult1|cs2a[1]~3 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|cs2a[2]~2 } "NODE_NAME" } } { "db/mult_pbo.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_pbo.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.322 ns) 4.178 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|cs2a\[3\]~1 4 COMB LAB_X39_Y19 10 " "Info: 4: + IC(0.939 ns) + CELL(0.322 ns) = 4.178 ns; Loc. = LAB_X39_Y19; Fanout = 10; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|cs2a\[3\]~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|cs2a[2]~2 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|cs2a[3]~1 } "NODE_NAME" } } { "db/mult_pbo.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_pbo.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 4.854 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|le9a\[19\] 5 COMB LAB_X39_Y19 30 " "Info: 5: + IC(0.498 ns) + CELL(0.178 ns) = 4.854 ns; Loc. = LAB_X39_Y19; Fanout = 30; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|le9a\[19\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|cs2a[3]~1 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|le9a[19] } "NODE_NAME" } } { "db/mult_pbo.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_pbo.tdf" 48 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.322 ns) 7.048 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|le9a\[6\] 6 COMB LAB_X26_Y14 2 " "Info: 6: + IC(1.872 ns) + CELL(0.322 ns) = 7.048 ns; Loc. = LAB_X26_Y14; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|le9a\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|le9a[19] accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|le9a[6] } "NODE_NAME" } } { "db/mult_pbo.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_pbo.tdf" 48 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.040 ns) + CELL(0.495 ns) 9.583 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|add22_result\[8\]~57 7 COMB LAB_X43_Y19 2 " "Info: 7: + IC(2.040 ns) + CELL(0.495 ns) = 9.583 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|add22_result\[8\]~57'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|le9a[6] accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|add22_result[8]~57 } "NODE_NAME" } } { "db/mult_pbo.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_pbo.tdf" 38 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.041 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|add22_result\[9\]~58 8 COMB LAB_X43_Y19 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 10.041 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|add22_result\[9\]~58'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|add22_result[8]~57 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|add22_result[9]~58 } "NODE_NAME" } } { "db/mult_pbo.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_pbo.tdf" 38 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 11.608 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|add14_result\[13\]~81 9 COMB LAB_X42_Y18 2 " "Info: 9: + IC(1.050 ns) + CELL(0.517 ns) = 11.608 ns; Loc. = LAB_X42_Y18; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|add14_result\[13\]~81'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|add22_result[9]~58 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|add14_result[13]~81 } "NODE_NAME" } } { "db/mult_pbo.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_pbo.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.066 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|add14_result\[14\]~82 10 COMB LAB_X42_Y18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 12.066 ns; Loc. = LAB_X42_Y18; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|add14_result\[14\]~82'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|add14_result[13]~81 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|add14_result[14]~82 } "NODE_NAME" } } { "db/mult_pbo.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_pbo.tdf" 36 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.495 ns) 13.644 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|op_1~120 11 COMB LAB_X42_Y20 2 " "Info: 11: + IC(1.083 ns) + CELL(0.495 ns) = 13.644 ns; Loc. = LAB_X42_Y20; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|op_1~120'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|add14_result[14]~82 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|op_1~120 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.724 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|op_1~122 12 COMB LAB_X42_Y20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 13.724 ns; Loc. = LAB_X42_Y20; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|op_1~122'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|op_1~120 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|op_1~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.182 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|op_1~123 13 COMB LAB_X42_Y20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 14.182 ns; Loc. = LAB_X42_Y20; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|alt_mac_mult:mac_mult5\|mac_mult_svg1:auto_generated\|mult_pbo:mult1\|op_1~123'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|op_1~122 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|op_1~123 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.495 ns) 15.714 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|op_1~130 14 COMB LAB_X45_Y20 2 " "Info: 14: + IC(1.037 ns) + CELL(0.495 ns) = 15.714 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|op_1~130'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|op_1~123 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|op_1~130 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.172 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|op_1~131 15 COMB LAB_X45_Y20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 16.172 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|op_1~131'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|op_1~130 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|op_1~131 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(0.517 ns) 18.750 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|op_2~276 16 COMB LAB_X37_Y13 2 " "Info: 16: + IC(2.061 ns) + CELL(0.517 ns) = 18.750 ns; Loc. = LAB_X37_Y13; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|op_2~276'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|op_1~131 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|op_2~276 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 19.208 ns accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|op_2~277 17 COMB LAB_X37_Y13 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 19.208 ns; Loc. = LAB_X37_Y13; Fanout = 1; COMB Node = 'accumulator:inst3\|lpm_mult:Mult4\|mult_lo01:auto_generated\|op_2~277'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|op_2~276 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|op_2~277 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.495 ns) 20.792 ns accumulator:inst3\|Add5~735 18 COMB LAB_X36_Y10 1 " "Info: 18: + IC(1.089 ns) + CELL(0.495 ns) = 20.792 ns; Loc. = LAB_X36_Y10; Fanout = 1; COMB Node = 'accumulator:inst3\|Add5~735'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|op_2~277 accumulator:inst3|Add5~735 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.872 ns accumulator:inst3\|Add5~737 19 COMB LAB_X36_Y10 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 20.872 ns; Loc. = LAB_X36_Y10; Fanout = 1; COMB Node = 'accumulator:inst3\|Add5~737'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|Add5~735 accumulator:inst3|Add5~737 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.952 ns accumulator:inst3\|Add5~739 20 COMB LAB_X36_Y10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 20.952 ns; Loc. = LAB_X36_Y10; Fanout = 2; COMB Node = 'accumulator:inst3\|Add5~739'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|Add5~737 accumulator:inst3|Add5~739 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.032 ns accumulator:inst3\|A\[41\]~35 21 COMB LAB_X36_Y10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 21.032 ns; Loc. = LAB_X36_Y10; Fanout = 2; COMB Node = 'accumulator:inst3\|A\[41\]~35'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|Add5~739 accumulator:inst3|A[41]~35 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.112 ns accumulator:inst3\|A\[42\]~37 22 COMB LAB_X36_Y10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 21.112 ns; Loc. = LAB_X36_Y10; Fanout = 2; COMB Node = 'accumulator:inst3\|A\[42\]~37'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|A[41]~35 accumulator:inst3|A[42]~37 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.192 ns accumulator:inst3\|A\[43\]~39 23 COMB LAB_X36_Y10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 21.192 ns; Loc. = LAB_X36_Y10; Fanout = 2; COMB Node = 'accumulator:inst3\|A\[43\]~39'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|A[42]~37 accumulator:inst3|A[43]~39 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.272 ns accumulator:inst3\|A\[44\]~41 24 COMB LAB_X36_Y10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 21.272 ns; Loc. = LAB_X36_Y10; Fanout = 2; COMB Node = 'accumulator:inst3\|A\[44\]~41'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|A[43]~39 accumulator:inst3|A[44]~41 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 21.730 ns accumulator:inst3\|A\[45\]~42 25 COMB LAB_X36_Y10 1 " "Info: 25: + IC(0.000 ns) + CELL(0.458 ns) = 21.730 ns; Loc. = LAB_X36_Y10; Fanout = 1; COMB Node = 'accumulator:inst3\|A\[45\]~42'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { accumulator:inst3|A[44]~41 accumulator:inst3|A[45]~42 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.177 ns) 23.856 ns accumulator:inst3\|Equal0~161 26 COMB LAB_X19_Y9 1 " "Info: 26: + IC(1.949 ns) + CELL(0.177 ns) = 23.856 ns; Loc. = LAB_X19_Y9; Fanout = 1; COMB Node = 'accumulator:inst3\|Equal0~161'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.126 ns" { accumulator:inst3|A[45]~42 accumulator:inst3|Equal0~161 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.541 ns) 25.921 ns accumulator:inst3\|Equal0~163 27 COMB LAB_X33_Y9 1 " "Info: 27: + IC(1.524 ns) + CELL(0.541 ns) = 25.921 ns; Loc. = LAB_X33_Y9; Fanout = 1; COMB Node = 'accumulator:inst3\|Equal0~163'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { accumulator:inst3|Equal0~161 accumulator:inst3|Equal0~163 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 26.594 ns accumulator:inst3\|Equal0~164 28 COMB LAB_X33_Y9 1 " "Info: 28: + IC(0.354 ns) + CELL(0.319 ns) = 26.594 ns; Loc. = LAB_X33_Y9; Fanout = 1; COMB Node = 'accumulator:inst3\|Equal0~164'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { accumulator:inst3|Equal0~163 accumulator:inst3|Equal0~164 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 26.690 ns accumulator:inst3\|SIGNAL_DETECTED 29 REG LAB_X33_Y9 6 " "Info: 29: + IC(0.000 ns) + CELL(0.096 ns) = 26.690 ns; Loc. = LAB_X33_Y9; Fanout = 6; REG Node = 'accumulator:inst3\|SIGNAL_DETECTED'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { accumulator:inst3|Equal0~164 accumulator:inst3|SIGNAL_DETECTED } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.921 ns ( 33.42 % ) " "Info: Total cell delay = 8.921 ns ( 33.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.769 ns ( 66.58 % ) " "Info: Total interconnect delay = 17.769 ns ( 66.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.690 ns" { accumulator:inst3|REG1[20]~_Duplicate_1 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult7|mac_mult_o4h1:auto_generated|mult_ibo:mult1|cs2a[1]~3 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|cs2a[2]~2 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|cs2a[3]~1 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|le9a[19] accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|le9a[6] accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|add22_result[8]~57 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|add22_result[9]~58 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|add14_result[13]~81 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|add14_result[14]~82 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|op_1~120 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|op_1~122 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|alt_mac_mult:mac_mult5|mac_mult_svg1:auto_generated|mult_pbo:mult1|op_1~123 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|op_1~130 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|op_1~131 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|op_2~276 accumulator:inst3|lpm_mult:Mult4|mult_lo01:auto_generated|op_2~277 accumulator:inst3|Add5~735 accumulator:inst3|Add5~737 accumulator:inst3|Add5~739 accumulator:inst3|A[41]~35 accumulator:inst3|A[42]~37 accumulator:inst3|A[43]~39 accumulator:inst3|A[44]~41 accumulator:inst3|A[45]~42 accumulator:inst3|Equal0~161 accumulator:inst3|Equal0~163 accumulator:inst3|Equal0~164 accumulator:inst3|SIGNAL_DETECTED } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 43 " "Info: Average interconnect usage is 26% of the available device resources. Peak interconnect usage is 43%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X25_Y0 X37_Y13 " "Info: The peak interconnect region extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:40 " "Info: Fitter routing operations ending: elapsed time is 00:00:40" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "4 " "Info: Fitter merged 4 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X17_Y15 " "Info: Physical RAM block M4K_X17_Y15 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a0 " "Info: RAM slice: accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a1 " "Info: RAM slice: accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a2 " "Info: RAM slice: accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a3 " "Info: RAM slice: accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a4 " "Info: RAM slice: accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a5 " "Info: RAM slice: accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a6 " "Info: RAM slice: accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7 " "Info: RAM slice: accumulator:inst1\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u3\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7 " "Info: RAM slice: accumulator:inst1\|DDS:u3\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X17_Y19 " "Info: Physical RAM block M4K_X17_Y19 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a0 " "Info: RAM slice: accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a1 " "Info: RAM slice: accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a2 " "Info: RAM slice: accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a3 " "Info: RAM slice: accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a4 " "Info: RAM slice: accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a5 " "Info: RAM slice: accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a6 " "Info: RAM slice: accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7 " "Info: RAM slice: accumulator:inst1\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst1\|DDS:u2\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7 " "Info: RAM slice: accumulator:inst1\|DDS:u2\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X41_Y14 " "Info: Physical RAM block M4K_X41_Y14 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a0 " "Info: RAM slice: accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a1 " "Info: RAM slice: accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a2 " "Info: RAM slice: accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a3 " "Info: RAM slice: accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a4 " "Info: RAM slice: accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a5 " "Info: RAM slice: accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a6 " "Info: RAM slice: accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7 " "Info: RAM slice: accumulator:inst6\|DDS:u1\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u3\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7 " "Info: RAM slice: accumulator:inst6\|DDS:u3\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X41_Y10 " "Info: Physical RAM block M4K_X41_Y10 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a0 " "Info: RAM slice: accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a1 " "Info: RAM slice: accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a2 " "Info: RAM slice: accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a3 " "Info: RAM slice: accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a4 " "Info: RAM slice: accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a5 " "Info: RAM slice: accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a6 " "Info: RAM slice: accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7 " "Info: RAM slice: accumulator:inst6\|DDS:u0\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "accumulator:inst6\|DDS:u2\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7 " "Info: RAM slice: accumulator:inst6\|DDS:u2\|altsyncram:altsyncram_component\|altsyncram_2g71:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0 "" 0}  } {  } 2 0 "Fitter merged %1!llu! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "38 " "Warning: Found 38 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1 0 " "Info: Pin \"out1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCLK 0 " "Info: Pin \"MCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCLK 0 " "Info: Pin \"SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDIN 0 " "Info: Pin \"SDIN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out2 0 " "Info: Pin \"out2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out3 0 " "Info: Pin \"out3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out4 0 " "Info: Pin \"out4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out5 0 " "Info: Pin \"out5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out6 0 " "Info: Pin \"out6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out7 0 " "Info: Pin \"out7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[27\] 0 " "Info: Pin \"HEX\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[26\] 0 " "Info: Pin \"HEX\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[25\] 0 " "Info: Pin \"HEX\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[24\] 0 " "Info: Pin \"HEX\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[23\] 0 " "Info: Pin \"HEX\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[22\] 0 " "Info: Pin \"HEX\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[21\] 0 " "Info: Pin \"HEX\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[20\] 0 " "Info: Pin \"HEX\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[19\] 0 " "Info: Pin \"HEX\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[18\] 0 " "Info: Pin \"HEX\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[17\] 0 " "Info: Pin \"HEX\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[16\] 0 " "Info: Pin \"HEX\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[15\] 0 " "Info: Pin \"HEX\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[14\] 0 " "Info: Pin \"HEX\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[13\] 0 " "Info: Pin \"HEX\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[12\] 0 " "Info: Pin \"HEX\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[11\] 0 " "Info: Pin \"HEX\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[10\] 0 " "Info: Pin \"HEX\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[9\] 0 " "Info: Pin \"HEX\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[8\] 0 " "Info: Pin \"HEX\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[7\] 0 " "Info: Pin \"HEX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[6\] 0 " "Info: Pin \"HEX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[5\] 0 " "Info: Pin \"HEX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[4\] 0 " "Info: Pin \"HEX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[3\] 0 " "Info: Pin \"HEX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[2\] 0 " "Info: Pin \"HEX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[1\] 0 " "Info: Pin \"HEX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX\[0\] 0 " "Info: Pin \"HEX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.fit.smsg " "Info: Generated suppressed messages file D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Allocated 272 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 01 20:47:20 2008 " "Info: Processing ended: Tue Jan 01 20:47:20 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:02:58 " "Info: Elapsed time: 00:02:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 01 20:47:21 2008 " "Info: Processing started: Tue Jan 01 20:47:21 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DTMF -c DTMF " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DTMF -c DTMF" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Allocated 189 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 01 20:47:40 2008 " "Info: Processing ended: Tue Jan 01 20:47:40 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 01 20:47:41 2008 " "Info: Processing started: Tue Jan 01 20:47:41 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DTMF -c DTMF --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DTMF -c DTMF --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ADCLRC " "Info: Assuming node \"ADCLRC\" is an undefined clock" {  } { { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADCLRC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "BCLK " "Info: Assuming node \"BCLK\" is an undefined clock" {  } { { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 920 -160 8 936 "BCLK" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk24 " "Info: Assuming node \"clk24\" is an undefined clock" {  } { { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 832 -160 8 848 "clk24" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk24" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "wm8731:inst\|clk12 " "Info: Detected ripple clock \"wm8731:inst\|clk12\" as buffer" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 41 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "wm8731:inst\|clk12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ADCLRC memory SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated\|ram_block1a2~portb_address_reg0 register accumulator:inst3\|REG2\[28\] 24.96 MHz 40.072 ns Internal " "Info: Clock \"ADCLRC\" has Internal fmax of 24.96 MHz between source memory \"SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated\|ram_block1a2~portb_address_reg0\" and destination register \"accumulator:inst3\|REG2\[28\]\" (period= 40.072 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.828 ns + Longest memory register " "Info: + Longest memory to register delay is 19.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated\|ram_block1a2~portb_address_reg0 1 MEM M4K_X41_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y11; Fanout = 1; MEM Node = 'SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated\|ram_block1a2~portb_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c3p1.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/altsyncram_c3p1.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated\|ram_block1a2 2 MEM M4K_X41_Y11 2 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y11; Fanout = 2; MEM Node = 'SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated\|ram_block1a2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2~portb_address_reg0 SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2 } "NODE_NAME" } } { "db/altsyncram_c3p1.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/altsyncram_c3p1.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.043 ns) + CELL(0.319 ns) 5.736 ns SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated\|mux_hib:mux3\|result_node\[2\]~165 3 COMB LCCOMB_X30_Y16_N28 31 " "Info: 3: + IC(2.043 ns) + CELL(0.319 ns) = 5.736 ns; Loc. = LCCOMB_X30_Y16_N28; Fanout = 31; COMB Node = 'SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated\|mux_hib:mux3\|result_node\[2\]~165'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2 SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|mux_hib:mux3|result_node[2]~165 } "NODE_NAME" } } { "db/mux_hib.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mux_hib.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.521 ns) 6.584 ns accumulator:inst1\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|cs2a\[1\]~1 4 COMB LCCOMB_X30_Y16_N20 31 " "Info: 4: + IC(0.327 ns) + CELL(0.521 ns) = 6.584 ns; Loc. = LCCOMB_X30_Y16_N20; Fanout = 31; COMB Node = 'accumulator:inst1\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|cs2a\[1\]~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|mux_hib:mux3|result_node[2]~165 accumulator:inst1|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|cs2a[1]~1 } "NODE_NAME" } } { "db/mult_19o.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_19o.tdf" 39 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.319 ns) 7.224 ns accumulator:inst1\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|cs4a\[2\]~0 5 COMB LCCOMB_X30_Y16_N2 112 " "Info: 5: + IC(0.321 ns) + CELL(0.319 ns) = 7.224 ns; Loc. = LCCOMB_X30_Y16_N2; Fanout = 112; COMB Node = 'accumulator:inst1\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|cs4a\[2\]~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { accumulator:inst1|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|cs2a[1]~1 accumulator:inst1|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|cs4a[2]~0 } "NODE_NAME" } } { "db/mult_19o.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_19o.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(0.178 ns) 9.440 ns accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|le3a\[1\] 6 COMB LCCOMB_X10_Y18_N4 1 " "Info: 6: + IC(2.038 ns) + CELL(0.178 ns) = 9.440 ns; Loc. = LCCOMB_X10_Y18_N4; Fanout = 1; COMB Node = 'accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|le3a\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { accumulator:inst1|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|cs4a[2]~0 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|le3a[1] } "NODE_NAME" } } { "db/mult_19o.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_19o.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.278 ns) 10.011 ns accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|le5a\[1\] 7 COMB LCCOMB_X10_Y18_N2 2 " "Info: 7: + IC(0.293 ns) + CELL(0.278 ns) = 10.011 ns; Loc. = LCCOMB_X10_Y18_N2; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|le5a\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|le3a[1] accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|le5a[1] } "NODE_NAME" } } { "db/mult_19o.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_19o.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.517 ns) 11.067 ns accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|add13_result\[5\]~37 8 COMB LCCOMB_X10_Y18_N16 2 " "Info: 8: + IC(0.539 ns) + CELL(0.517 ns) = 11.067 ns; Loc. = LCCOMB_X10_Y18_N16; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|add13_result\[5\]~37'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|le5a[1] accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[5]~37 } "NODE_NAME" } } { "db/mult_19o.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_19o.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.525 ns accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|add13_result\[6\]~38 9 COMB LCCOMB_X10_Y18_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 11.525 ns; Loc. = LCCOMB_X10_Y18_N18; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|add13_result\[6\]~38'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[5]~37 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[6]~38 } "NODE_NAME" } } { "db/mult_19o.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_19o.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.517 ns) 12.936 ns accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|add9_result\[8\]~49 10 COMB LCCOMB_X10_Y15_N16 2 " "Info: 10: + IC(0.894 ns) + CELL(0.517 ns) = 12.936 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|add9_result\[8\]~49'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[6]~38 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[8]~49 } "NODE_NAME" } } { "db/mult_19o.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_19o.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.016 ns accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|add9_result\[9\]~51 11 COMB LCCOMB_X10_Y15_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 13.016 ns; Loc. = LCCOMB_X10_Y15_N18; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|add9_result\[9\]~51'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[8]~49 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[9]~51 } "NODE_NAME" } } { "db/mult_19o.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_19o.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.096 ns accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|add9_result\[10\]~53 12 COMB LCCOMB_X10_Y15_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 13.096 ns; Loc. = LCCOMB_X10_Y15_N20; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|add9_result\[10\]~53'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[9]~51 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[10]~53 } "NODE_NAME" } } { "db/mult_19o.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_19o.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.554 ns accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|add9_result\[11\]~54 13 COMB LCCOMB_X10_Y15_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 13.554 ns; Loc. = LCCOMB_X10_Y15_N22; Fanout = 2; COMB Node = 'accumulator:inst3\|lpm_mult:Mult3\|mult_9l01:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_72h1:auto_generated\|mult_19o:mult1\|add9_result\[11\]~54'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[10]~53 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[11]~54 } "NODE_NAME" } } { "db/mult_19o.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/mult_19o.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.144 ns) + CELL(0.517 ns) 16.215 ns accumulator:inst3\|REG2\[11\]~286 14 COMB LCCOMB_X27_Y10_N26 2 " "Info: 14: + IC(2.144 ns) + CELL(0.517 ns) = 16.215 ns; Loc. = LCCOMB_X27_Y10_N26; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[11\]~286'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[11]~54 accumulator:inst3|REG2[11]~286 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.295 ns accumulator:inst3\|REG2\[12\]~287 15 COMB LCCOMB_X27_Y10_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 16.295 ns; Loc. = LCCOMB_X27_Y10_N28; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[12\]~287'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|REG2[11]~286 accumulator:inst3|REG2[12]~287 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 16.456 ns accumulator:inst3\|REG2\[13\]~288 16 COMB LCCOMB_X27_Y10_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.161 ns) = 16.456 ns; Loc. = LCCOMB_X27_Y10_N30; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[13\]~288'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { accumulator:inst3|REG2[12]~287 accumulator:inst3|REG2[13]~288 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.536 ns accumulator:inst3\|REG2\[14\]~289 17 COMB LCCOMB_X27_Y9_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 16.536 ns; Loc. = LCCOMB_X27_Y9_N0; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[14\]~289'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|REG2[13]~288 accumulator:inst3|REG2[14]~289 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.616 ns accumulator:inst3\|REG2\[15\]~290 18 COMB LCCOMB_X27_Y9_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 16.616 ns; Loc. = LCCOMB_X27_Y9_N2; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[15\]~290'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|REG2[14]~289 accumulator:inst3|REG2[15]~290 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.696 ns accumulator:inst3\|REG2\[16\]~291 19 COMB LCCOMB_X27_Y9_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 16.696 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[16\]~291'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|REG2[15]~290 accumulator:inst3|REG2[16]~291 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.776 ns accumulator:inst3\|REG2\[17\]~292 20 COMB LCCOMB_X27_Y9_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 16.776 ns; Loc. = LCCOMB_X27_Y9_N6; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[17\]~292'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|REG2[16]~291 accumulator:inst3|REG2[17]~292 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.856 ns accumulator:inst3\|REG2\[18\]~293 21 COMB LCCOMB_X27_Y9_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 16.856 ns; Loc. = LCCOMB_X27_Y9_N8; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[18\]~293'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|REG2[17]~292 accumulator:inst3|REG2[18]~293 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.936 ns accumulator:inst3\|REG2\[19\]~294 22 COMB LCCOMB_X27_Y9_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 16.936 ns; Loc. = LCCOMB_X27_Y9_N10; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[19\]~294'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|REG2[18]~293 accumulator:inst3|REG2[19]~294 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.016 ns accumulator:inst3\|REG2\[20\]~295 23 COMB LCCOMB_X27_Y9_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 17.016 ns; Loc. = LCCOMB_X27_Y9_N12; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[20\]~295'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|REG2[19]~294 accumulator:inst3|REG2[20]~295 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 17.190 ns accumulator:inst3\|REG2\[21\]~296 24 COMB LCCOMB_X27_Y9_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.174 ns) = 17.190 ns; Loc. = LCCOMB_X27_Y9_N14; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[21\]~296'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { accumulator:inst3|REG2[20]~295 accumulator:inst3|REG2[21]~296 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.270 ns accumulator:inst3\|REG2\[22\]~297 25 COMB LCCOMB_X27_Y9_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 17.270 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[22\]~297'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|REG2[21]~296 accumulator:inst3|REG2[22]~297 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.350 ns accumulator:inst3\|REG2\[23\]~298 26 COMB LCCOMB_X27_Y9_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 17.350 ns; Loc. = LCCOMB_X27_Y9_N18; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[23\]~298'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|REG2[22]~297 accumulator:inst3|REG2[23]~298 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.430 ns accumulator:inst3\|REG2\[24\]~299 27 COMB LCCOMB_X27_Y9_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 17.430 ns; Loc. = LCCOMB_X27_Y9_N20; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[24\]~299'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|REG2[23]~298 accumulator:inst3|REG2[24]~299 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.510 ns accumulator:inst3\|REG2\[25\]~300 28 COMB LCCOMB_X27_Y9_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 17.510 ns; Loc. = LCCOMB_X27_Y9_N22; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[25\]~300'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|REG2[24]~299 accumulator:inst3|REG2[25]~300 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.590 ns accumulator:inst3\|REG2\[26\]~301 29 COMB LCCOMB_X27_Y9_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 17.590 ns; Loc. = LCCOMB_X27_Y9_N24; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[26\]~301'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|REG2[25]~300 accumulator:inst3|REG2[26]~301 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.670 ns accumulator:inst3\|REG2\[27\]~302 30 COMB LCCOMB_X27_Y9_N26 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 17.670 ns; Loc. = LCCOMB_X27_Y9_N26; Fanout = 1; COMB Node = 'accumulator:inst3\|REG2\[27\]~302'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { accumulator:inst3|REG2[26]~301 accumulator:inst3|REG2[27]~302 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 18.128 ns accumulator:inst3\|REG2\[28\]~119 31 COMB LCCOMB_X27_Y9_N28 2 " "Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 18.128 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 2; COMB Node = 'accumulator:inst3\|REG2\[28\]~119'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { accumulator:inst3|REG2[27]~302 accumulator:inst3|REG2[28]~119 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(1.185 ns) 19.828 ns accumulator:inst3\|REG2\[28\] 32 REG DSPMULT_X28_Y9_N0 19 " "Info: 32: + IC(0.515 ns) + CELL(1.185 ns) = 19.828 ns; Loc. = DSPMULT_X28_Y9_N0; Fanout = 19; REG Node = 'accumulator:inst3\|REG2\[28\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { accumulator:inst3|REG2[28]~119 accumulator:inst3|REG2[28] } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.714 ns ( 54.03 % ) " "Info: Total cell delay = 10.714 ns ( 54.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.114 ns ( 45.97 % ) " "Info: Total interconnect delay = 9.114 ns ( 45.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.828 ns" { SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2~portb_address_reg0 SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2 SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|mux_hib:mux3|result_node[2]~165 accumulator:inst1|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|cs2a[1]~1 accumulator:inst1|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|cs4a[2]~0 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|le3a[1] accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|le5a[1] accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[5]~37 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[6]~38 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[8]~49 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[9]~51 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[10]~53 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[11]~54 accumulator:inst3|REG2[11]~286 accumulator:inst3|REG2[12]~287 accumulator:inst3|REG2[13]~288 accumulator:inst3|REG2[14]~289 accumulator:inst3|REG2[15]~290 accumulator:inst3|REG2[16]~291 accumulator:inst3|REG2[17]~292 accumulator:inst3|REG2[18]~293 accumulator:inst3|REG2[19]~294 accumulator:inst3|REG2[20]~295 accumulator:inst3|REG2[21]~296 accumulator:inst3|REG2[22]~297 accumulator:inst3|REG2[23]~298 accumulator:inst3|REG2[24]~299 accumulator:inst3|REG2[25]~300 accumulator:inst3|REG2[26]~301 accumulator:inst3|REG2[27]~302 accumulator:inst3|REG2[28]~119 accumulator:inst3|REG2[28] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "19.828 ns" { SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2~portb_address_reg0 SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2 SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|mux_hib:mux3|result_node[2]~165 accumulator:inst1|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|cs2a[1]~1 accumulator:inst1|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|cs4a[2]~0 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|le3a[1] accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|le5a[1] accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[5]~37 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[6]~38 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[8]~49 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[9]~51 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[10]~53 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[11]~54 accumulator:inst3|REG2[11]~286 accumulator:inst3|REG2[12]~287 accumulator:inst3|REG2[13]~288 accumulator:inst3|REG2[14]~289 accumulator:inst3|REG2[15]~290 accumulator:inst3|REG2[16]~291 accumulator:inst3|REG2[17]~292 accumulator:inst3|REG2[18]~293 accumulator:inst3|REG2[19]~294 accumulator:inst3|REG2[20]~295 accumulator:inst3|REG2[21]~296 accumulator:inst3|REG2[22]~297 accumulator:inst3|REG2[23]~298 accumulator:inst3|REG2[24]~299 accumulator:inst3|REG2[25]~300 accumulator:inst3|REG2[26]~301 accumulator:inst3|REG2[27]~302 accumulator:inst3|REG2[28]~119 accumulator:inst3|REG2[28] } { 0.000ns 0.000ns 2.043ns 0.327ns 0.321ns 2.038ns 0.293ns 0.539ns 0.000ns 0.894ns 0.000ns 0.000ns 0.000ns 2.144ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.515ns } { 0.000ns 3.374ns 0.319ns 0.521ns 0.319ns 0.178ns 0.278ns 0.517ns 0.458ns 0.517ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 1.185ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.080 ns - Smallest " "Info: - Smallest clock skew is 0.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ADCLRC destination 2.989 ns + Shortest register " "Info: + Shortest clock path from clock \"ADCLRC\" to destination register is 2.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns ADCLRC 1 CLK PIN_A6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A6; Fanout = 1; CLK Node = 'ADCLRC'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADCLRC } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.164 ns) + CELL(0.169 ns) 1.196 ns ADCLRC~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G2 1 " "Info: 2: + IC(0.164 ns) + CELL(0.169 ns) = 1.196 ns; Loc. = CLKDELAYCTRL_G2; Fanout = 1; COMB Node = 'ADCLRC~clk_delay_ctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { ADCLRC ADCLRC~clk_delay_ctrl } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.196 ns ADCLRC~clkctrl 3 COMB CLKCTRL_G2 2100 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.196 ns; Loc. = CLKCTRL_G2; Fanout = 2100; COMB Node = 'ADCLRC~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { ADCLRC~clk_delay_ctrl ADCLRC~clkctrl } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.872 ns) 2.989 ns accumulator:inst3\|REG2\[28\] 4 REG DSPMULT_X28_Y9_N0 19 " "Info: 4: + IC(0.921 ns) + CELL(0.872 ns) = 2.989 ns; Loc. = DSPMULT_X28_Y9_N0; Fanout = 19; REG Node = 'accumulator:inst3\|REG2\[28\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { ADCLRC~clkctrl accumulator:inst3|REG2[28] } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.904 ns ( 63.70 % ) " "Info: Total cell delay = 1.904 ns ( 63.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.085 ns ( 36.30 % ) " "Info: Total interconnect delay = 1.085 ns ( 36.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { ADCLRC ADCLRC~clk_delay_ctrl ADCLRC~clkctrl accumulator:inst3|REG2[28] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.989 ns" { ADCLRC ADCLRC~combout ADCLRC~clk_delay_ctrl ADCLRC~clkctrl accumulator:inst3|REG2[28] } { 0.000ns 0.000ns 0.164ns 0.000ns 0.921ns } { 0.000ns 0.863ns 0.169ns 0.000ns 0.872ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ADCLRC source 2.909 ns - Longest memory " "Info: - Longest clock path from clock \"ADCLRC\" to source memory is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns ADCLRC 1 CLK PIN_A6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A6; Fanout = 1; CLK Node = 'ADCLRC'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADCLRC } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.164 ns) + CELL(0.169 ns) 1.196 ns ADCLRC~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G2 1 " "Info: 2: + IC(0.164 ns) + CELL(0.169 ns) = 1.196 ns; Loc. = CLKDELAYCTRL_G2; Fanout = 1; COMB Node = 'ADCLRC~clk_delay_ctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { ADCLRC ADCLRC~clk_delay_ctrl } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.196 ns ADCLRC~clkctrl 3 COMB CLKCTRL_G2 2100 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.196 ns; Loc. = CLKCTRL_G2; Fanout = 2100; COMB Node = 'ADCLRC~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { ADCLRC~clk_delay_ctrl ADCLRC~clkctrl } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.783 ns) 2.909 ns SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated\|ram_block1a2~portb_address_reg0 4 MEM M4K_X41_Y11 1 " "Info: 4: + IC(0.930 ns) + CELL(0.783 ns) = 2.909 ns; Loc. = M4K_X41_Y11; Fanout = 1; MEM Node = 'SIGNAL_DELAY:inst8\|queue:u0\|altsyncram:altsyncram_component\|altsyncram_c3p1:auto_generated\|ram_block1a2~portb_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { ADCLRC~clkctrl SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c3p1.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/altsyncram_c3p1.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.815 ns ( 62.39 % ) " "Info: Total cell delay = 1.815 ns ( 62.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 37.61 % ) " "Info: Total interconnect delay = 1.094 ns ( 37.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { ADCLRC ADCLRC~clk_delay_ctrl ADCLRC~clkctrl SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2~portb_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { ADCLRC ADCLRC~combout ADCLRC~clk_delay_ctrl ADCLRC~clkctrl SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2~portb_address_reg0 } { 0.000ns 0.000ns 0.164ns 0.000ns 0.930ns } { 0.000ns 0.863ns 0.169ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { ADCLRC ADCLRC~clk_delay_ctrl ADCLRC~clkctrl accumulator:inst3|REG2[28] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.989 ns" { ADCLRC ADCLRC~combout ADCLRC~clk_delay_ctrl ADCLRC~clkctrl accumulator:inst3|REG2[28] } { 0.000ns 0.000ns 0.164ns 0.000ns 0.921ns } { 0.000ns 0.863ns 0.169ns 0.000ns 0.872ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { ADCLRC ADCLRC~clk_delay_ctrl ADCLRC~clkctrl SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2~portb_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { ADCLRC ADCLRC~combout ADCLRC~clk_delay_ctrl ADCLRC~clkctrl SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2~portb_address_reg0 } { 0.000ns 0.000ns 0.164ns 0.000ns 0.930ns } { 0.000ns 0.863ns 0.169ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_c3p1.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/altsyncram_c3p1.tdf" 115 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.054 ns + " "Info: + Micro setup delay of destination is 0.054 ns" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_c3p1.tdf" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/db/altsyncram_c3p1.tdf" 115 2 0 } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.828 ns" { SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2~portb_address_reg0 SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2 SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|mux_hib:mux3|result_node[2]~165 accumulator:inst1|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|cs2a[1]~1 accumulator:inst1|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|cs4a[2]~0 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|le3a[1] accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|le5a[1] accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[5]~37 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[6]~38 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[8]~49 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[9]~51 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[10]~53 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[11]~54 accumulator:inst3|REG2[11]~286 accumulator:inst3|REG2[12]~287 accumulator:inst3|REG2[13]~288 accumulator:inst3|REG2[14]~289 accumulator:inst3|REG2[15]~290 accumulator:inst3|REG2[16]~291 accumulator:inst3|REG2[17]~292 accumulator:inst3|REG2[18]~293 accumulator:inst3|REG2[19]~294 accumulator:inst3|REG2[20]~295 accumulator:inst3|REG2[21]~296 accumulator:inst3|REG2[22]~297 accumulator:inst3|REG2[23]~298 accumulator:inst3|REG2[24]~299 accumulator:inst3|REG2[25]~300 accumulator:inst3|REG2[26]~301 accumulator:inst3|REG2[27]~302 accumulator:inst3|REG2[28]~119 accumulator:inst3|REG2[28] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "19.828 ns" { SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2~portb_address_reg0 SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2 SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|mux_hib:mux3|result_node[2]~165 accumulator:inst1|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|cs2a[1]~1 accumulator:inst1|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|cs4a[2]~0 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|le3a[1] accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|le5a[1] accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[5]~37 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add13_result[6]~38 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[8]~49 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[9]~51 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[10]~53 accumulator:inst3|lpm_mult:Mult3|mult_9l01:auto_generated|alt_mac_mult:mac_mult1|mac_mult_72h1:auto_generated|mult_19o:mult1|add9_result[11]~54 accumulator:inst3|REG2[11]~286 accumulator:inst3|REG2[12]~287 accumulator:inst3|REG2[13]~288 accumulator:inst3|REG2[14]~289 accumulator:inst3|REG2[15]~290 accumulator:inst3|REG2[16]~291 accumulator:inst3|REG2[17]~292 accumulator:inst3|REG2[18]~293 accumulator:inst3|REG2[19]~294 accumulator:inst3|REG2[20]~295 accumulator:inst3|REG2[21]~296 accumulator:inst3|REG2[22]~297 accumulator:inst3|REG2[23]~298 accumulator:inst3|REG2[24]~299 accumulator:inst3|REG2[25]~300 accumulator:inst3|REG2[26]~301 accumulator:inst3|REG2[27]~302 accumulator:inst3|REG2[28]~119 accumulator:inst3|REG2[28] } { 0.000ns 0.000ns 2.043ns 0.327ns 0.321ns 2.038ns 0.293ns 0.539ns 0.000ns 0.894ns 0.000ns 0.000ns 0.000ns 2.144ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.515ns } { 0.000ns 3.374ns 0.319ns 0.521ns 0.319ns 0.178ns 0.278ns 0.517ns 0.458ns 0.517ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 1.185ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { ADCLRC ADCLRC~clk_delay_ctrl ADCLRC~clkctrl accumulator:inst3|REG2[28] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.989 ns" { ADCLRC ADCLRC~combout ADCLRC~clk_delay_ctrl ADCLRC~clkctrl accumulator:inst3|REG2[28] } { 0.000ns 0.000ns 0.164ns 0.000ns 0.921ns } { 0.000ns 0.863ns 0.169ns 0.000ns 0.872ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { ADCLRC ADCLRC~clk_delay_ctrl ADCLRC~clkctrl SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2~portb_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { ADCLRC ADCLRC~combout ADCLRC~clk_delay_ctrl ADCLRC~clkctrl SIGNAL_DELAY:inst8|queue:u0|altsyncram:altsyncram_component|altsyncram_c3p1:auto_generated|ram_block1a2~portb_address_reg0 } { 0.000ns 0.000ns 0.164ns 0.000ns 0.930ns } { 0.000ns 0.863ns 0.169ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "BCLK register wm8731:inst\|i\[2\] register wm8731:inst\|DATAOUT\[8\] 296.3 MHz 3.375 ns Internal " "Info: Clock \"BCLK\" has Internal fmax of 296.3 MHz between source register \"wm8731:inst\|i\[2\]\" and destination register \"wm8731:inst\|DATAOUT\[8\]\" (period= 3.375 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.169 ns + Longest register register " "Info: + Longest register to register delay is 3.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wm8731:inst\|i\[2\] 1 REG LCFF_X9_Y25_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y25_N1; Fanout = 6; REG Node = 'wm8731:inst\|i\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wm8731:inst|i[2] } "NODE_NAME" } } { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.542 ns) 1.897 ns wm8731:inst\|Decoder0~410 2 COMB LCCOMB_X9_Y25_N16 3 " "Info: 2: + IC(1.355 ns) + CELL(0.542 ns) = 1.897 ns; Loc. = LCCOMB_X9_Y25_N16; Fanout = 3; COMB Node = 'wm8731:inst\|Decoder0~410'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { wm8731:inst|i[2] wm8731:inst|Decoder0~410 } "NODE_NAME" } } { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.178 ns) 2.596 ns wm8731:inst\|Decoder0~413 3 COMB LCCOMB_X10_Y25_N26 2 " "Info: 3: + IC(0.521 ns) + CELL(0.178 ns) = 2.596 ns; Loc. = LCCOMB_X10_Y25_N26; Fanout = 2; COMB Node = 'wm8731:inst\|Decoder0~413'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { wm8731:inst|Decoder0~410 wm8731:inst|Decoder0~413 } "NODE_NAME" } } { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 3.073 ns wm8731:inst\|DATAOUT\[8\]~1530 4 COMB LCCOMB_X10_Y25_N2 1 " "Info: 4: + IC(0.299 ns) + CELL(0.178 ns) = 3.073 ns; Loc. = LCCOMB_X10_Y25_N2; Fanout = 1; COMB Node = 'wm8731:inst\|DATAOUT\[8\]~1530'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { wm8731:inst|Decoder0~413 wm8731:inst|DATAOUT[8]~1530 } "NODE_NAME" } } { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.169 ns wm8731:inst\|DATAOUT\[8\] 5 REG LCFF_X10_Y25_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 3.169 ns; Loc. = LCFF_X10_Y25_N3; Fanout = 2; REG Node = 'wm8731:inst\|DATAOUT\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { wm8731:inst|DATAOUT[8]~1530 wm8731:inst|DATAOUT[8] } "NODE_NAME" } } { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.994 ns ( 31.37 % ) " "Info: Total cell delay = 0.994 ns ( 31.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.175 ns ( 68.63 % ) " "Info: Total interconnect delay = 2.175 ns ( 68.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { wm8731:inst|i[2] wm8731:inst|Decoder0~410 wm8731:inst|Decoder0~413 wm8731:inst|DATAOUT[8]~1530 wm8731:inst|DATAOUT[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { wm8731:inst|i[2] wm8731:inst|Decoder0~410 wm8731:inst|Decoder0~413 wm8731:inst|DATAOUT[8]~1530 wm8731:inst|DATAOUT[8] } { 0.000ns 1.355ns 0.521ns 0.299ns 0.000ns } { 0.000ns 0.542ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.033 ns - Smallest " "Info: - Smallest clock skew is 0.033 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 3.204 ns + Shortest register " "Info: + Shortest clock path from clock \"BCLK\" to destination register is 3.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns BCLK 1 CLK PIN_A4 18 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A4; Fanout = 18; CLK Node = 'BCLK'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 920 -160 8 936 "BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.602 ns) 3.204 ns wm8731:inst\|DATAOUT\[8\] 2 REG LCFF_X10_Y25_N3 2 " "Info: 2: + IC(1.729 ns) + CELL(0.602 ns) = 3.204 ns; Loc. = LCFF_X10_Y25_N3; Fanout = 2; REG Node = 'wm8731:inst\|DATAOUT\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { BCLK wm8731:inst|DATAOUT[8] } "NODE_NAME" } } { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 46.04 % ) " "Info: Total cell delay = 1.475 ns ( 46.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.729 ns ( 53.96 % ) " "Info: Total interconnect delay = 1.729 ns ( 53.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { BCLK wm8731:inst|DATAOUT[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.204 ns" { BCLK BCLK~combout wm8731:inst|DATAOUT[8] } { 0.000ns 0.000ns 1.729ns } { 0.000ns 0.873ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 3.171 ns - Longest register " "Info: - Longest clock path from clock \"BCLK\" to source register is 3.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns BCLK 1 CLK PIN_A4 18 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A4; Fanout = 18; CLK Node = 'BCLK'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 920 -160 8 936 "BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.602 ns) 3.171 ns wm8731:inst\|i\[2\] 2 REG LCFF_X9_Y25_N1 6 " "Info: 2: + IC(1.696 ns) + CELL(0.602 ns) = 3.171 ns; Loc. = LCFF_X9_Y25_N1; Fanout = 6; REG Node = 'wm8731:inst\|i\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.298 ns" { BCLK wm8731:inst|i[2] } "NODE_NAME" } } { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 46.52 % ) " "Info: Total cell delay = 1.475 ns ( 46.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.696 ns ( 53.48 % ) " "Info: Total interconnect delay = 1.696 ns ( 53.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.171 ns" { BCLK wm8731:inst|i[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.171 ns" { BCLK BCLK~combout wm8731:inst|i[2] } { 0.000ns 0.000ns 1.696ns } { 0.000ns 0.873ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { BCLK wm8731:inst|DATAOUT[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.204 ns" { BCLK BCLK~combout wm8731:inst|DATAOUT[8] } { 0.000ns 0.000ns 1.729ns } { 0.000ns 0.873ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.171 ns" { BCLK wm8731:inst|i[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.171 ns" { BCLK BCLK~combout wm8731:inst|i[2] } { 0.000ns 0.000ns 1.696ns } { 0.000ns 0.873ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { wm8731:inst|i[2] wm8731:inst|Decoder0~410 wm8731:inst|Decoder0~413 wm8731:inst|DATAOUT[8]~1530 wm8731:inst|DATAOUT[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.169 ns" { wm8731:inst|i[2] wm8731:inst|Decoder0~410 wm8731:inst|Decoder0~413 wm8731:inst|DATAOUT[8]~1530 wm8731:inst|DATAOUT[8] } { 0.000ns 1.355ns 0.521ns 0.299ns 0.000ns } { 0.000ns 0.542ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { BCLK wm8731:inst|DATAOUT[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.204 ns" { BCLK BCLK~combout wm8731:inst|DATAOUT[8] } { 0.000ns 0.000ns 1.729ns } { 0.000ns 0.873ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.171 ns" { BCLK wm8731:inst|i[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.171 ns" { BCLK BCLK~combout wm8731:inst|i[2] } { 0.000ns 0.000ns 1.696ns } { 0.000ns 0.873ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk24 register wm8731:inst\|data\[1\] register wm8731:inst\|writer:u1\|SDIN 163.19 MHz 6.128 ns Internal " "Info: Clock \"clk24\" has Internal fmax of 163.19 MHz between source register \"wm8731:inst\|data\[1\]\" and destination register \"wm8731:inst\|writer:u1\|SDIN\" (period= 6.128 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.825 ns + Longest register register " "Info: + Longest register to register delay is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wm8731:inst\|data\[1\] 1 REG LCFF_X2_Y24_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y24_N15; Fanout = 2; REG Node = 'wm8731:inst\|data\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wm8731:inst|data[1] } "NODE_NAME" } } { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.322 ns) 0.688 ns wm8731:inst\|writer:u1\|Selector0~807 2 COMB LCCOMB_X2_Y24_N16 1 " "Info: 2: + IC(0.366 ns) + CELL(0.322 ns) = 0.688 ns; Loc. = LCCOMB_X2_Y24_N16; Fanout = 1; COMB Node = 'wm8731:inst\|writer:u1\|Selector0~807'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { wm8731:inst|data[1] wm8731:inst|writer:u1|Selector0~807 } "NODE_NAME" } } { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 1.315 ns wm8731:inst\|writer:u1\|Selector0~808 3 COMB LCCOMB_X2_Y24_N0 1 " "Info: 3: + IC(0.305 ns) + CELL(0.322 ns) = 1.315 ns; Loc. = LCCOMB_X2_Y24_N0; Fanout = 1; COMB Node = 'wm8731:inst\|writer:u1\|Selector0~808'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { wm8731:inst|writer:u1|Selector0~807 wm8731:inst|writer:u1|Selector0~808 } "NODE_NAME" } } { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 1.785 ns wm8731:inst\|writer:u1\|Selector0~810 4 COMB LCCOMB_X2_Y24_N26 1 " "Info: 4: + IC(0.292 ns) + CELL(0.178 ns) = 1.785 ns; Loc. = LCCOMB_X2_Y24_N26; Fanout = 1; COMB Node = 'wm8731:inst\|writer:u1\|Selector0~810'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { wm8731:inst|writer:u1|Selector0~808 wm8731:inst|writer:u1|Selector0~810 } "NODE_NAME" } } { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 2.257 ns wm8731:inst\|writer:u1\|Selector0~813 5 COMB LCCOMB_X2_Y24_N30 1 " "Info: 5: + IC(0.294 ns) + CELL(0.178 ns) = 2.257 ns; Loc. = LCCOMB_X2_Y24_N30; Fanout = 1; COMB Node = 'wm8731:inst\|writer:u1\|Selector0~813'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { wm8731:inst|writer:u1|Selector0~810 wm8731:inst|writer:u1|Selector0~813 } "NODE_NAME" } } { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 2.729 ns wm8731:inst\|writer:u1\|Selector0~814 6 COMB LCCOMB_X2_Y24_N6 1 " "Info: 6: + IC(0.294 ns) + CELL(0.178 ns) = 2.729 ns; Loc. = LCCOMB_X2_Y24_N6; Fanout = 1; COMB Node = 'wm8731:inst\|writer:u1\|Selector0~814'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { wm8731:inst|writer:u1|Selector0~813 wm8731:inst|writer:u1|Selector0~814 } "NODE_NAME" } } { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.825 ns wm8731:inst\|writer:u1\|SDIN 7 REG LCFF_X2_Y24_N7 5 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 2.825 ns; Loc. = LCFF_X2_Y24_N7; Fanout = 5; REG Node = 'wm8731:inst\|writer:u1\|SDIN'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { wm8731:inst|writer:u1|Selector0~814 wm8731:inst|writer:u1|SDIN } "NODE_NAME" } } { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 45.10 % ) " "Info: Total cell delay = 1.274 ns ( 45.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.551 ns ( 54.90 % ) " "Info: Total interconnect delay = 1.551 ns ( 54.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { wm8731:inst|data[1] wm8731:inst|writer:u1|Selector0~807 wm8731:inst|writer:u1|Selector0~808 wm8731:inst|writer:u1|Selector0~810 wm8731:inst|writer:u1|Selector0~813 wm8731:inst|writer:u1|Selector0~814 wm8731:inst|writer:u1|SDIN } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { wm8731:inst|data[1] wm8731:inst|writer:u1|Selector0~807 wm8731:inst|writer:u1|Selector0~808 wm8731:inst|writer:u1|Selector0~810 wm8731:inst|writer:u1|Selector0~813 wm8731:inst|writer:u1|Selector0~814 wm8731:inst|writer:u1|SDIN } { 0.000ns 0.366ns 0.305ns 0.292ns 0.294ns 0.294ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk24 destination 5.083 ns + Shortest register " "Info: + Shortest clock path from clock \"clk24\" to destination register is 5.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk24 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clk24'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk24 } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 832 -160 8 848 "clk24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.879 ns) 2.641 ns wm8731:inst\|clk12 2 REG LCFF_X24_Y26_N1 3 " "Info: 2: + IC(0.736 ns) + CELL(0.879 ns) = 2.641 ns; Loc. = LCFF_X24_Y26_N1; Fanout = 3; REG Node = 'wm8731:inst\|clk12'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk24 wm8731:inst|clk12 } "NODE_NAME" } } { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.000 ns) 3.495 ns wm8731:inst\|clk12~clkctrl 3 COMB CLKCTRL_G8 49 " "Info: 3: + IC(0.854 ns) + CELL(0.000 ns) = 3.495 ns; Loc. = CLKCTRL_G8; Fanout = 49; COMB Node = 'wm8731:inst\|clk12~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { wm8731:inst|clk12 wm8731:inst|clk12~clkctrl } "NODE_NAME" } } { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 5.083 ns wm8731:inst\|writer:u1\|SDIN 4 REG LCFF_X2_Y24_N7 5 " "Info: 4: + IC(0.986 ns) + CELL(0.602 ns) = 5.083 ns; Loc. = LCFF_X2_Y24_N7; Fanout = 5; REG Node = 'wm8731:inst\|writer:u1\|SDIN'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { wm8731:inst|clk12~clkctrl wm8731:inst|writer:u1|SDIN } "NODE_NAME" } } { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.32 % ) " "Info: Total cell delay = 2.507 ns ( 49.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.576 ns ( 50.68 % ) " "Info: Total interconnect delay = 2.576 ns ( 50.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { clk24 wm8731:inst|clk12 wm8731:inst|clk12~clkctrl wm8731:inst|writer:u1|SDIN } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { clk24 clk24~combout wm8731:inst|clk12 wm8731:inst|clk12~clkctrl wm8731:inst|writer:u1|SDIN } { 0.000ns 0.000ns 0.736ns 0.854ns 0.986ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk24 source 5.083 ns - Longest register " "Info: - Longest clock path from clock \"clk24\" to source register is 5.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk24 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clk24'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk24 } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 832 -160 8 848 "clk24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.879 ns) 2.641 ns wm8731:inst\|clk12 2 REG LCFF_X24_Y26_N1 3 " "Info: 2: + IC(0.736 ns) + CELL(0.879 ns) = 2.641 ns; Loc. = LCFF_X24_Y26_N1; Fanout = 3; REG Node = 'wm8731:inst\|clk12'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk24 wm8731:inst|clk12 } "NODE_NAME" } } { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.000 ns) 3.495 ns wm8731:inst\|clk12~clkctrl 3 COMB CLKCTRL_G8 49 " "Info: 3: + IC(0.854 ns) + CELL(0.000 ns) = 3.495 ns; Loc. = CLKCTRL_G8; Fanout = 49; COMB Node = 'wm8731:inst\|clk12~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { wm8731:inst|clk12 wm8731:inst|clk12~clkctrl } "NODE_NAME" } } { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 5.083 ns wm8731:inst\|data\[1\] 4 REG LCFF_X2_Y24_N15 2 " "Info: 4: + IC(0.986 ns) + CELL(0.602 ns) = 5.083 ns; Loc. = LCFF_X2_Y24_N15; Fanout = 2; REG Node = 'wm8731:inst\|data\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { wm8731:inst|clk12~clkctrl wm8731:inst|data[1] } "NODE_NAME" } } { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.32 % ) " "Info: Total cell delay = 2.507 ns ( 49.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.576 ns ( 50.68 % ) " "Info: Total interconnect delay = 2.576 ns ( 50.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { clk24 wm8731:inst|clk12 wm8731:inst|clk12~clkctrl wm8731:inst|data[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { clk24 clk24~combout wm8731:inst|clk12 wm8731:inst|clk12~clkctrl wm8731:inst|data[1] } { 0.000ns 0.000ns 0.736ns 0.854ns 0.986ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { clk24 wm8731:inst|clk12 wm8731:inst|clk12~clkctrl wm8731:inst|writer:u1|SDIN } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { clk24 clk24~combout wm8731:inst|clk12 wm8731:inst|clk12~clkctrl wm8731:inst|writer:u1|SDIN } { 0.000ns 0.000ns 0.736ns 0.854ns 0.986ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { clk24 wm8731:inst|clk12 wm8731:inst|clk12~clkctrl wm8731:inst|data[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { clk24 clk24~combout wm8731:inst|clk12 wm8731:inst|clk12~clkctrl wm8731:inst|data[1] } { 0.000ns 0.000ns 0.736ns 0.854ns 0.986ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "wm8731.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/wm8731.vhd" 63 -1 0 } } { "writer.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/writer.vhd" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { wm8731:inst|data[1] wm8731:inst|writer:u1|Selector0~807 wm8731:inst|writer:u1|Selector0~808 wm8731:inst|writer:u1|Selector0~810 wm8731:inst|writer:u1|Selector0~813 wm8731:inst|writer:u1|Selector0~814 wm8731:inst|writer:u1|SDIN } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { wm8731:inst|data[1] wm8731:inst|writer:u1|Selector0~807 wm8731:inst|writer:u1|Selector0~808 wm8731:inst|writer:u1|Selector0~810 wm8731:inst|writer:u1|Selector0~813 wm8731:inst|writer:u1|Selector0~814 wm8731:inst|writer:u1|SDIN } { 0.000ns 0.366ns 0.305ns 0.292ns 0.294ns 0.294ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { clk24 wm8731:inst|clk12 wm8731:inst|clk12~clkctrl wm8731:inst|writer:u1|SDIN } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { clk24 clk24~combout wm8731:inst|clk12 wm8731:inst|clk12~clkctrl wm8731:inst|writer:u1|SDIN } { 0.000ns 0.000ns 0.736ns 0.854ns 0.986ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { clk24 wm8731:inst|clk12 wm8731:inst|clk12~clkctrl wm8731:inst|data[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { clk24 clk24~combout wm8731:inst|clk12 wm8731:inst|clk12~clkctrl wm8731:inst|data[1] } { 0.000ns 0.000ns 0.736ns 0.854ns 0.986ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "SIGNAL_DELAY:inst8\|SIGNAL_OUT\[1\] reset ADCLRC 7.016 ns register " "Info: tsu for register \"SIGNAL_DELAY:inst8\|SIGNAL_OUT\[1\]\" (data pin = \"reset\", clock pin = \"ADCLRC\") is 7.016 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.843 ns + Longest pin register " "Info: + Longest pin to register delay is 9.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_L22 98 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 98; PIN Node = 'reset'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 776 40 208 792 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.403 ns) + CELL(0.322 ns) 4.751 ns SIGNAL_DELAY:inst8\|SIG\[1\]~1071 2 COMB LCCOMB_X8_Y25_N28 3 " "Info: 2: + IC(3.403 ns) + CELL(0.322 ns) = 4.751 ns; Loc. = LCCOMB_X8_Y25_N28; Fanout = 3; COMB Node = 'SIGNAL_DELAY:inst8\|SIG\[1\]~1071'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.725 ns" { reset SIGNAL_DELAY:inst8|SIG[1]~1071 } "NODE_NAME" } } { "SIGNAL_DELAY.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/SIGNAL_DELAY.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.679 ns) + CELL(0.413 ns) 9.843 ns SIGNAL_DELAY:inst8\|SIGNAL_OUT\[1\] 3 REG LCFF_X32_Y17_N13 186 " "Info: 3: + IC(4.679 ns) + CELL(0.413 ns) = 9.843 ns; Loc. = LCFF_X32_Y17_N13; Fanout = 186; REG Node = 'SIGNAL_DELAY:inst8\|SIGNAL_OUT\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.092 ns" { SIGNAL_DELAY:inst8|SIG[1]~1071 SIGNAL_DELAY:inst8|SIGNAL_OUT[1] } "NODE_NAME" } } { "SIGNAL_DELAY.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/SIGNAL_DELAY.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 17.89 % ) " "Info: Total cell delay = 1.761 ns ( 17.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.082 ns ( 82.11 % ) " "Info: Total interconnect delay = 8.082 ns ( 82.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { reset SIGNAL_DELAY:inst8|SIG[1]~1071 SIGNAL_DELAY:inst8|SIGNAL_OUT[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { reset reset~combout SIGNAL_DELAY:inst8|SIG[1]~1071 SIGNAL_DELAY:inst8|SIGNAL_OUT[1] } { 0.000ns 0.000ns 3.403ns 4.679ns } { 0.000ns 1.026ns 0.322ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "SIGNAL_DELAY.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/SIGNAL_DELAY.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ADCLRC destination 2.789 ns - Shortest register " "Info: - Shortest clock path from clock \"ADCLRC\" to destination register is 2.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns ADCLRC 1 CLK PIN_A6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A6; Fanout = 1; CLK Node = 'ADCLRC'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADCLRC } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.164 ns) + CELL(0.169 ns) 1.196 ns ADCLRC~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G2 1 " "Info: 2: + IC(0.164 ns) + CELL(0.169 ns) = 1.196 ns; Loc. = CLKDELAYCTRL_G2; Fanout = 1; COMB Node = 'ADCLRC~clk_delay_ctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { ADCLRC ADCLRC~clk_delay_ctrl } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.196 ns ADCLRC~clkctrl 3 COMB CLKCTRL_G2 2100 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.196 ns; Loc. = CLKCTRL_G2; Fanout = 2100; COMB Node = 'ADCLRC~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { ADCLRC~clk_delay_ctrl ADCLRC~clkctrl } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.789 ns SIGNAL_DELAY:inst8\|SIGNAL_OUT\[1\] 4 REG LCFF_X32_Y17_N13 186 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 2.789 ns; Loc. = LCFF_X32_Y17_N13; Fanout = 186; REG Node = 'SIGNAL_DELAY:inst8\|SIGNAL_OUT\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { ADCLRC~clkctrl SIGNAL_DELAY:inst8|SIGNAL_OUT[1] } "NODE_NAME" } } { "SIGNAL_DELAY.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/SIGNAL_DELAY.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 58.59 % ) " "Info: Total cell delay = 1.634 ns ( 58.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 41.41 % ) " "Info: Total interconnect delay = 1.155 ns ( 41.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { ADCLRC ADCLRC~clk_delay_ctrl ADCLRC~clkctrl SIGNAL_DELAY:inst8|SIGNAL_OUT[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.789 ns" { ADCLRC ADCLRC~combout ADCLRC~clk_delay_ctrl ADCLRC~clkctrl SIGNAL_DELAY:inst8|SIGNAL_OUT[1] } { 0.000ns 0.000ns 0.164ns 0.000ns 0.991ns } { 0.000ns 0.863ns 0.169ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { reset SIGNAL_DELAY:inst8|SIG[1]~1071 SIGNAL_DELAY:inst8|SIGNAL_OUT[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { reset reset~combout SIGNAL_DELAY:inst8|SIG[1]~1071 SIGNAL_DELAY:inst8|SIGNAL_OUT[1] } { 0.000ns 0.000ns 3.403ns 4.679ns } { 0.000ns 1.026ns 0.322ns 0.413ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { ADCLRC ADCLRC~clk_delay_ctrl ADCLRC~clkctrl SIGNAL_DELAY:inst8|SIGNAL_OUT[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.789 ns" { ADCLRC ADCLRC~combout ADCLRC~clk_delay_ctrl ADCLRC~clkctrl SIGNAL_DELAY:inst8|SIGNAL_OUT[1] } { 0.000ns 0.000ns 0.164ns 0.000ns 0.991ns } { 0.000ns 0.863ns 0.169ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ADCLRC out7 accumulator:inst7\|SIGNAL_DETECTED 9.934 ns register " "Info: tco from clock \"ADCLRC\" to destination pin \"out7\" through register \"accumulator:inst7\|SIGNAL_DETECTED\" is 9.934 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ADCLRC source 2.792 ns + Longest register " "Info: + Longest clock path from clock \"ADCLRC\" to source register is 2.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns ADCLRC 1 CLK PIN_A6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A6; Fanout = 1; CLK Node = 'ADCLRC'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADCLRC } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.164 ns) + CELL(0.169 ns) 1.196 ns ADCLRC~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G2 1 " "Info: 2: + IC(0.164 ns) + CELL(0.169 ns) = 1.196 ns; Loc. = CLKDELAYCTRL_G2; Fanout = 1; COMB Node = 'ADCLRC~clk_delay_ctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { ADCLRC ADCLRC~clk_delay_ctrl } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.196 ns ADCLRC~clkctrl 3 COMB CLKCTRL_G2 2100 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.196 ns; Loc. = CLKCTRL_G2; Fanout = 2100; COMB Node = 'ADCLRC~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { ADCLRC~clk_delay_ctrl ADCLRC~clkctrl } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.792 ns accumulator:inst7\|SIGNAL_DETECTED 4 REG LCFF_X20_Y12_N17 5 " "Info: 4: + IC(0.994 ns) + CELL(0.602 ns) = 2.792 ns; Loc. = LCFF_X20_Y12_N17; Fanout = 5; REG Node = 'accumulator:inst7\|SIGNAL_DETECTED'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { ADCLRC~clkctrl accumulator:inst7|SIGNAL_DETECTED } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 58.52 % ) " "Info: Total cell delay = 1.634 ns ( 58.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 41.48 % ) " "Info: Total interconnect delay = 1.158 ns ( 41.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.792 ns" { ADCLRC ADCLRC~clk_delay_ctrl ADCLRC~clkctrl accumulator:inst7|SIGNAL_DETECTED } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.792 ns" { ADCLRC ADCLRC~combout ADCLRC~clk_delay_ctrl ADCLRC~clkctrl accumulator:inst7|SIGNAL_DETECTED } { 0.000ns 0.000ns 0.164ns 0.000ns 0.994ns } { 0.000ns 0.863ns 0.169ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.865 ns + Longest register pin " "Info: + Longest register to pin delay is 6.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns accumulator:inst7\|SIGNAL_DETECTED 1 REG LCFF_X20_Y12_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y12_N17; Fanout = 5; REG Node = 'accumulator:inst7\|SIGNAL_DETECTED'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:inst7|SIGNAL_DETECTED } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.025 ns) + CELL(2.840 ns) 6.865 ns out7 2 PIN PIN_Y18 0 " "Info: 2: + IC(4.025 ns) + CELL(2.840 ns) = 6.865 ns; Loc. = PIN_Y18; Fanout = 0; PIN Node = 'out7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.865 ns" { accumulator:inst7|SIGNAL_DETECTED out7 } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 816 752 928 832 "out7" "" } { 808 1016 1056 824 "out7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 41.37 % ) " "Info: Total cell delay = 2.840 ns ( 41.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.025 ns ( 58.63 % ) " "Info: Total interconnect delay = 4.025 ns ( 58.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.865 ns" { accumulator:inst7|SIGNAL_DETECTED out7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.865 ns" { accumulator:inst7|SIGNAL_DETECTED out7 } { 0.000ns 4.025ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.792 ns" { ADCLRC ADCLRC~clk_delay_ctrl ADCLRC~clkctrl accumulator:inst7|SIGNAL_DETECTED } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.792 ns" { ADCLRC ADCLRC~combout ADCLRC~clk_delay_ctrl ADCLRC~clkctrl accumulator:inst7|SIGNAL_DETECTED } { 0.000ns 0.000ns 0.164ns 0.000ns 0.994ns } { 0.000ns 0.863ns 0.169ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.865 ns" { accumulator:inst7|SIGNAL_DETECTED out7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.865 ns" { accumulator:inst7|SIGNAL_DETECTED out7 } { 0.000ns 4.025ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "accumulator:inst7\|PHASE1\[0\] reset ADCLRC -0.040 ns register " "Info: th for register \"accumulator:inst7\|PHASE1\[0\]\" (data pin = \"reset\", clock pin = \"ADCLRC\") is -0.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ADCLRC destination 2.781 ns + Longest register " "Info: + Longest clock path from clock \"ADCLRC\" to destination register is 2.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns ADCLRC 1 CLK PIN_A6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A6; Fanout = 1; CLK Node = 'ADCLRC'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADCLRC } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.164 ns) + CELL(0.169 ns) 1.196 ns ADCLRC~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G2 1 " "Info: 2: + IC(0.164 ns) + CELL(0.169 ns) = 1.196 ns; Loc. = CLKDELAYCTRL_G2; Fanout = 1; COMB Node = 'ADCLRC~clk_delay_ctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { ADCLRC ADCLRC~clk_delay_ctrl } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.196 ns ADCLRC~clkctrl 3 COMB CLKCTRL_G2 2100 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.196 ns; Loc. = CLKCTRL_G2; Fanout = 2100; COMB Node = 'ADCLRC~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { ADCLRC~clk_delay_ctrl ADCLRC~clkctrl } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 936 -160 8 952 "ADCLRC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.781 ns accumulator:inst7\|PHASE1\[0\] 4 REG LCFF_X40_Y9_N5 9 " "Info: 4: + IC(0.983 ns) + CELL(0.602 ns) = 2.781 ns; Loc. = LCFF_X40_Y9_N5; Fanout = 9; REG Node = 'accumulator:inst7\|PHASE1\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { ADCLRC~clkctrl accumulator:inst7|PHASE1[0] } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 58.76 % ) " "Info: Total cell delay = 1.634 ns ( 58.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 41.24 % ) " "Info: Total interconnect delay = 1.147 ns ( 41.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { ADCLRC ADCLRC~clk_delay_ctrl ADCLRC~clkctrl accumulator:inst7|PHASE1[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { ADCLRC ADCLRC~combout ADCLRC~clk_delay_ctrl ADCLRC~clkctrl accumulator:inst7|PHASE1[0] } { 0.000ns 0.000ns 0.164ns 0.000ns 0.983ns } { 0.000ns 0.863ns 0.169ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.107 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_L22 98 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 98; PIN Node = 'reset'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DTMF.bdf" "" { Schematic "D:/Learning/信号处理原理/DTMF/硬件工程/DTMF.bdf" { { 776 40 208 792 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(0.178 ns) 3.011 ns accumulator:inst7\|PHASE1\[0\]~124 2 COMB LCCOMB_X40_Y9_N4 1 " "Info: 2: + IC(1.807 ns) + CELL(0.178 ns) = 3.011 ns; Loc. = LCCOMB_X40_Y9_N4; Fanout = 1; COMB Node = 'accumulator:inst7\|PHASE1\[0\]~124'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { reset accumulator:inst7|PHASE1[0]~124 } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.107 ns accumulator:inst7\|PHASE1\[0\] 3 REG LCFF_X40_Y9_N5 9 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.107 ns; Loc. = LCFF_X40_Y9_N5; Fanout = 9; REG Node = 'accumulator:inst7\|PHASE1\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { accumulator:inst7|PHASE1[0]~124 accumulator:inst7|PHASE1[0] } "NODE_NAME" } } { "ACCUMULATOR.vhd" "" { Text "D:/Learning/信号处理原理/DTMF/硬件工程/ACCUMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 41.84 % ) " "Info: Total cell delay = 1.300 ns ( 41.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.807 ns ( 58.16 % ) " "Info: Total interconnect delay = 1.807 ns ( 58.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.107 ns" { reset accumulator:inst7|PHASE1[0]~124 accumulator:inst7|PHASE1[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.107 ns" { reset reset~combout accumulator:inst7|PHASE1[0]~124 accumulator:inst7|PHASE1[0] } { 0.000ns 0.000ns 1.807ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { ADCLRC ADCLRC~clk_delay_ctrl ADCLRC~clkctrl accumulator:inst7|PHASE1[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { ADCLRC ADCLRC~combout ADCLRC~clk_delay_ctrl ADCLRC~clkctrl accumulator:inst7|PHASE1[0] } { 0.000ns 0.000ns 0.164ns 0.000ns 0.983ns } { 0.000ns 0.863ns 0.169ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.107 ns" { reset accumulator:inst7|PHASE1[0]~124 accumulator:inst7|PHASE1[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.107 ns" { reset reset~combout accumulator:inst7|PHASE1[0]~124 accumulator:inst7|PHASE1[0] } { 0.000ns 0.000ns 1.807ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Allocated 202 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 01 20:47:57 2008 " "Info: Processing ended: Tue Jan 01 20:47:57 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info: Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
