#include <iostream>
#include <string.h>
#include <string>
#include <exception>
#include "TFifoTest.h"
#include "AlpideConfig.h"

TFifoTest::TFifoTest (TScanConfig                   *config, 
                      std::vector <TAlpide *>        chips, 
                      std::vector <THic*>            hics, 
                      std::vector <TReadoutBoard *>  boards, 
                      std::deque<TScanHisto>        *histoQue, 
                      std::mutex                    *aMutex) 
  : TScan (config, chips, hics, boards, histoQue, aMutex) 
{
  m_voltageScale  = config->GetVoltageScale  ();
  m_mlvdsStrength = config->GetMlvdsStrength ();
  if (m_voltageScale > 0.9 && m_voltageScale < 1.1) {
    if (m_mlvdsStrength == ChipConfig::DCTRL_DRIVER) {
      strcpy(m_name, "Fifo Scan");
    }
    else {
      sprintf (m_name, "FIFO Scan, Driver %d", m_mlvdsStrength);
    }
  }
  else if (m_voltageScale > 1.0 && m_voltageScale < 1.2) {
      strcpy(m_name, "Fifo Scan, V +10%");
  }
  else if (m_voltageScale > 0.8 && m_voltageScale < 1.0) {
      strcpy(m_name, "Fifo Scan, V -10%");
  }
  else {
    std::cout << "Warning: unforeseen voltage scale, using 1" << std::endl;
    m_voltageScale = 1.0;
    strcpy(m_name, "Fifo Scan");    
  }


  m_start[2] = 0;
  m_step [2] = 1;
  m_stop [2] = m_chips.size();

  m_start[1] = 0; 
  m_step [1] = 1;
  m_stop [1] = 32;

  m_start[0] = 0; 
  m_step [0] = 1;
  m_stop [0] = 128;

  CreateScanHisto ();
}


THisto TFifoTest::CreateHisto () 
{
  // count errors in bins corresponding to pattern, 
  // e.g. error in pattern 0xaaaa in region 16 -> Incr(16, 10)
  // exception counter: bin 32, 0
  THisto histo ("ErrorHisto", "ErrorHisto", 33, 0 , 32, 16, 0, 15);
  return histo;
}


void TFifoTest::Init() 
{
  TScan::Init();

  // scale voltage, send GRST, correct drop, configure chips, correct drop
  for (unsigned int ihic = 0; ihic < m_hics.size(); ihic++) {
    if (m_voltageScale != 1.) {
      m_hics.at(ihic)->ScaleVoltage(m_voltageScale);
    }      
  }
  for (unsigned int ichip = 0; ichip < m_chips.size(); ichip++) {
    if (m_mlvdsStrength != ChipConfig::DCTRL_DRIVER) {
      m_chips.at(ichip)->GetConfig()->SetParamValue("DCTRLDRIVER", m_mlvdsStrength);
      AlpideConfig::ConfigureBuffers (m_chips.at(ichip), m_chips.at(ichip)->GetConfig());
    }
  }
  for (unsigned int i = 0; i < m_boards.size(); i++) {
    m_boards.at(i)->SendOpCode(Alpide::OPCODE_GRST);
  }

  for (unsigned int ihic = 0; ihic < m_hics.size(); ihic++) {
    m_hics.at(ihic)->GetPowerBoard()->CorrectVoltageDrop(m_hics.at(ihic)->GetPbMod());
  }

  for (unsigned int i = 0; i < m_chips.size(); i++) {
    AlpideConfig::ConfigureCMU(m_chips.at(i));
  }

  for (unsigned int ihic = 0; ihic < m_hics.size(); ihic++) {
    m_hics.at(ihic)->GetPowerBoard()->CorrectVoltageDrop(m_hics.at(ihic)->GetPbMod());
  }
}


int TFifoTest::GetChipById (std::vector <TAlpide*> chips, int id) 
{
  for (unsigned int i = 0; i < chips.size(); i++) {
    if (chips.at(i)->GetConfig()->GetChipId() == id) return i;
  }

  return -1;
}


void TFifoTest::PrepareStep(int loopIndex) 
{

  switch (loopIndex) {
  case 0:    // innermost loop
    break;
  case 1:    // 2nd loop
    break;
  case 2:    // outermost loop: change chip
    m_testChip   = m_chips.at     (m_value[2]);
    m_boardIndex = FindBoardIndex (m_testChip);
    sprintf(m_state, "Running %d", m_value[2]);
    break;
  default: 
    break;
  }
}

void TFifoTest::WriteMem (TAlpide *chip, int ARegion, int AOffset, int AValue) {
  if ((ARegion > 31) || (AOffset > 127)) {
    std::cout << "WriteMem: invalid parameters" << std::endl;
    return;
  }
  uint16_t LowAdd  = Alpide::REG_RRU_MEB_LSB_BASE | (ARegion << 11) | AOffset;
  uint16_t HighAdd = Alpide::REG_RRU_MEB_MSB_BASE | (ARegion << 11) | AOffset;
  
  uint16_t LowVal  = AValue & 0xffff;
  uint16_t HighVal = (AValue >> 16) & 0xff;

  int err = chip->WriteRegister (LowAdd,  LowVal);
  if (err >= 0) err = chip->WriteRegister (HighAdd, HighVal);
 
  if (err < 0) {
    std::cout << "Cannot write chip register. Exiting ... " << std::endl;
    exit (1);
  }
 
}


void TFifoTest::ReadMem (TAlpide *chip, int ARegion, int AOffset, int &AValue, bool &exception) {
  if ((ARegion > 31) || (AOffset > 127)) {
    std::cout << "ReadMem: invalid parameters" << std::endl;
    return;
  }
  uint16_t LowAdd  = Alpide::REG_RRU_MEB_LSB_BASE | (ARegion << 11) | AOffset;
  uint16_t HighAdd = Alpide::REG_RRU_MEB_MSB_BASE | (ARegion << 11) | AOffset;
  
  uint16_t LowVal, HighVal;
  int      err;

  try {
    err = chip->ReadRegister (LowAdd, LowVal);
  }
  catch (std::exception &e) {
    exception = true;
    return;
  }
  exception = false;
  if (err >= 0) err = chip->ReadRegister (HighAdd, HighVal);

  if (err < 0) {
    std::cout << "Cannot read chip register. Exiting ... " << std::endl;
    exit (1);
  }

  // Note to self: if you want to shorten the following lines, 
  // remember that HighVal is 16 bit and (HighVal << 16) will yield 0 
  // :-)
  AValue = (HighVal & 0xff);
  AValue <<= 16;
  AValue |= LowVal;
}


bool TFifoTest::TestPattern (int pattern, bool &exception) {
  int readBack;
  WriteMem (m_testChip, m_value[1], m_value[0], pattern); 
  ReadMem  (m_testChip, m_value[1], m_value[0], readBack, exception);
  if (exception)           return false;
  if (readBack != pattern) return false;
  return true;

}


void TFifoTest::LoopEnd(int loopIndex) 
{
  if (loopIndex == 2) {
    while (!(m_mutex->try_lock()));
    m_histoQue->push_back(*m_histo);
    m_mutex   ->unlock();
    m_histo   ->Clear();
  }
}


void TFifoTest::Execute() 
{
  common::TChipIndex idx;
  bool               exception, result;
  idx.boardIndex   = m_boardIndex;
  idx.chipId       = m_testChip->GetConfig()->GetChipId    ();
  idx.dataReceiver = m_testChip->GetConfig()->GetParamValue("RECEIVER");

  // Test readback of four different patterns
  // if exception in readback increment bin (32, 0)
  // otherwise in case of false readback increment corresponding bin
  if (m_testChip->GetConfig()->IsEnabled()) {
    result = TestPattern(0xffff, exception);
    if      (exception) m_histo->Incr(idx, 32,         0); 
    else if (!result)   m_histo->Incr(idx, m_value[1], 0xf);
    result = TestPattern(0x0, exception);
    if      (exception) m_histo->Incr(idx, 32,         0);     
    else if (!result)   m_histo->Incr(idx, m_value[1], 0x0);
    result = TestPattern(0xaaaa, exception);
    if      (exception) m_histo->Incr(idx, 32,         0);     
    else if (!result)   m_histo->Incr(idx, m_value[1], 0xa);
    result = TestPattern(0x5555, exception);
    if      (exception) m_histo->Incr(idx, 32,         0);     
    else if (!result)   m_histo->Incr(idx, m_value[1], 0x5);
  }
}


void TFifoTest::Terminate() 
{
  TScan::Terminate();

  // restore old voltage
  for (unsigned int ihic = 0; ihic < m_hics.size(); ihic++) {
    if (m_voltageScale != 1.) {
      m_hics.at(ihic)->ScaleVoltage(1.);
    }      
  }
  // restore old driver setting
  for (unsigned int ichip = 0; ichip < m_chips.size(); ichip++) {
    if (m_mlvdsStrength != ChipConfig::DCTRL_DRIVER) {
      m_chips.at(ichip)->GetConfig()->SetParamValue("DCTRLDRIVER", ChipConfig::DCTRL_DRIVER);
      AlpideConfig::ConfigureBuffers (m_chips.at(ichip), m_chips.at(ichip)->GetConfig());
    }
  }
  m_running = false;
}
