CHIP_IS_E3,FUNC_0
DP,FUNC_1
EXT_PHY1,VAR_0
FLAGS_REARM_LATCH_SIGNAL,VAR_1
GRCBASE_MISC,VAR_2
GRCBASE_XMAC0,VAR_3
GRCBASE_XMAC1,VAR_4
INT_PHY,VAR_5
LED_MODE_OFF,VAR_6
MISC_REGISTERS_RESET_REG_2_CLEAR,VAR_7
MISC_REGISTERS_RESET_REG_2_RST_BMAC0,VAR_8
MISC_REGISTERS_RESET_REG_2_XMAC,VAR_9
MISC_REG_RESET_REG_2,VAR_10
NETIF_MSG_LINK,VAR_11
NIG_LATCH_BC_ENABLE_MI_INT,VAR_12
NIG_MASK_MI_INT,VAR_13
NIG_MASK_SERDES0_LINK_STATUS,VAR_14
NIG_MASK_XGXS0_LINK10G,VAR_15
NIG_MASK_XGXS0_LINK_STATUS,VAR_16
NIG_REG_BMAC0_IN_EN,VAR_17
NIG_REG_BMAC0_OUT_EN,VAR_18
NIG_REG_EGRESS_DRAIN0_MODE,VAR_19
NIG_REG_EGRESS_EMAC0_OUT_EN,VAR_20
NIG_REG_EMAC0_IN_EN,VAR_21
NIG_REG_LATCH_BC_0,VAR_22
NIG_REG_MASK_INTERRUPT_PORT0,VAR_23
NIG_REG_NIG_EMAC0_EN,VAR_24
REG_RD,FUNC_2
REG_WR,FUNC_3
SHMEM_EEE_ACTIVE_BIT,VAR_25
SHMEM_EEE_LP_ADV_STATUS_MASK,VAR_26
XMAC_CTRL_REG_SOFT_RESET,VAR_27
XMAC_REG_CTRL,VAR_28
bnx2x_bits_dis,FUNC_4
bnx2x_chng_link_count,FUNC_5
bnx2x_rearm_latch_signal,FUNC_6
bnx2x_set_aer_mmd,FUNC_7
bnx2x_set_bmac_rx,FUNC_8
bnx2x_set_led,FUNC_9
bnx2x_set_mdio_emac_per_phy,FUNC_10
bnx2x_set_umac_rxtx,FUNC_11
bnx2x_set_xmac_rxtx,FUNC_12
bnx2x_set_xumac_nig,FUNC_13
bnx2x_update_mng,FUNC_14
bnx2x_update_mng_eee,FUNC_15
stub1,FUNC_16
stub2,FUNC_17
usleep_range,FUNC_18
bnx2x_link_reset,FUNC_19
params,VAR_29
vars,VAR_30
reset_ext_phy,VAR_31
bp,VAR_32
phy_index,VAR_33
port,VAR_34
clear_latch_ind,VAR_35
xmac_base,VAR_36
