Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Jan  1 21:23:51 2021
| Host         : VirtualBox-Ubuntu-20 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (7874)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7874)
---------------------------------
 There are 7874 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.796        0.000                      0                22444        0.024        0.000                      0                22444        3.000        0.000                       0                  7880  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
EXCLK                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 8.333}      16.667          60.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 8.333}      16.667          60.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.796        0.000                      0                22381        0.159        0.000                      0                22381        7.083        0.000                       0                  7876  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.799        0.000                      0                22381        0.159        0.000                      0                22381        7.083        0.000                       0                  7876  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.796        0.000                      0                22381        0.024        0.000                      0                22381  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.796        0.000                      0                22381        0.024        0.000                      0                22381  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         11.290        0.000                      0                   63        0.825        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         11.290        0.000                      0                   63        0.690        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       11.290        0.000                      0                   63        0.690        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       11.292        0.000                      0                   63        0.825        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.471ns  (logic 3.330ns (21.524%)  route 12.141ns (78.476%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 15.107 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.467    14.573    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.697 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_2/O
                         net (fo=1, routed)           0.000    14.697    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[30]
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.436    15.107    cpu0/lbuffer/clk_out1
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[31]/C
                         clock pessimism              0.491    15.597    
                         clock uncertainty           -0.135    15.463    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.031    15.494    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.289ns  (logic 3.330ns (21.780%)  route 11.959ns (78.220%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 15.105 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.286    14.392    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.516 r  cpu0/ROB/lbuffer_rob_result_out[24]_i_1/O
                         net (fo=1, routed)           0.000    14.516    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[23]
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.434    15.105    cpu0/lbuffer/clk_out1
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[24]/C
                         clock pessimism              0.491    15.595    
                         clock uncertainty           -0.135    15.461    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.029    15.490    cpu0/lbuffer/lbuffer_rob_result_out_reg[24]
  -------------------------------------------------------------------
                         required time                         15.490    
                         arrival time                         -14.516    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.283ns  (logic 3.330ns (21.789%)  route 11.953ns (78.211%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.279    14.385    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I3_O)        0.124    14.509 r  cpu0/ROB/lbuffer_rob_result_out[27]_i_1/O
                         net (fo=1, routed)           0.000    14.509    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[26]
    SLICE_X29Y97         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.438    15.109    cpu0/lbuffer/clk_out1
    SLICE_X29Y97         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[27]/C
                         clock pessimism              0.491    15.599    
                         clock uncertainty           -0.135    15.465    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.031    15.496    cpu0/lbuffer/lbuffer_rob_result_out_reg[27]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.200ns  (logic 3.330ns (21.908%)  route 11.870ns (78.092%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.196    14.302    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I3_O)        0.124    14.426 r  cpu0/ROB/lbuffer_rob_result_out[20]_i_1/O
                         net (fo=1, routed)           0.000    14.426    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[19]
    SLICE_X44Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.439    15.110    cpu0/lbuffer/clk_out1
    SLICE_X44Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[20]/C
                         clock pessimism              0.491    15.600    
                         clock uncertainty           -0.135    15.466    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.031    15.497    cpu0/lbuffer/lbuffer_rob_result_out_reg[20]
  -------------------------------------------------------------------
                         required time                         15.497    
                         arrival time                         -14.426    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.191ns  (logic 3.330ns (21.921%)  route 11.861ns (78.079%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.187    14.293    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.417 r  cpu0/ROB/lbuffer_rob_result_out[22]_i_1/O
                         net (fo=1, routed)           0.000    14.417    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[21]
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.437    15.108    cpu0/lbuffer/clk_out1
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/C
                         clock pessimism              0.491    15.598    
                         clock uncertainty           -0.135    15.464    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)        0.029    15.493    cpu0/lbuffer/lbuffer_rob_result_out_reg[22]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.192ns  (logic 3.330ns (21.920%)  route 11.862ns (78.080%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 15.107 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.188    14.294    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.124    14.418 r  cpu0/ROB/lbuffer_rob_result_out[30]_i_1/O
                         net (fo=1, routed)           0.000    14.418    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[29]
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.436    15.107    cpu0/lbuffer/clk_out1
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[30]/C
                         clock pessimism              0.491    15.597    
                         clock uncertainty           -0.135    15.463    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.031    15.494    cpu0/lbuffer/lbuffer_rob_result_out_reg[30]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -14.418    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.188ns  (logic 3.330ns (21.925%)  route 11.858ns (78.075%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.184    14.290    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.414 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_1/O
                         net (fo=1, routed)           0.000    14.414    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[22]
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.437    15.108    cpu0/lbuffer/clk_out1
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/C
                         clock pessimism              0.491    15.598    
                         clock uncertainty           -0.135    15.464    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)        0.031    15.495    cpu0/lbuffer/lbuffer_rob_result_out_reg[23]
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.172ns  (logic 3.330ns (21.948%)  route 11.842ns (78.052%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.169    14.275    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124    14.399 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_1/O
                         net (fo=1, routed)           0.000    14.399    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[25]
    SLICE_X29Y96         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.437    15.108    cpu0/lbuffer/clk_out1
    SLICE_X29Y96         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/C
                         clock pessimism              0.491    15.598    
                         clock uncertainty           -0.135    15.464    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.029    15.493    cpu0/lbuffer/lbuffer_rob_result_out_reg[26]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                         -14.399    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.157ns  (logic 3.330ns (21.971%)  route 11.827ns (78.029%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.153    14.259    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I3_O)        0.124    14.383 r  cpu0/ROB/lbuffer_rob_result_out[28]_i_1/O
                         net (fo=1, routed)           0.000    14.383    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[27]
    SLICE_X43Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.438    15.109    cpu0/lbuffer/clk_out1
    SLICE_X43Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[28]/C
                         clock pessimism              0.491    15.599    
                         clock uncertainty           -0.135    15.465    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)        0.031    15.496    cpu0/lbuffer/lbuffer_rob_result_out_reg[28]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.121ns  (logic 3.330ns (22.022%)  route 11.791ns (77.978%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 15.105 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.118    14.224    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.348 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_1/O
                         net (fo=1, routed)           0.000    14.348    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[24]
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.434    15.105    cpu0/lbuffer/clk_out1
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/C
                         clock pessimism              0.491    15.595    
                         clock uncertainty           -0.135    15.461    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.031    15.492    cpu0/lbuffer/lbuffer_rob_result_out_reg[25]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -14.348    
  -------------------------------------------------------------------
                         slack                                  1.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.552    -0.629    cpu0/instqueue/clk_out1
    SLICE_X15Y73         FDRE                                         r  cpu0/instqueue/inst_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  cpu0/instqueue/inst_reg[5][6]/Q
                         net (fo=1, routed)           0.056    -0.432    cpu0/instqueue/inst_reg[5]_157[6]
    SLICE_X14Y73         LUT6 (Prop_lut6_I3_O)        0.045    -0.387 r  cpu0/instqueue/instqueue_decoder_inst_out[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.387    cpu0/instqueue/instqueue_decoder_inst_out[6]_i_3_n_0
    SLICE_X14Y73         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.323 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    cpu0/instqueue/inst[6]
    SLICE_X14Y73         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.818    -0.871    cpu0/instqueue/clk_out1
    SLICE_X14Y73         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[6]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.134    -0.482    cpu0/instqueue/instqueue_decoder_inst_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[5][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.588    -0.593    cpu0/instqueue/clk_out1
    SLICE_X3Y83          FDRE                                         r  cpu0/instqueue/pc_reg[5][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  cpu0/instqueue/pc_reg[5][15]/Q
                         net (fo=1, routed)           0.056    -0.396    cpu0/instqueue/pc_reg[5]_165[15]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.045    -0.351 r  cpu0/instqueue/instqueue_decoder_pc_out[15]_i_3/O
                         net (fo=1, routed)           0.000    -0.351    cpu0/instqueue/instqueue_decoder_pc_out[15]_i_3_n_0
    SLICE_X2Y83          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.287 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    cpu0/instqueue/pc[15]
    SLICE_X2Y83          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.856    -0.833    cpu0/instqueue/clk_out1
    SLICE_X2Y83          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[15]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134    -0.446    cpu0/instqueue/instqueue_decoder_pc_out_reg[15]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.557    -0.624    cpu0/instqueue/clk_out1
    SLICE_X15Y81         FDRE                                         r  cpu0/instqueue/inst_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  cpu0/instqueue/inst_reg[6][3]/Q
                         net (fo=1, routed)           0.056    -0.427    cpu0/instqueue/inst_reg[6]_156[3]
    SLICE_X14Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.382 r  cpu0/instqueue/instqueue_decoder_inst_out[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.382    cpu0/instqueue/instqueue_decoder_inst_out[3]_i_3_n_0
    SLICE_X14Y81         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.318 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    cpu0/instqueue/inst[3]
    SLICE_X14Y81         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.824    -0.865    cpu0/instqueue/clk_out1
    SLICE_X14Y81         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[3]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.134    -0.477    cpu0/instqueue/instqueue_decoder_inst_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/icache/value_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.556    -0.625    cpu0/ram_controller/clk_out1
    SLICE_X15Y80         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  cpu0/ram_controller/inst_inst_out_reg[2]/Q
                         net (fo=2, routed)           0.135    -0.362    cpu0/icache/value_reg_0_63_0_2/DIC
    SLICE_X14Y80         RAMD64E                                      r  cpu0/icache/value_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.823    -0.866    cpu0/icache/value_reg_0_63_0_2/WCLK
    SLICE_X14Y80         RAMD64E                                      r  cpu0/icache/value_reg_0_63_0_2/RAMC/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X14Y80         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091    -0.521    cpu0/icache/value_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/inst_inst_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.562    -0.619    cpu0/ram_controller/clk_out1
    SLICE_X13Y88         FDRE                                         r  cpu0/ram_controller/data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  cpu0/ram_controller/data_reg[16]/Q
                         net (fo=2, routed)           0.111    -0.367    cpu0/ram_controller/p_1_in[16]
    SLICE_X15Y87         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    cpu0/ram_controller/clk_out1
    SLICE_X15Y87         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[16]/C
                         clock pessimism              0.255    -0.605    
    SLICE_X15Y87         FDRE (Hold_fdre_C_D)         0.075    -0.530    cpu0/ram_controller/inst_inst_out_reg[16]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.259ns (83.252%)  route 0.052ns (16.748%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.583    -0.598    cpu0/instqueue/clk_out1
    SLICE_X3Y78          FDRE                                         r  cpu0/instqueue/pc_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cpu0/instqueue/pc_reg[3][3]/Q
                         net (fo=1, routed)           0.052    -0.405    cpu0/instqueue/pc_reg[3]_167[3]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.045    -0.360 r  cpu0/instqueue/instqueue_decoder_pc_out[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.360    cpu0/instqueue/instqueue_decoder_pc_out[3]_i_2_n_0
    SLICE_X2Y78          MUXF7 (Prop_muxf7_I0_O)      0.073    -0.287 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    cpu0/instqueue/pc[3]
    SLICE_X2Y78          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.851    -0.838    cpu0/instqueue/clk_out1
    SLICE_X2Y78          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[3]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134    -0.451    cpu0/instqueue/instqueue_decoder_pc_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cpu0/ROB/rob_if_pc_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/IF/pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.527%)  route 0.231ns (52.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.675    -0.506    cpu0/ROB/clk_out1
    SLICE_X6Y101         FDRE                                         r  cpu0/ROB/rob_if_pc_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  cpu0/ROB/rob_if_pc_out_reg[13]/Q
                         net (fo=1, routed)           0.231    -0.111    cpu0/instqueue/pc_reg[31]_1[13]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.045    -0.066 r  cpu0/instqueue/pc[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    cpu0/IF/D[13]
    SLICE_X7Y93          FDRE                                         r  cpu0/IF/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.861    -0.828    cpu0/IF/clk_out1
    SLICE_X7Y93          FDRE                                         r  cpu0/IF/pc_reg[13]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.092    -0.232    cpu0/IF/pc_reg[13]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[6][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.261ns (82.830%)  route 0.054ns (17.170%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.581    -0.600    cpu0/instqueue/clk_out1
    SLICE_X7Y77          FDRE                                         r  cpu0/instqueue/inst_reg[6][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cpu0/instqueue/inst_reg[6][27]/Q
                         net (fo=1, routed)           0.054    -0.405    cpu0/instqueue/inst_reg[6]_156[27]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.045    -0.360 r  cpu0/instqueue/instqueue_decoder_inst_out[27]_i_3/O
                         net (fo=1, routed)           0.000    -0.360    cpu0/instqueue/instqueue_decoder_inst_out[27]_i_3_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I1_O)      0.075    -0.285 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    cpu0/instqueue/inst[27]
    SLICE_X6Y77          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.849    -0.841    cpu0/instqueue/clk_out1
    SLICE_X6Y77          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[27]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.134    -0.453    cpu0/instqueue/instqueue_decoder_inst_out_reg[27]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[5][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.261ns (82.830%)  route 0.054ns (17.170%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.584    -0.597    cpu0/instqueue/clk_out1
    SLICE_X7Y81          FDRE                                         r  cpu0/instqueue/inst_reg[5][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu0/instqueue/inst_reg[5][20]/Q
                         net (fo=1, routed)           0.054    -0.402    cpu0/instqueue/inst_reg[5]_157[20]
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.045    -0.357 r  cpu0/instqueue/instqueue_decoder_inst_out[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.357    cpu0/instqueue/instqueue_decoder_inst_out[20]_i_3_n_0
    SLICE_X6Y81          MUXF7 (Prop_muxf7_I1_O)      0.075    -0.282 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    cpu0/instqueue/inst[20]
    SLICE_X6Y81          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.853    -0.837    cpu0/instqueue/clk_out1
    SLICE_X6Y81          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[20]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.134    -0.450    cpu0/instqueue/instqueue_decoder_inst_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 cpu0/icache/icache_ramctrl_addr_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/icache/tag_reg_64_127_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.935%)  route 0.185ns (53.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.560    -0.621    cpu0/icache/clk_out1
    SLICE_X8Y84          FDRE                                         r  cpu0/icache/icache_ramctrl_addr_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  cpu0/icache/icache_ramctrl_addr_out_reg[14]/Q
                         net (fo=6, routed)           0.185    -0.272    cpu0/icache/tag_reg_64_127_3_5/DIC
    SLICE_X10Y84         RAMD64E                                      r  cpu0/icache/tag_reg_64_127_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.827    -0.862    cpu0/icache/tag_reg_64_127_3_5/WCLK
    SLICE_X10Y84         RAMD64E                                      r  cpu0/icache/tag_reg_64_127_3_5/RAMC/CLK
                         clock pessimism              0.275    -0.587    
    SLICE_X10Y84         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.443    cpu0/icache/tag_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y8      ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y13     ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y4      ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y14     ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y9      ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y10     ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y7      ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y14     ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y12     ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y11     ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y43     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y43     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y43     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y43     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y45     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y45     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y38     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y38     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y38     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y38     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y43     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y43     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.471ns  (logic 3.330ns (21.524%)  route 12.141ns (78.476%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 15.107 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.467    14.573    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.697 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_2/O
                         net (fo=1, routed)           0.000    14.697    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[30]
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.436    15.107    cpu0/lbuffer/clk_out1
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[31]/C
                         clock pessimism              0.491    15.597    
                         clock uncertainty           -0.132    15.465    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.031    15.496    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.289ns  (logic 3.330ns (21.780%)  route 11.959ns (78.220%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 15.105 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.286    14.392    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.516 r  cpu0/ROB/lbuffer_rob_result_out[24]_i_1/O
                         net (fo=1, routed)           0.000    14.516    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[23]
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.434    15.105    cpu0/lbuffer/clk_out1
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[24]/C
                         clock pessimism              0.491    15.595    
                         clock uncertainty           -0.132    15.463    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.029    15.492    cpu0/lbuffer/lbuffer_rob_result_out_reg[24]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -14.516    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.283ns  (logic 3.330ns (21.789%)  route 11.953ns (78.211%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.279    14.385    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I3_O)        0.124    14.509 r  cpu0/ROB/lbuffer_rob_result_out[27]_i_1/O
                         net (fo=1, routed)           0.000    14.509    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[26]
    SLICE_X29Y97         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.438    15.109    cpu0/lbuffer/clk_out1
    SLICE_X29Y97         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[27]/C
                         clock pessimism              0.491    15.599    
                         clock uncertainty           -0.132    15.467    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.031    15.498    cpu0/lbuffer/lbuffer_rob_result_out_reg[27]
  -------------------------------------------------------------------
                         required time                         15.498    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.200ns  (logic 3.330ns (21.908%)  route 11.870ns (78.092%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.196    14.302    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I3_O)        0.124    14.426 r  cpu0/ROB/lbuffer_rob_result_out[20]_i_1/O
                         net (fo=1, routed)           0.000    14.426    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[19]
    SLICE_X44Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.439    15.110    cpu0/lbuffer/clk_out1
    SLICE_X44Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[20]/C
                         clock pessimism              0.491    15.600    
                         clock uncertainty           -0.132    15.468    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.031    15.499    cpu0/lbuffer/lbuffer_rob_result_out_reg[20]
  -------------------------------------------------------------------
                         required time                         15.499    
                         arrival time                         -14.426    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.191ns  (logic 3.330ns (21.921%)  route 11.861ns (78.079%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.187    14.293    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.417 r  cpu0/ROB/lbuffer_rob_result_out[22]_i_1/O
                         net (fo=1, routed)           0.000    14.417    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[21]
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.437    15.108    cpu0/lbuffer/clk_out1
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/C
                         clock pessimism              0.491    15.598    
                         clock uncertainty           -0.132    15.466    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)        0.029    15.495    cpu0/lbuffer/lbuffer_rob_result_out_reg[22]
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.192ns  (logic 3.330ns (21.920%)  route 11.862ns (78.080%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 15.107 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.188    14.294    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.124    14.418 r  cpu0/ROB/lbuffer_rob_result_out[30]_i_1/O
                         net (fo=1, routed)           0.000    14.418    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[29]
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.436    15.107    cpu0/lbuffer/clk_out1
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[30]/C
                         clock pessimism              0.491    15.597    
                         clock uncertainty           -0.132    15.465    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.031    15.496    cpu0/lbuffer/lbuffer_rob_result_out_reg[30]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                         -14.418    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.188ns  (logic 3.330ns (21.925%)  route 11.858ns (78.075%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.184    14.290    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.414 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_1/O
                         net (fo=1, routed)           0.000    14.414    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[22]
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.437    15.108    cpu0/lbuffer/clk_out1
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/C
                         clock pessimism              0.491    15.598    
                         clock uncertainty           -0.132    15.466    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)        0.031    15.497    cpu0/lbuffer/lbuffer_rob_result_out_reg[23]
  -------------------------------------------------------------------
                         required time                         15.497    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.172ns  (logic 3.330ns (21.948%)  route 11.842ns (78.052%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.169    14.275    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124    14.399 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_1/O
                         net (fo=1, routed)           0.000    14.399    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[25]
    SLICE_X29Y96         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.437    15.108    cpu0/lbuffer/clk_out1
    SLICE_X29Y96         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/C
                         clock pessimism              0.491    15.598    
                         clock uncertainty           -0.132    15.466    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.029    15.495    cpu0/lbuffer/lbuffer_rob_result_out_reg[26]
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                         -14.399    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.157ns  (logic 3.330ns (21.971%)  route 11.827ns (78.029%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.153    14.259    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I3_O)        0.124    14.383 r  cpu0/ROB/lbuffer_rob_result_out[28]_i_1/O
                         net (fo=1, routed)           0.000    14.383    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[27]
    SLICE_X43Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.438    15.109    cpu0/lbuffer/clk_out1
    SLICE_X43Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[28]/C
                         clock pessimism              0.491    15.599    
                         clock uncertainty           -0.132    15.467    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)        0.031    15.498    cpu0/lbuffer/lbuffer_rob_result_out_reg[28]
  -------------------------------------------------------------------
                         required time                         15.498    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.121ns  (logic 3.330ns (22.022%)  route 11.791ns (77.978%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 15.105 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.118    14.224    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.348 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_1/O
                         net (fo=1, routed)           0.000    14.348    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[24]
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.434    15.105    cpu0/lbuffer/clk_out1
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/C
                         clock pessimism              0.491    15.595    
                         clock uncertainty           -0.132    15.463    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.031    15.494    cpu0/lbuffer/lbuffer_rob_result_out_reg[25]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -14.348    
  -------------------------------------------------------------------
                         slack                                  1.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.552    -0.629    cpu0/instqueue/clk_out1
    SLICE_X15Y73         FDRE                                         r  cpu0/instqueue/inst_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  cpu0/instqueue/inst_reg[5][6]/Q
                         net (fo=1, routed)           0.056    -0.432    cpu0/instqueue/inst_reg[5]_157[6]
    SLICE_X14Y73         LUT6 (Prop_lut6_I3_O)        0.045    -0.387 r  cpu0/instqueue/instqueue_decoder_inst_out[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.387    cpu0/instqueue/instqueue_decoder_inst_out[6]_i_3_n_0
    SLICE_X14Y73         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.323 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    cpu0/instqueue/inst[6]
    SLICE_X14Y73         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.818    -0.871    cpu0/instqueue/clk_out1
    SLICE_X14Y73         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[6]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.134    -0.482    cpu0/instqueue/instqueue_decoder_inst_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[5][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.588    -0.593    cpu0/instqueue/clk_out1
    SLICE_X3Y83          FDRE                                         r  cpu0/instqueue/pc_reg[5][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  cpu0/instqueue/pc_reg[5][15]/Q
                         net (fo=1, routed)           0.056    -0.396    cpu0/instqueue/pc_reg[5]_165[15]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.045    -0.351 r  cpu0/instqueue/instqueue_decoder_pc_out[15]_i_3/O
                         net (fo=1, routed)           0.000    -0.351    cpu0/instqueue/instqueue_decoder_pc_out[15]_i_3_n_0
    SLICE_X2Y83          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.287 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    cpu0/instqueue/pc[15]
    SLICE_X2Y83          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.856    -0.833    cpu0/instqueue/clk_out1
    SLICE_X2Y83          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[15]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134    -0.446    cpu0/instqueue/instqueue_decoder_pc_out_reg[15]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.557    -0.624    cpu0/instqueue/clk_out1
    SLICE_X15Y81         FDRE                                         r  cpu0/instqueue/inst_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  cpu0/instqueue/inst_reg[6][3]/Q
                         net (fo=1, routed)           0.056    -0.427    cpu0/instqueue/inst_reg[6]_156[3]
    SLICE_X14Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.382 r  cpu0/instqueue/instqueue_decoder_inst_out[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.382    cpu0/instqueue/instqueue_decoder_inst_out[3]_i_3_n_0
    SLICE_X14Y81         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.318 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    cpu0/instqueue/inst[3]
    SLICE_X14Y81         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.824    -0.865    cpu0/instqueue/clk_out1
    SLICE_X14Y81         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[3]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.134    -0.477    cpu0/instqueue/instqueue_decoder_inst_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/icache/value_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.556    -0.625    cpu0/ram_controller/clk_out1
    SLICE_X15Y80         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  cpu0/ram_controller/inst_inst_out_reg[2]/Q
                         net (fo=2, routed)           0.135    -0.362    cpu0/icache/value_reg_0_63_0_2/DIC
    SLICE_X14Y80         RAMD64E                                      r  cpu0/icache/value_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.823    -0.866    cpu0/icache/value_reg_0_63_0_2/WCLK
    SLICE_X14Y80         RAMD64E                                      r  cpu0/icache/value_reg_0_63_0_2/RAMC/CLK
                         clock pessimism              0.254    -0.612    
    SLICE_X14Y80         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091    -0.521    cpu0/icache/value_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/inst_inst_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.562    -0.619    cpu0/ram_controller/clk_out1
    SLICE_X13Y88         FDRE                                         r  cpu0/ram_controller/data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  cpu0/ram_controller/data_reg[16]/Q
                         net (fo=2, routed)           0.111    -0.367    cpu0/ram_controller/p_1_in[16]
    SLICE_X15Y87         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    cpu0/ram_controller/clk_out1
    SLICE_X15Y87         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[16]/C
                         clock pessimism              0.255    -0.605    
    SLICE_X15Y87         FDRE (Hold_fdre_C_D)         0.075    -0.530    cpu0/ram_controller/inst_inst_out_reg[16]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.259ns (83.252%)  route 0.052ns (16.748%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.583    -0.598    cpu0/instqueue/clk_out1
    SLICE_X3Y78          FDRE                                         r  cpu0/instqueue/pc_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cpu0/instqueue/pc_reg[3][3]/Q
                         net (fo=1, routed)           0.052    -0.405    cpu0/instqueue/pc_reg[3]_167[3]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.045    -0.360 r  cpu0/instqueue/instqueue_decoder_pc_out[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.360    cpu0/instqueue/instqueue_decoder_pc_out[3]_i_2_n_0
    SLICE_X2Y78          MUXF7 (Prop_muxf7_I0_O)      0.073    -0.287 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    cpu0/instqueue/pc[3]
    SLICE_X2Y78          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.851    -0.838    cpu0/instqueue/clk_out1
    SLICE_X2Y78          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[3]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134    -0.451    cpu0/instqueue/instqueue_decoder_pc_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cpu0/ROB/rob_if_pc_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/IF/pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.527%)  route 0.231ns (52.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.675    -0.506    cpu0/ROB/clk_out1
    SLICE_X6Y101         FDRE                                         r  cpu0/ROB/rob_if_pc_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  cpu0/ROB/rob_if_pc_out_reg[13]/Q
                         net (fo=1, routed)           0.231    -0.111    cpu0/instqueue/pc_reg[31]_1[13]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.045    -0.066 r  cpu0/instqueue/pc[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    cpu0/IF/D[13]
    SLICE_X7Y93          FDRE                                         r  cpu0/IF/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.861    -0.828    cpu0/IF/clk_out1
    SLICE_X7Y93          FDRE                                         r  cpu0/IF/pc_reg[13]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.092    -0.232    cpu0/IF/pc_reg[13]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[6][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.261ns (82.830%)  route 0.054ns (17.170%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.581    -0.600    cpu0/instqueue/clk_out1
    SLICE_X7Y77          FDRE                                         r  cpu0/instqueue/inst_reg[6][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cpu0/instqueue/inst_reg[6][27]/Q
                         net (fo=1, routed)           0.054    -0.405    cpu0/instqueue/inst_reg[6]_156[27]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.045    -0.360 r  cpu0/instqueue/instqueue_decoder_inst_out[27]_i_3/O
                         net (fo=1, routed)           0.000    -0.360    cpu0/instqueue/instqueue_decoder_inst_out[27]_i_3_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I1_O)      0.075    -0.285 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    cpu0/instqueue/inst[27]
    SLICE_X6Y77          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.849    -0.841    cpu0/instqueue/clk_out1
    SLICE_X6Y77          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[27]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.134    -0.453    cpu0/instqueue/instqueue_decoder_inst_out_reg[27]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[5][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.261ns (82.830%)  route 0.054ns (17.170%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.584    -0.597    cpu0/instqueue/clk_out1
    SLICE_X7Y81          FDRE                                         r  cpu0/instqueue/inst_reg[5][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu0/instqueue/inst_reg[5][20]/Q
                         net (fo=1, routed)           0.054    -0.402    cpu0/instqueue/inst_reg[5]_157[20]
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.045    -0.357 r  cpu0/instqueue/instqueue_decoder_inst_out[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.357    cpu0/instqueue/instqueue_decoder_inst_out[20]_i_3_n_0
    SLICE_X6Y81          MUXF7 (Prop_muxf7_I1_O)      0.075    -0.282 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    cpu0/instqueue/inst[20]
    SLICE_X6Y81          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.853    -0.837    cpu0/instqueue/clk_out1
    SLICE_X6Y81          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[20]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.134    -0.450    cpu0/instqueue/instqueue_decoder_inst_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 cpu0/icache/icache_ramctrl_addr_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/icache/tag_reg_64_127_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.935%)  route 0.185ns (53.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.560    -0.621    cpu0/icache/clk_out1
    SLICE_X8Y84          FDRE                                         r  cpu0/icache/icache_ramctrl_addr_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  cpu0/icache/icache_ramctrl_addr_out_reg[14]/Q
                         net (fo=6, routed)           0.185    -0.272    cpu0/icache/tag_reg_64_127_3_5/DIC
    SLICE_X10Y84         RAMD64E                                      r  cpu0/icache/tag_reg_64_127_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.827    -0.862    cpu0/icache/tag_reg_64_127_3_5/WCLK
    SLICE_X10Y84         RAMD64E                                      r  cpu0/icache/tag_reg_64_127_3_5/RAMC/CLK
                         clock pessimism              0.275    -0.587    
    SLICE_X10Y84         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.443    cpu0/icache/tag_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y8      ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y13     ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y4      ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y14     ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y9      ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y10     ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y7      ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y14     ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y12     ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y11     ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y43     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y43     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y43     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y43     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y45     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y45     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y38     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y38     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y38     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y38     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y44     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y43     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y43     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.471ns  (logic 3.330ns (21.524%)  route 12.141ns (78.476%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 15.107 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.467    14.573    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.697 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_2/O
                         net (fo=1, routed)           0.000    14.697    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[30]
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.436    15.107    cpu0/lbuffer/clk_out1
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[31]/C
                         clock pessimism              0.491    15.597    
                         clock uncertainty           -0.135    15.463    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.031    15.494    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.289ns  (logic 3.330ns (21.780%)  route 11.959ns (78.220%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 15.105 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.286    14.392    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.516 r  cpu0/ROB/lbuffer_rob_result_out[24]_i_1/O
                         net (fo=1, routed)           0.000    14.516    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[23]
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.434    15.105    cpu0/lbuffer/clk_out1
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[24]/C
                         clock pessimism              0.491    15.595    
                         clock uncertainty           -0.135    15.461    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.029    15.490    cpu0/lbuffer/lbuffer_rob_result_out_reg[24]
  -------------------------------------------------------------------
                         required time                         15.490    
                         arrival time                         -14.516    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.283ns  (logic 3.330ns (21.789%)  route 11.953ns (78.211%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.279    14.385    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I3_O)        0.124    14.509 r  cpu0/ROB/lbuffer_rob_result_out[27]_i_1/O
                         net (fo=1, routed)           0.000    14.509    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[26]
    SLICE_X29Y97         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.438    15.109    cpu0/lbuffer/clk_out1
    SLICE_X29Y97         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[27]/C
                         clock pessimism              0.491    15.599    
                         clock uncertainty           -0.135    15.465    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.031    15.496    cpu0/lbuffer/lbuffer_rob_result_out_reg[27]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.200ns  (logic 3.330ns (21.908%)  route 11.870ns (78.092%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.196    14.302    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I3_O)        0.124    14.426 r  cpu0/ROB/lbuffer_rob_result_out[20]_i_1/O
                         net (fo=1, routed)           0.000    14.426    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[19]
    SLICE_X44Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.439    15.110    cpu0/lbuffer/clk_out1
    SLICE_X44Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[20]/C
                         clock pessimism              0.491    15.600    
                         clock uncertainty           -0.135    15.466    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.031    15.497    cpu0/lbuffer/lbuffer_rob_result_out_reg[20]
  -------------------------------------------------------------------
                         required time                         15.497    
                         arrival time                         -14.426    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.191ns  (logic 3.330ns (21.921%)  route 11.861ns (78.079%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.187    14.293    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.417 r  cpu0/ROB/lbuffer_rob_result_out[22]_i_1/O
                         net (fo=1, routed)           0.000    14.417    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[21]
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.437    15.108    cpu0/lbuffer/clk_out1
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/C
                         clock pessimism              0.491    15.598    
                         clock uncertainty           -0.135    15.464    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)        0.029    15.493    cpu0/lbuffer/lbuffer_rob_result_out_reg[22]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.192ns  (logic 3.330ns (21.920%)  route 11.862ns (78.080%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 15.107 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.188    14.294    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.124    14.418 r  cpu0/ROB/lbuffer_rob_result_out[30]_i_1/O
                         net (fo=1, routed)           0.000    14.418    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[29]
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.436    15.107    cpu0/lbuffer/clk_out1
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[30]/C
                         clock pessimism              0.491    15.597    
                         clock uncertainty           -0.135    15.463    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.031    15.494    cpu0/lbuffer/lbuffer_rob_result_out_reg[30]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -14.418    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.188ns  (logic 3.330ns (21.925%)  route 11.858ns (78.075%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.184    14.290    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.414 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_1/O
                         net (fo=1, routed)           0.000    14.414    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[22]
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.437    15.108    cpu0/lbuffer/clk_out1
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/C
                         clock pessimism              0.491    15.598    
                         clock uncertainty           -0.135    15.464    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)        0.031    15.495    cpu0/lbuffer/lbuffer_rob_result_out_reg[23]
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.172ns  (logic 3.330ns (21.948%)  route 11.842ns (78.052%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.169    14.275    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124    14.399 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_1/O
                         net (fo=1, routed)           0.000    14.399    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[25]
    SLICE_X29Y96         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.437    15.108    cpu0/lbuffer/clk_out1
    SLICE_X29Y96         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/C
                         clock pessimism              0.491    15.598    
                         clock uncertainty           -0.135    15.464    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.029    15.493    cpu0/lbuffer/lbuffer_rob_result_out_reg[26]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                         -14.399    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.157ns  (logic 3.330ns (21.971%)  route 11.827ns (78.029%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.153    14.259    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I3_O)        0.124    14.383 r  cpu0/ROB/lbuffer_rob_result_out[28]_i_1/O
                         net (fo=1, routed)           0.000    14.383    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[27]
    SLICE_X43Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.438    15.109    cpu0/lbuffer/clk_out1
    SLICE_X43Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[28]/C
                         clock pessimism              0.491    15.599    
                         clock uncertainty           -0.135    15.465    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)        0.031    15.496    cpu0/lbuffer/lbuffer_rob_result_out_reg[28]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.121ns  (logic 3.330ns (22.022%)  route 11.791ns (77.978%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 15.105 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.118    14.224    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.348 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_1/O
                         net (fo=1, routed)           0.000    14.348    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[24]
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.434    15.105    cpu0/lbuffer/clk_out1
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/C
                         clock pessimism              0.491    15.595    
                         clock uncertainty           -0.135    15.461    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.031    15.492    cpu0/lbuffer/lbuffer_rob_result_out_reg[25]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -14.348    
  -------------------------------------------------------------------
                         slack                                  1.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.552    -0.629    cpu0/instqueue/clk_out1
    SLICE_X15Y73         FDRE                                         r  cpu0/instqueue/inst_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  cpu0/instqueue/inst_reg[5][6]/Q
                         net (fo=1, routed)           0.056    -0.432    cpu0/instqueue/inst_reg[5]_157[6]
    SLICE_X14Y73         LUT6 (Prop_lut6_I3_O)        0.045    -0.387 r  cpu0/instqueue/instqueue_decoder_inst_out[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.387    cpu0/instqueue/instqueue_decoder_inst_out[6]_i_3_n_0
    SLICE_X14Y73         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.323 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    cpu0/instqueue/inst[6]
    SLICE_X14Y73         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.818    -0.871    cpu0/instqueue/clk_out1
    SLICE_X14Y73         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[6]/C
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.135    -0.482    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.134    -0.348    cpu0/instqueue/instqueue_decoder_inst_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[5][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.588    -0.593    cpu0/instqueue/clk_out1
    SLICE_X3Y83          FDRE                                         r  cpu0/instqueue/pc_reg[5][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  cpu0/instqueue/pc_reg[5][15]/Q
                         net (fo=1, routed)           0.056    -0.396    cpu0/instqueue/pc_reg[5]_165[15]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.045    -0.351 r  cpu0/instqueue/instqueue_decoder_pc_out[15]_i_3/O
                         net (fo=1, routed)           0.000    -0.351    cpu0/instqueue/instqueue_decoder_pc_out[15]_i_3_n_0
    SLICE_X2Y83          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.287 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    cpu0/instqueue/pc[15]
    SLICE_X2Y83          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.856    -0.833    cpu0/instqueue/clk_out1
    SLICE_X2Y83          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[15]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.135    -0.446    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134    -0.312    cpu0/instqueue/instqueue_decoder_pc_out_reg[15]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.557    -0.624    cpu0/instqueue/clk_out1
    SLICE_X15Y81         FDRE                                         r  cpu0/instqueue/inst_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  cpu0/instqueue/inst_reg[6][3]/Q
                         net (fo=1, routed)           0.056    -0.427    cpu0/instqueue/inst_reg[6]_156[3]
    SLICE_X14Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.382 r  cpu0/instqueue/instqueue_decoder_inst_out[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.382    cpu0/instqueue/instqueue_decoder_inst_out[3]_i_3_n_0
    SLICE_X14Y81         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.318 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    cpu0/instqueue/inst[3]
    SLICE_X14Y81         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.824    -0.865    cpu0/instqueue/clk_out1
    SLICE_X14Y81         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[3]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.135    -0.477    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.134    -0.343    cpu0/instqueue/instqueue_decoder_inst_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/icache/value_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.556    -0.625    cpu0/ram_controller/clk_out1
    SLICE_X15Y80         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  cpu0/ram_controller/inst_inst_out_reg[2]/Q
                         net (fo=2, routed)           0.135    -0.362    cpu0/icache/value_reg_0_63_0_2/DIC
    SLICE_X14Y80         RAMD64E                                      r  cpu0/icache/value_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.823    -0.866    cpu0/icache/value_reg_0_63_0_2/WCLK
    SLICE_X14Y80         RAMD64E                                      r  cpu0/icache/value_reg_0_63_0_2/RAMC/CLK
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.135    -0.478    
    SLICE_X14Y80         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091    -0.387    cpu0/icache/value_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/inst_inst_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.562    -0.619    cpu0/ram_controller/clk_out1
    SLICE_X13Y88         FDRE                                         r  cpu0/ram_controller/data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  cpu0/ram_controller/data_reg[16]/Q
                         net (fo=2, routed)           0.111    -0.367    cpu0/ram_controller/p_1_in[16]
    SLICE_X15Y87         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    cpu0/ram_controller/clk_out1
    SLICE_X15Y87         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[16]/C
                         clock pessimism              0.255    -0.605    
                         clock uncertainty            0.135    -0.471    
    SLICE_X15Y87         FDRE (Hold_fdre_C_D)         0.075    -0.396    cpu0/ram_controller/inst_inst_out_reg[16]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.259ns (83.252%)  route 0.052ns (16.748%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.583    -0.598    cpu0/instqueue/clk_out1
    SLICE_X3Y78          FDRE                                         r  cpu0/instqueue/pc_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cpu0/instqueue/pc_reg[3][3]/Q
                         net (fo=1, routed)           0.052    -0.405    cpu0/instqueue/pc_reg[3]_167[3]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.045    -0.360 r  cpu0/instqueue/instqueue_decoder_pc_out[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.360    cpu0/instqueue/instqueue_decoder_pc_out[3]_i_2_n_0
    SLICE_X2Y78          MUXF7 (Prop_muxf7_I0_O)      0.073    -0.287 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    cpu0/instqueue/pc[3]
    SLICE_X2Y78          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.851    -0.838    cpu0/instqueue/clk_out1
    SLICE_X2Y78          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[3]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.135    -0.451    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134    -0.317    cpu0/instqueue/instqueue_decoder_pc_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cpu0/ROB/rob_if_pc_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/IF/pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.527%)  route 0.231ns (52.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.675    -0.506    cpu0/ROB/clk_out1
    SLICE_X6Y101         FDRE                                         r  cpu0/ROB/rob_if_pc_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  cpu0/ROB/rob_if_pc_out_reg[13]/Q
                         net (fo=1, routed)           0.231    -0.111    cpu0/instqueue/pc_reg[31]_1[13]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.045    -0.066 r  cpu0/instqueue/pc[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    cpu0/IF/D[13]
    SLICE_X7Y93          FDRE                                         r  cpu0/IF/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.861    -0.828    cpu0/IF/clk_out1
    SLICE_X7Y93          FDRE                                         r  cpu0/IF/pc_reg[13]/C
                         clock pessimism              0.503    -0.324    
                         clock uncertainty            0.135    -0.190    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.092    -0.098    cpu0/IF/pc_reg[13]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[6][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.261ns (82.830%)  route 0.054ns (17.170%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.581    -0.600    cpu0/instqueue/clk_out1
    SLICE_X7Y77          FDRE                                         r  cpu0/instqueue/inst_reg[6][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cpu0/instqueue/inst_reg[6][27]/Q
                         net (fo=1, routed)           0.054    -0.405    cpu0/instqueue/inst_reg[6]_156[27]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.045    -0.360 r  cpu0/instqueue/instqueue_decoder_inst_out[27]_i_3/O
                         net (fo=1, routed)           0.000    -0.360    cpu0/instqueue/instqueue_decoder_inst_out[27]_i_3_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I1_O)      0.075    -0.285 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    cpu0/instqueue/inst[27]
    SLICE_X6Y77          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.849    -0.841    cpu0/instqueue/clk_out1
    SLICE_X6Y77          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[27]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.135    -0.453    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.134    -0.319    cpu0/instqueue/instqueue_decoder_inst_out_reg[27]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[5][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.261ns (82.830%)  route 0.054ns (17.170%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.584    -0.597    cpu0/instqueue/clk_out1
    SLICE_X7Y81          FDRE                                         r  cpu0/instqueue/inst_reg[5][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu0/instqueue/inst_reg[5][20]/Q
                         net (fo=1, routed)           0.054    -0.402    cpu0/instqueue/inst_reg[5]_157[20]
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.045    -0.357 r  cpu0/instqueue/instqueue_decoder_inst_out[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.357    cpu0/instqueue/instqueue_decoder_inst_out[20]_i_3_n_0
    SLICE_X6Y81          MUXF7 (Prop_muxf7_I1_O)      0.075    -0.282 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    cpu0/instqueue/inst[20]
    SLICE_X6Y81          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.853    -0.837    cpu0/instqueue/clk_out1
    SLICE_X6Y81          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[20]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.135    -0.450    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.134    -0.316    cpu0/instqueue/instqueue_decoder_inst_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/icache/icache_ramctrl_addr_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/icache/tag_reg_64_127_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.935%)  route 0.185ns (53.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.560    -0.621    cpu0/icache/clk_out1
    SLICE_X8Y84          FDRE                                         r  cpu0/icache/icache_ramctrl_addr_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  cpu0/icache/icache_ramctrl_addr_out_reg[14]/Q
                         net (fo=6, routed)           0.185    -0.272    cpu0/icache/tag_reg_64_127_3_5/DIC
    SLICE_X10Y84         RAMD64E                                      r  cpu0/icache/tag_reg_64_127_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.827    -0.862    cpu0/icache/tag_reg_64_127_3_5/WCLK
    SLICE_X10Y84         RAMD64E                                      r  cpu0/icache/tag_reg_64_127_3_5/RAMC/CLK
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.135    -0.453    
    SLICE_X10Y84         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.309    cpu0/icache/tag_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.471ns  (logic 3.330ns (21.524%)  route 12.141ns (78.476%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 15.107 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.467    14.573    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.697 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_2/O
                         net (fo=1, routed)           0.000    14.697    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[30]
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.436    15.107    cpu0/lbuffer/clk_out1
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[31]/C
                         clock pessimism              0.491    15.597    
                         clock uncertainty           -0.135    15.463    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.031    15.494    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.289ns  (logic 3.330ns (21.780%)  route 11.959ns (78.220%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 15.105 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.286    14.392    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.516 r  cpu0/ROB/lbuffer_rob_result_out[24]_i_1/O
                         net (fo=1, routed)           0.000    14.516    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[23]
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.434    15.105    cpu0/lbuffer/clk_out1
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[24]/C
                         clock pessimism              0.491    15.595    
                         clock uncertainty           -0.135    15.461    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.029    15.490    cpu0/lbuffer/lbuffer_rob_result_out_reg[24]
  -------------------------------------------------------------------
                         required time                         15.490    
                         arrival time                         -14.516    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.283ns  (logic 3.330ns (21.789%)  route 11.953ns (78.211%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.279    14.385    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I3_O)        0.124    14.509 r  cpu0/ROB/lbuffer_rob_result_out[27]_i_1/O
                         net (fo=1, routed)           0.000    14.509    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[26]
    SLICE_X29Y97         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.438    15.109    cpu0/lbuffer/clk_out1
    SLICE_X29Y97         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[27]/C
                         clock pessimism              0.491    15.599    
                         clock uncertainty           -0.135    15.465    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)        0.031    15.496    cpu0/lbuffer/lbuffer_rob_result_out_reg[27]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.200ns  (logic 3.330ns (21.908%)  route 11.870ns (78.092%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.196    14.302    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I3_O)        0.124    14.426 r  cpu0/ROB/lbuffer_rob_result_out[20]_i_1/O
                         net (fo=1, routed)           0.000    14.426    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[19]
    SLICE_X44Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.439    15.110    cpu0/lbuffer/clk_out1
    SLICE_X44Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[20]/C
                         clock pessimism              0.491    15.600    
                         clock uncertainty           -0.135    15.466    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.031    15.497    cpu0/lbuffer/lbuffer_rob_result_out_reg[20]
  -------------------------------------------------------------------
                         required time                         15.497    
                         arrival time                         -14.426    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.191ns  (logic 3.330ns (21.921%)  route 11.861ns (78.079%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.187    14.293    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.417 r  cpu0/ROB/lbuffer_rob_result_out[22]_i_1/O
                         net (fo=1, routed)           0.000    14.417    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[21]
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.437    15.108    cpu0/lbuffer/clk_out1
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[22]/C
                         clock pessimism              0.491    15.598    
                         clock uncertainty           -0.135    15.464    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)        0.029    15.493    cpu0/lbuffer/lbuffer_rob_result_out_reg[22]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.192ns  (logic 3.330ns (21.920%)  route 11.862ns (78.080%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 15.107 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.188    14.294    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.124    14.418 r  cpu0/ROB/lbuffer_rob_result_out[30]_i_1/O
                         net (fo=1, routed)           0.000    14.418    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[29]
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.436    15.107    cpu0/lbuffer/clk_out1
    SLICE_X32Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[30]/C
                         clock pessimism              0.491    15.597    
                         clock uncertainty           -0.135    15.463    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.031    15.494    cpu0/lbuffer/lbuffer_rob_result_out_reg[30]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -14.418    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.188ns  (logic 3.330ns (21.925%)  route 11.858ns (78.075%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.184    14.290    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.414 r  cpu0/ROB/lbuffer_rob_result_out[23]_i_1/O
                         net (fo=1, routed)           0.000    14.414    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[22]
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.437    15.108    cpu0/lbuffer/clk_out1
    SLICE_X28Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[23]/C
                         clock pessimism              0.491    15.598    
                         clock uncertainty           -0.135    15.464    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)        0.031    15.495    cpu0/lbuffer/lbuffer_rob_result_out_reg[23]
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.172ns  (logic 3.330ns (21.948%)  route 11.842ns (78.052%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.169    14.275    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.124    14.399 r  cpu0/ROB/lbuffer_rob_result_out[26]_i_1/O
                         net (fo=1, routed)           0.000    14.399    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[25]
    SLICE_X29Y96         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.437    15.108    cpu0/lbuffer/clk_out1
    SLICE_X29Y96         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[26]/C
                         clock pessimism              0.491    15.598    
                         clock uncertainty           -0.135    15.464    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.029    15.493    cpu0/lbuffer/lbuffer_rob_result_out_reg[26]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                         -14.399    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.157ns  (logic 3.330ns (21.971%)  route 11.827ns (78.029%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.153    14.259    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I3_O)        0.124    14.383 r  cpu0/ROB/lbuffer_rob_result_out[28]_i_1/O
                         net (fo=1, routed)           0.000    14.383    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[27]
    SLICE_X43Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.438    15.109    cpu0/lbuffer/clk_out1
    SLICE_X43Y98         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[28]/C
                         clock pessimism              0.491    15.599    
                         clock uncertainty           -0.135    15.465    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)        0.031    15.496    cpu0/lbuffer/lbuffer_rob_result_out_reg[28]
  -------------------------------------------------------------------
                         required time                         15.496    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.121ns  (logic 3.330ns (22.022%)  route 11.791ns (77.978%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 15.105 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.738    -0.774    cpu0/lbuffer/clk_out1
    SLICE_X25Y103        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.419    -0.355 r  cpu0/lbuffer/head_reg[3]/Q
                         net (fo=36, routed)          1.212     0.858    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA3
    SLICE_X30Y103        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.299     1.157 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=157, routed)         1.118     2.275    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124     2.399 f  cpu0/ROB/FSM_onehot_stage[0]_i_143/O
                         net (fo=1, routed)           1.202     3.601    cpu0/ROB/FSM_onehot_stage[0]_i_143_n_0
    SLICE_X26Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.725 r  cpu0/ROB/FSM_onehot_stage[0]_i_70/O
                         net (fo=15, routed)          0.958     4.684    cpu0/ROB/FSM_onehot_stage[0]_i_70_n_0
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.124     4.808 r  cpu0/ROB/FSM_onehot_stage[1]_i_113/O
                         net (fo=1, routed)           0.000     4.808    cpu0/ROB/FSM_onehot_stage[1]_i_113_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.321 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_71/CO[3]
                         net (fo=1, routed)           0.000     5.321    cpu0/ROB/FSM_onehot_stage_reg[1]_i_71_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.550 r  cpu0/ROB/FSM_onehot_stage_reg[1]_i_36/CO[2]
                         net (fo=1, routed)           0.891     6.441    cpu0/ROB/rob_lbuffer_disambiguation_out113_out
    SLICE_X14Y101        LUT6 (Prop_lut6_I5_O)        0.310     6.751 f  cpu0/ROB/FSM_onehot_stage[1]_i_14/O
                         net (fo=1, routed)           0.618     7.369    cpu0/lbuffer/lbuffer_rob_result_out[2]_i_19
    SLICE_X23Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.493 f  cpu0/lbuffer/FSM_onehot_stage[1]_i_4/O
                         net (fo=3, routed)           0.718     8.211    cpu0/ROB/FSM_onehot_stage_reg[1]_0
    SLICE_X29Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.335 r  cpu0/ROB/lbuffer_rob_result_out[2]_i_19/O
                         net (fo=63, routed)          1.559     9.893    cpu0/ROB/lbuffer_rob_result_out[2]_i_19_n_0
    SLICE_X57Y93         LUT3 (Prop_lut3_I1_O)        0.118    10.011 r  cpu0/ROB/lbuffer_rob_result_out[15]_i_13/O
                         net (fo=2, routed)           1.017    11.029    cpu0/ROB/lbuffer_rob_result_out[15]_i_13_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.355 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_38/O
                         net (fo=1, routed)           0.426    11.781    cpu0/ROB/lbuffer_rob_result_out[31]_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_22/O
                         net (fo=1, routed)           0.303    12.208    cpu0/ROB/lbuffer_rob_result_out[31]_i_22_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.332 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_8/O
                         net (fo=1, routed)           0.650    12.982    cpu0/ROB/lbuffer_rob_result_out[31]_i_8_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I1_O)        0.124    13.106 f  cpu0/ROB/lbuffer_rob_result_out[31]_i_4/O
                         net (fo=16, routed)          1.118    14.224    cpu0/ROB/lbuffer_rob_result_out[31]_i_4_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124    14.348 r  cpu0/ROB/lbuffer_rob_result_out[25]_i_1/O
                         net (fo=1, routed)           0.000    14.348    cpu0/lbuffer/lbuffer_rob_result_out_reg[31]_1[24]
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.434    15.105    cpu0/lbuffer/clk_out1
    SLICE_X35Y94         FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[25]/C
                         clock pessimism              0.491    15.595    
                         clock uncertainty           -0.135    15.461    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.031    15.492    cpu0/lbuffer/lbuffer_rob_result_out_reg[25]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -14.348    
  -------------------------------------------------------------------
                         slack                                  1.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.552    -0.629    cpu0/instqueue/clk_out1
    SLICE_X15Y73         FDRE                                         r  cpu0/instqueue/inst_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  cpu0/instqueue/inst_reg[5][6]/Q
                         net (fo=1, routed)           0.056    -0.432    cpu0/instqueue/inst_reg[5]_157[6]
    SLICE_X14Y73         LUT6 (Prop_lut6_I3_O)        0.045    -0.387 r  cpu0/instqueue/instqueue_decoder_inst_out[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.387    cpu0/instqueue/instqueue_decoder_inst_out[6]_i_3_n_0
    SLICE_X14Y73         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.323 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    cpu0/instqueue/inst[6]
    SLICE_X14Y73         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.818    -0.871    cpu0/instqueue/clk_out1
    SLICE_X14Y73         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[6]/C
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.135    -0.482    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.134    -0.348    cpu0/instqueue/instqueue_decoder_inst_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[5][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.588    -0.593    cpu0/instqueue/clk_out1
    SLICE_X3Y83          FDRE                                         r  cpu0/instqueue/pc_reg[5][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  cpu0/instqueue/pc_reg[5][15]/Q
                         net (fo=1, routed)           0.056    -0.396    cpu0/instqueue/pc_reg[5]_165[15]
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.045    -0.351 r  cpu0/instqueue/instqueue_decoder_pc_out[15]_i_3/O
                         net (fo=1, routed)           0.000    -0.351    cpu0/instqueue/instqueue_decoder_pc_out[15]_i_3_n_0
    SLICE_X2Y83          MUXF7 (Prop_muxf7_I1_O)      0.064    -0.287 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    cpu0/instqueue/pc[15]
    SLICE_X2Y83          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.856    -0.833    cpu0/instqueue/clk_out1
    SLICE_X2Y83          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[15]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.135    -0.446    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134    -0.312    cpu0/instqueue/instqueue_decoder_pc_out_reg[15]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.250ns (81.672%)  route 0.056ns (18.328%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.557    -0.624    cpu0/instqueue/clk_out1
    SLICE_X15Y81         FDRE                                         r  cpu0/instqueue/inst_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  cpu0/instqueue/inst_reg[6][3]/Q
                         net (fo=1, routed)           0.056    -0.427    cpu0/instqueue/inst_reg[6]_156[3]
    SLICE_X14Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.382 r  cpu0/instqueue/instqueue_decoder_inst_out[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.382    cpu0/instqueue/instqueue_decoder_inst_out[3]_i_3_n_0
    SLICE_X14Y81         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.318 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    cpu0/instqueue/inst[3]
    SLICE_X14Y81         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.824    -0.865    cpu0/instqueue/clk_out1
    SLICE_X14Y81         FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[3]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.135    -0.477    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.134    -0.343    cpu0/instqueue/instqueue_decoder_inst_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/icache/value_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.556    -0.625    cpu0/ram_controller/clk_out1
    SLICE_X15Y80         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  cpu0/ram_controller/inst_inst_out_reg[2]/Q
                         net (fo=2, routed)           0.135    -0.362    cpu0/icache/value_reg_0_63_0_2/DIC
    SLICE_X14Y80         RAMD64E                                      r  cpu0/icache/value_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.823    -0.866    cpu0/icache/value_reg_0_63_0_2/WCLK
    SLICE_X14Y80         RAMD64E                                      r  cpu0/icache/value_reg_0_63_0_2/RAMC/CLK
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.135    -0.478    
    SLICE_X14Y80         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091    -0.387    cpu0/icache/value_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/inst_inst_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.562    -0.619    cpu0/ram_controller/clk_out1
    SLICE_X13Y88         FDRE                                         r  cpu0/ram_controller/data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  cpu0/ram_controller/data_reg[16]/Q
                         net (fo=2, routed)           0.111    -0.367    cpu0/ram_controller/p_1_in[16]
    SLICE_X15Y87         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    cpu0/ram_controller/clk_out1
    SLICE_X15Y87         FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[16]/C
                         clock pessimism              0.255    -0.605    
                         clock uncertainty            0.135    -0.471    
    SLICE_X15Y87         FDRE (Hold_fdre_C_D)         0.075    -0.396    cpu0/ram_controller/inst_inst_out_reg[16]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu0/instqueue/pc_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_pc_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.259ns (83.252%)  route 0.052ns (16.748%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.583    -0.598    cpu0/instqueue/clk_out1
    SLICE_X3Y78          FDRE                                         r  cpu0/instqueue/pc_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cpu0/instqueue/pc_reg[3][3]/Q
                         net (fo=1, routed)           0.052    -0.405    cpu0/instqueue/pc_reg[3]_167[3]
    SLICE_X2Y78          LUT6 (Prop_lut6_I0_O)        0.045    -0.360 r  cpu0/instqueue/instqueue_decoder_pc_out[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.360    cpu0/instqueue/instqueue_decoder_pc_out[3]_i_2_n_0
    SLICE_X2Y78          MUXF7 (Prop_muxf7_I0_O)      0.073    -0.287 r  cpu0/instqueue/instqueue_decoder_pc_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    cpu0/instqueue/pc[3]
    SLICE_X2Y78          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.851    -0.838    cpu0/instqueue/clk_out1
    SLICE_X2Y78          FDRE                                         r  cpu0/instqueue/instqueue_decoder_pc_out_reg[3]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.135    -0.451    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134    -0.317    cpu0/instqueue/instqueue_decoder_pc_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cpu0/ROB/rob_if_pc_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/IF/pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.527%)  route 0.231ns (52.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.675    -0.506    cpu0/ROB/clk_out1
    SLICE_X6Y101         FDRE                                         r  cpu0/ROB/rob_if_pc_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  cpu0/ROB/rob_if_pc_out_reg[13]/Q
                         net (fo=1, routed)           0.231    -0.111    cpu0/instqueue/pc_reg[31]_1[13]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.045    -0.066 r  cpu0/instqueue/pc[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    cpu0/IF/D[13]
    SLICE_X7Y93          FDRE                                         r  cpu0/IF/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.861    -0.828    cpu0/IF/clk_out1
    SLICE_X7Y93          FDRE                                         r  cpu0/IF/pc_reg[13]/C
                         clock pessimism              0.503    -0.324    
                         clock uncertainty            0.135    -0.190    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.092    -0.098    cpu0/IF/pc_reg[13]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[6][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.261ns (82.830%)  route 0.054ns (17.170%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.581    -0.600    cpu0/instqueue/clk_out1
    SLICE_X7Y77          FDRE                                         r  cpu0/instqueue/inst_reg[6][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cpu0/instqueue/inst_reg[6][27]/Q
                         net (fo=1, routed)           0.054    -0.405    cpu0/instqueue/inst_reg[6]_156[27]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.045    -0.360 r  cpu0/instqueue/instqueue_decoder_inst_out[27]_i_3/O
                         net (fo=1, routed)           0.000    -0.360    cpu0/instqueue/instqueue_decoder_inst_out[27]_i_3_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I1_O)      0.075    -0.285 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    cpu0/instqueue/inst[27]
    SLICE_X6Y77          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.849    -0.841    cpu0/instqueue/clk_out1
    SLICE_X6Y77          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[27]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.135    -0.453    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.134    -0.319    cpu0/instqueue/instqueue_decoder_inst_out_reg[27]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpu0/instqueue/inst_reg[5][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/instqueue/instqueue_decoder_inst_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.261ns (82.830%)  route 0.054ns (17.170%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.584    -0.597    cpu0/instqueue/clk_out1
    SLICE_X7Y81          FDRE                                         r  cpu0/instqueue/inst_reg[5][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cpu0/instqueue/inst_reg[5][20]/Q
                         net (fo=1, routed)           0.054    -0.402    cpu0/instqueue/inst_reg[5]_157[20]
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.045    -0.357 r  cpu0/instqueue/instqueue_decoder_inst_out[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.357    cpu0/instqueue/instqueue_decoder_inst_out[20]_i_3_n_0
    SLICE_X6Y81          MUXF7 (Prop_muxf7_I1_O)      0.075    -0.282 r  cpu0/instqueue/instqueue_decoder_inst_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    cpu0/instqueue/inst[20]
    SLICE_X6Y81          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.853    -0.837    cpu0/instqueue/clk_out1
    SLICE_X6Y81          FDRE                                         r  cpu0/instqueue/instqueue_decoder_inst_out_reg[20]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.135    -0.450    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.134    -0.316    cpu0/instqueue/instqueue_decoder_inst_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/icache/icache_ramctrl_addr_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/icache/tag_reg_64_127_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.935%)  route 0.185ns (53.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.560    -0.621    cpu0/icache/clk_out1
    SLICE_X8Y84          FDRE                                         r  cpu0/icache/icache_ramctrl_addr_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  cpu0/icache/icache_ramctrl_addr_out_reg[14]/Q
                         net (fo=6, routed)           0.185    -0.272    cpu0/icache/tag_reg_64_127_3_5/DIC
    SLICE_X10Y84         RAMD64E                                      r  cpu0/icache/tag_reg_64_127_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.827    -0.862    cpu0/icache/tag_reg_64_127_3_5/WCLK
    SLICE_X10Y84         RAMD64E                                      r  cpu0/icache/tag_reg_64_127_3_5/RAMC/CLK
                         clock pessimism              0.275    -0.587    
                         clock uncertainty            0.135    -0.453    
    SLICE_X10Y84         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.309    cpu0/icache/tag_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.290ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.290    

Slack (MET) :             11.290ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.290    

Slack (MET) :             11.290ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.290    

Slack (MET) :             11.290ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.290    

Slack (MET) :             11.607ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.456ns (10.297%)  route 3.972ns (89.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.972     3.453    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X31Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 11.607    

Slack (MET) :             11.607ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.456ns (10.297%)  route 3.972ns (89.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.972     3.453    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X31Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 11.607    

Slack (MET) :             11.607ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.456ns (10.297%)  route 3.972ns (89.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.972     3.453    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X31Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 11.607    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.456ns (10.317%)  route 3.964ns (89.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.964     3.444    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y43         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.445    15.117    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y43         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.135    15.465    
    SLICE_X32Y43         FDCE (Recov_fdce_C_CLR)     -0.405    15.060    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.456ns (10.317%)  route 3.964ns (89.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.964     3.444    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y43         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.445    15.117    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y43         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.135    15.465    
    SLICE_X32Y43         FDCE (Recov_fdce_C_CLR)     -0.405    15.060    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.621ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.456ns (10.328%)  route 3.959ns (89.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.959     3.439    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y43         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.445    15.117    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y43         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.135    15.465    
    SLICE_X33Y43         FDCE (Recov_fdce_C_CLR)     -0.405    15.060    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                 11.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.288%)  route 0.630ns (81.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.630     0.141    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y63         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.826    -0.864    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y63         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.275    -0.589    
    SLICE_X28Y63         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.684    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.439    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.439    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.439    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.439    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.506ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.671    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.506ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.671    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.506ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.671    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.510ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X30Y53         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.675    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.512ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.141ns (9.588%)  route 1.330ns (90.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.330     0.840    hci0/uart_blk/rst
    SLICE_X30Y54         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/clk_out1
    SLICE_X30Y54         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.256    -0.604    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.671    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  1.512    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.290ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.290    

Slack (MET) :             11.290ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.290    

Slack (MET) :             11.290ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.290    

Slack (MET) :             11.290ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.290    

Slack (MET) :             11.607ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.456ns (10.297%)  route 3.972ns (89.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.972     3.453    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X31Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 11.607    

Slack (MET) :             11.607ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.456ns (10.297%)  route 3.972ns (89.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.972     3.453    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X31Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 11.607    

Slack (MET) :             11.607ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.456ns (10.297%)  route 3.972ns (89.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.972     3.453    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X31Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 11.607    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.456ns (10.317%)  route 3.964ns (89.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.964     3.444    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y43         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.445    15.117    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y43         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.135    15.465    
    SLICE_X32Y43         FDCE (Recov_fdce_C_CLR)     -0.405    15.060    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.456ns (10.317%)  route 3.964ns (89.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.964     3.444    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y43         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.445    15.117    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y43         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.135    15.465    
    SLICE_X32Y43         FDCE (Recov_fdce_C_CLR)     -0.405    15.060    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.621ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.456ns (10.328%)  route 3.959ns (89.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.959     3.439    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y43         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.445    15.117    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y43         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.135    15.465    
    SLICE_X33Y43         FDCE (Recov_fdce_C_CLR)     -0.405    15.060    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                 11.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.288%)  route 0.630ns (81.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.630     0.141    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y63         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.826    -0.864    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y63         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.275    -0.589    
                         clock uncertainty            0.135    -0.455    
    SLICE_X28Y63         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.550    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.508    -0.347    
                         clock uncertainty            0.135    -0.213    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.508    -0.347    
                         clock uncertainty            0.135    -0.213    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.508    -0.347    
                         clock uncertainty            0.135    -0.213    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism              0.508    -0.347    
                         clock uncertainty            0.135    -0.213    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.135    -0.470    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.537    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.135    -0.470    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.537    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.135    -0.470    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.537    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.375ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.135    -0.470    
    SLICE_X30Y53         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.541    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.141ns (9.588%)  route 1.330ns (90.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.330     0.840    hci0/uart_blk/rst
    SLICE_X30Y54         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/clk_out1
    SLICE_X30Y54         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.135    -0.470    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.537    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  1.377    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.290ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.290    

Slack (MET) :             11.290ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.290    

Slack (MET) :             11.290ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.290    

Slack (MET) :             11.290ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.290    

Slack (MET) :             11.607ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.456ns (10.297%)  route 3.972ns (89.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.972     3.453    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X31Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 11.607    

Slack (MET) :             11.607ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.456ns (10.297%)  route 3.972ns (89.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.972     3.453    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X31Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 11.607    

Slack (MET) :             11.607ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.456ns (10.297%)  route 3.972ns (89.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.972     3.453    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.135    15.464    
    SLICE_X31Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.059    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 11.607    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.456ns (10.317%)  route 3.964ns (89.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.964     3.444    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y43         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.445    15.117    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y43         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.135    15.465    
    SLICE_X32Y43         FDCE (Recov_fdce_C_CLR)     -0.405    15.060    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.456ns (10.317%)  route 3.964ns (89.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.964     3.444    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y43         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.445    15.117    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y43         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.135    15.465    
    SLICE_X32Y43         FDCE (Recov_fdce_C_CLR)     -0.405    15.060    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.621ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.456ns (10.328%)  route 3.959ns (89.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.959     3.439    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y43         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.445    15.117    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y43         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.135    15.465    
    SLICE_X33Y43         FDCE (Recov_fdce_C_CLR)     -0.405    15.060    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                 11.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.288%)  route 0.630ns (81.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.630     0.141    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y63         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.826    -0.864    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y63         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.275    -0.589    
                         clock uncertainty            0.135    -0.455    
    SLICE_X28Y63         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.550    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.508    -0.347    
                         clock uncertainty            0.135    -0.213    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.508    -0.347    
                         clock uncertainty            0.135    -0.213    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.508    -0.347    
                         clock uncertainty            0.135    -0.213    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism              0.508    -0.347    
                         clock uncertainty            0.135    -0.213    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.305    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.135    -0.470    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.537    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.135    -0.470    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.537    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.135    -0.470    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.537    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.375ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.135    -0.470    
    SLICE_X30Y53         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.541    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.141ns (9.588%)  route 1.330ns (90.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.330     0.840    hci0/uart_blk/rst
    SLICE_X30Y54         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/clk_out1
    SLICE_X30Y54         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.256    -0.604    
                         clock uncertainty            0.135    -0.470    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.537    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  1.377    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.292ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.132    15.467    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.062    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.292    

Slack (MET) :             11.292ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.132    15.467    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.062    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.292    

Slack (MET) :             11.292ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.132    15.467    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.062    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.292    

Slack (MET) :             11.292ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.456ns (9.610%)  route 4.289ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         4.289     3.769    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.132    15.467    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.062    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 11.292    

Slack (MET) :             11.609ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.456ns (10.297%)  route 3.972ns (89.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.972     3.453    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.132    15.467    
    SLICE_X31Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.062    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 11.609    

Slack (MET) :             11.609ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.456ns (10.297%)  route 3.972ns (89.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.972     3.453    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.132    15.467    
    SLICE_X31Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.062    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 11.609    

Slack (MET) :             11.609ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.456ns (10.297%)  route 3.972ns (89.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 15.116 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.972     3.453    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X31Y42         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.444    15.116    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y42         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.484    15.599    
                         clock uncertainty           -0.132    15.467    
    SLICE_X31Y42         FDCE (Recov_fdce_C_CLR)     -0.405    15.062    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                 11.609    

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.456ns (10.317%)  route 3.964ns (89.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.964     3.444    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y43         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.445    15.117    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y43         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.132    15.468    
    SLICE_X32Y43         FDCE (Recov_fdce_C_CLR)     -0.405    15.063    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 11.619    

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.456ns (10.317%)  route 3.964ns (89.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.964     3.444    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X32Y43         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.445    15.117    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y43         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.132    15.468    
    SLICE_X32Y43         FDCE (Recov_fdce_C_CLR)     -0.405    15.063    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 11.619    

Slack (MET) :             11.623ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.456ns (10.328%)  route 3.959ns (89.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.536    -0.976    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.959     3.439    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X33Y43         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        1.445    15.117    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y43         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.132    15.468    
    SLICE_X33Y43         FDCE (Recov_fdce_C_CLR)     -0.405    15.063    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                 11.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.288%)  route 0.630ns (81.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.630     0.141    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y63         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.826    -0.864    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X28Y63         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.275    -0.589    
    SLICE_X28Y63         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.684    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.439    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.439    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.439    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.520     1.031    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X28Y48         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.834    -0.856    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X28Y48         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.439    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.506ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.671    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.506ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.671    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.506ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.671    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.510ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.141ns (9.627%)  route 1.324ns (90.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.324     0.834    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y53         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y53         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X30Y53         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.675    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.512ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.141ns (9.588%)  route 1.330ns (90.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.551    -0.630    clk
    SLICE_X31Y72         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         1.330     0.840    hci0/uart_blk/rst
    SLICE_X30Y54         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7874, routed)        0.829    -0.860    hci0/uart_blk/clk_out1
    SLICE_X30Y54         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.256    -0.604    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.671    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  1.512    





