

================================================================
== Vivado HLS Report for 'bit_reverse25'
================================================================
* Date:           Thu Jul 13 17:33:54 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages_loop.proj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.704 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027| 10.270 us | 10.270 us |  1027|  1027|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bit_reverse_loop  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      56|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      66|    -|
|Register         |        -|      -|      52|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      52|     122|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_164_p2                        |     +    |      0|  0|  18|          11|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln24_fu_158_p2                |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln26_fu_184_p2                |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  56|          40|          31|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  21|          4|    1|          4|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_input_assign_phi_fu_150_p4  |   9|          2|   11|         22|
    |input_assign_reg_146                   |   9|          2|   11|         22|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  66|         14|   26|         54|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_reg_208                        |  11|   0|   11|          0|
    |icmp_ln24_reg_204                |   1|   0|    1|          0|
    |icmp_ln26_reg_213                |   1|   0|    1|          0|
    |icmp_ln26_reg_213_pp0_iter1_reg  |   1|   0|    1|          0|
    |input_assign_reg_146             |  11|   0|   11|          0|
    |zext_ln29_reg_217                |  10|   0|   64|         54|
    |zext_ln29_reg_217_pp0_iter1_reg  |  10|   0|   64|         54|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  52|   0|  160|        108|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_done           | out |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | bit_reverse25 | return value |
|X_R_V_address0    | out |   10|  ap_memory |     X_R_V     |     array    |
|X_R_V_ce0         | out |    1|  ap_memory |     X_R_V     |     array    |
|X_R_V_q0          |  in |   22|  ap_memory |     X_R_V     |     array    |
|X_R_V_address1    | out |   10|  ap_memory |     X_R_V     |     array    |
|X_R_V_ce1         | out |    1|  ap_memory |     X_R_V     |     array    |
|X_R_V_q1          |  in |   22|  ap_memory |     X_R_V     |     array    |
|X_I_V_address0    | out |   10|  ap_memory |     X_I_V     |     array    |
|X_I_V_ce0         | out |    1|  ap_memory |     X_I_V     |     array    |
|X_I_V_q0          |  in |   22|  ap_memory |     X_I_V     |     array    |
|X_I_V_address1    | out |   10|  ap_memory |     X_I_V     |     array    |
|X_I_V_ce1         | out |    1|  ap_memory |     X_I_V     |     array    |
|X_I_V_q1          |  in |   22|  ap_memory |     X_I_V     |     array    |
|OUT_R_V_address0  | out |   10|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_ce0       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_we0       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_d0        | out |   22|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_address1  | out |   10|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_ce1       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_we1       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_d1        | out |   22|  ap_memory |    OUT_R_V    |     array    |
|OUT_I_V_address0  | out |   10|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_ce0       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_we0       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_d0        | out |   22|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_address1  | out |   10|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_ce1       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_we1       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_d1        | out |   22|  ap_memory |    OUT_I_V    |     array    |
+------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 6 [1/1] (0.75ns)   --->   "br label %1" [fft_stages_loop.cpp:24]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%input_assign = phi i11 [ 0, %0 ], [ %i, %bit_reverse_loop_end ]"   --->   Operation 7 'phi' 'input_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.85ns)   --->   "%icmp_ln24 = icmp eq i11 %input_assign, -1024" [fft_stages_loop.cpp:24]   --->   Operation 8 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.94ns)   --->   "%i = add i11 %input_assign, 1" [fft_stages_loop.cpp:24]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %3, label %bit_reverse_loop_begin" [fft_stages_loop.cpp:24]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%reversed = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %input_assign, i32 9, i32 0)" [fft_stages_loop.cpp:11->fft_stages_loop.cpp:25]   --->   Operation 12 'partselect' 'reversed' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i10 %reversed to i11" [fft_stages_loop.cpp:11->fft_stages_loop.cpp:25]   --->   Operation 13 'zext' 'zext_ln11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln26 = icmp ugt i11 %input_assign, %zext_ln11" [fft_stages_loop.cpp:26]   --->   Operation 14 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %bit_reverse_loop_end, label %2" [fft_stages_loop.cpp:26]   --->   Operation 15 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i10 %reversed to i64" [fft_stages_loop.cpp:29]   --->   Operation 16 'zext' 'zext_ln29' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%X_R_V_addr_1 = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %zext_ln29" [fft_stages_loop.cpp:29]   --->   Operation 17 'getelementptr' 'X_R_V_addr_1' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr_1, align 4" [fft_stages_loop.cpp:29]   --->   Operation 18 'load' 'X_R_V_load' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%X_I_V_addr_1 = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %zext_ln29" [fft_stages_loop.cpp:34]   --->   Operation 19 'getelementptr' 'X_I_V_addr_1' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr_1, align 4" [fft_stages_loop.cpp:34]   --->   Operation 20 'load' 'X_I_V_load' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i11 %input_assign to i64" [fft_stages_loop.cpp:28]   --->   Operation 21 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%X_R_V_addr = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %zext_ln28" [fft_stages_loop.cpp:28]   --->   Operation 22 'getelementptr' 'X_R_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (1.35ns)   --->   "%temp_V = load i22* %X_R_V_addr, align 4" [fft_stages_loop.cpp:28]   --->   Operation 23 'load' 'temp_V' <Predicate = (!icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 24 [1/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr_1, align 4" [fft_stages_loop.cpp:29]   --->   Operation 24 'load' 'X_R_V_load' <Predicate = (!icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%OUT_R_V_addr = getelementptr [1024 x i22]* %OUT_R_V, i64 0, i64 %zext_ln28" [fft_stages_loop.cpp:29]   --->   Operation 25 'getelementptr' 'OUT_R_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.35ns)   --->   "store i22 %X_R_V_load, i22* %OUT_R_V_addr, align 4" [fft_stages_loop.cpp:29]   --->   Operation 26 'store' <Predicate = (!icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%X_I_V_addr = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %zext_ln28" [fft_stages_loop.cpp:33]   --->   Operation 27 'getelementptr' 'X_I_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (1.35ns)   --->   "%temp_V_1 = load i22* %X_I_V_addr, align 4" [fft_stages_loop.cpp:33]   --->   Operation 28 'load' 'temp_V_1' <Predicate = (!icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 29 [1/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr_1, align 4" [fft_stages_loop.cpp:34]   --->   Operation 29 'load' 'X_I_V_load' <Predicate = (!icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%OUT_I_V_addr = getelementptr [1024 x i22]* %OUT_I_V, i64 0, i64 %zext_ln28" [fft_stages_loop.cpp:34]   --->   Operation 30 'getelementptr' 'OUT_I_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.35ns)   --->   "store i22 %X_I_V_load, i22* %OUT_I_V_addr, align 4" [fft_stages_loop.cpp:34]   --->   Operation 31 'store' <Predicate = (!icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str4) nounwind" [fft_stages_loop.cpp:24]   --->   Operation 32 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str4)" [fft_stages_loop.cpp:24]   --->   Operation 33 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [fft_stages_loop.cpp:25]   --->   Operation 34 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (1.35ns)   --->   "%temp_V = load i22* %X_R_V_addr, align 4" [fft_stages_loop.cpp:28]   --->   Operation 35 'load' 'temp_V' <Predicate = (!icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%OUT_R_V_addr_1 = getelementptr [1024 x i22]* %OUT_R_V, i64 0, i64 %zext_ln29" [fft_stages_loop.cpp:30]   --->   Operation 36 'getelementptr' 'OUT_R_V_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.35ns)   --->   "store i22 %temp_V, i22* %OUT_R_V_addr_1, align 4" [fft_stages_loop.cpp:30]   --->   Operation 37 'store' <Predicate = (!icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 38 [1/2] (1.35ns)   --->   "%temp_V_1 = load i22* %X_I_V_addr, align 4" [fft_stages_loop.cpp:33]   --->   Operation 38 'load' 'temp_V_1' <Predicate = (!icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%OUT_I_V_addr_1 = getelementptr [1024 x i22]* %OUT_I_V, i64 0, i64 %zext_ln29" [fft_stages_loop.cpp:35]   --->   Operation 39 'getelementptr' 'OUT_I_V_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.35ns)   --->   "store i22 %temp_V_1, i22* %OUT_I_V_addr_1, align 4" [fft_stages_loop.cpp:35]   --->   Operation 40 'store' <Predicate = (!icmp_ln26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %bit_reverse_loop_end" [fft_stages_loop.cpp:36]   --->   Operation 41 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str4, i32 %tmp)" [fft_stages_loop.cpp:37]   --->   Operation 42 'specregionend' 'empty_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [fft_stages_loop.cpp:24]   --->   Operation 43 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [fft_stages_loop.cpp:38]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln24           (br               ) [ 011110]
input_assign      (phi              ) [ 001100]
icmp_ln24         (icmp             ) [ 001110]
empty             (speclooptripcount) [ 000000]
i                 (add              ) [ 011110]
br_ln24           (br               ) [ 000000]
reversed          (partselect       ) [ 000000]
zext_ln11         (zext             ) [ 000000]
icmp_ln26         (icmp             ) [ 001110]
br_ln26           (br               ) [ 000000]
zext_ln29         (zext             ) [ 001110]
X_R_V_addr_1      (getelementptr    ) [ 001100]
X_I_V_addr_1      (getelementptr    ) [ 001100]
zext_ln28         (zext             ) [ 000000]
X_R_V_addr        (getelementptr    ) [ 001010]
X_R_V_load        (load             ) [ 000000]
OUT_R_V_addr      (getelementptr    ) [ 000000]
store_ln29        (store            ) [ 000000]
X_I_V_addr        (getelementptr    ) [ 001010]
X_I_V_load        (load             ) [ 000000]
OUT_I_V_addr      (getelementptr    ) [ 000000]
store_ln34        (store            ) [ 000000]
specloopname_ln24 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 000000]
specpipeline_ln25 (specpipeline     ) [ 000000]
temp_V            (load             ) [ 000000]
OUT_R_V_addr_1    (getelementptr    ) [ 000000]
store_ln30        (store            ) [ 000000]
temp_V_1          (load             ) [ 000000]
OUT_I_V_addr_1    (getelementptr    ) [ 000000]
store_ln35        (store            ) [ 000000]
br_ln36           (br               ) [ 000000]
empty_21          (specregionend    ) [ 000000]
br_ln24           (br               ) [ 011110]
ret_ln38          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_I_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="X_R_V_addr_1_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="22" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="10" slack="0"/>
<pin id="46" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr_1/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="10" slack="0"/>
<pin id="51" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="0" slack="0"/>
<pin id="75" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="76" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="77" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="22" slack="0"/>
<pin id="78" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_V_load/2 temp_V/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="X_I_V_addr_1_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="22" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="10" slack="0"/>
<pin id="59" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr_1/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="0"/>
<pin id="101" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="102" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="22" slack="0"/>
<pin id="104" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_V_load/2 temp_V_1/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="X_R_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="22" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="11" slack="0"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="OUT_R_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="22" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="11" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_V_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="10" slack="0"/>
<pin id="89" dir="0" index="1" bw="22" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="10" slack="0"/>
<pin id="128" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="130" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 store_ln30/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="X_I_V_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="22" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="11" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="OUT_I_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="22" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="11" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_V_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="22" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="140" dir="0" index="4" bw="10" slack="0"/>
<pin id="141" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="143" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 store_ln35/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="OUT_R_V_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="22" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="2"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_V_addr_1/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="OUT_I_V_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="22" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="2"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_V_addr_1/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="input_assign_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="1"/>
<pin id="148" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_assign (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="input_assign_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="11" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_assign/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln24_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="11" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="reversed_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="11" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="0" index="3" bw="1" slack="0"/>
<pin id="175" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="reversed/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln11_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln26_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="0" index="1" bw="11" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln29_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln28_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="1"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="icmp_ln24_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="2"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="213" class="1005" name="icmp_ln26_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="217" class="1005" name="zext_ln29_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="2"/>
<pin id="219" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln29 "/>
</bind>
</comp>

<comp id="223" class="1005" name="X_R_V_addr_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="1"/>
<pin id="225" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr_1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="X_I_V_addr_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="1"/>
<pin id="230" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr_1 "/>
</bind>
</comp>

<comp id="233" class="1005" name="X_R_V_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="1"/>
<pin id="235" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr "/>
</bind>
</comp>

<comp id="238" class="1005" name="X_I_V_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="1"/>
<pin id="240" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="24" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="24" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="49" pin="3"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="62" pin="3"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="49" pin="7"/><net_sink comp="87" pin=4"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="62" pin="7"/><net_sink comp="113" pin=4"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="162"><net_src comp="150" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="150" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="150" pin="4"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="183"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="150" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="180" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="170" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="199"><net_src comp="146" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="207"><net_src comp="158" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="164" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="216"><net_src comp="184" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="190" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="226"><net_src comp="42" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="231"><net_src comp="55" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="236"><net_src comp="68" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="241"><net_src comp="94" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="62" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R_V | {}
	Port: X_I_V | {}
	Port: OUT_R_V | {3 4 }
	Port: OUT_I_V | {3 4 }
 - Input state : 
	Port: bit_reverse25 : X_R_V | {2 3 4 }
	Port: bit_reverse25 : X_I_V | {2 3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
		reversed : 1
		zext_ln11 : 2
		icmp_ln26 : 3
		br_ln26 : 4
		zext_ln29 : 2
		X_R_V_addr_1 : 3
		X_R_V_load : 4
		X_I_V_addr_1 : 3
		X_I_V_load : 4
	State 3
		X_R_V_addr : 1
		temp_V : 2
		OUT_R_V_addr : 1
		store_ln29 : 2
		X_I_V_addr : 1
		temp_V_1 : 2
		OUT_I_V_addr : 1
		store_ln34 : 2
	State 4
		store_ln30 : 1
		store_ln35 : 1
		empty_21 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln24_fu_158 |    0    |    13   |
|          | icmp_ln26_fu_184 |    0    |    13   |
|----------|------------------|---------|---------|
|    add   |     i_fu_164     |    0    |    18   |
|----------|------------------|---------|---------|
|partselect|  reversed_fu_170 |    0    |    0    |
|----------|------------------|---------|---------|
|          | zext_ln11_fu_180 |    0    |    0    |
|   zext   | zext_ln29_fu_190 |    0    |    0    |
|          | zext_ln28_fu_196 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    44   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|X_I_V_addr_1_reg_228|   10   |
| X_I_V_addr_reg_238 |   10   |
|X_R_V_addr_1_reg_223|   10   |
| X_R_V_addr_reg_233 |   10   |
|      i_reg_208     |   11   |
|  icmp_ln24_reg_204 |    1   |
|  icmp_ln26_reg_213 |    1   |
|input_assign_reg_146|   11   |
|  zext_ln29_reg_217 |   64   |
+--------------------+--------+
|        Total       |   128  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_49   |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_49   |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_62   |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_62   |  p2  |   2  |   0  |    0   ||    9    |
| input_assign_reg_146 |  p0  |   2  |  11  |   22   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   62   ||  3.775  ||    45   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   44   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   45   |
|  Register |    -   |   128  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   128  |   89   |
+-----------+--------+--------+--------+
