/*
 *
 * This file is provided under a dual BSD/GPLv2 license.  When using or
 * redistributing this file, you may do so under either license.
 *
 * GPL LICENSE SUMMARY
 *
 * Copyright(c) 2010-2011 Texas Instruments Incorporated,
 * All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
 * The full GNU General Public License is included in this distribution
 * in the file called LICENSE.GPL.
 *
 * BSD LICENSE
 *
 * Copyright(c) 2010-2011 Texas Instruments Incorporated,
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * * Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * * Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *   distribution.
 * * Neither the name of Texas Instruments Incorporated nor the names of
 *   its contributors may be used to endorse or promote products derived
 *   from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
#ifndef _ABE_SM_ADDR_H_
#define _ABE_SM_ADDR_H_
#define init_SM_ADDR                                        0
#define init_SM_ADDR_END                                    399
#define init_SM_sizeof                                      400
#define S_Data0_ADDR                                        400
#define S_Data0_ADDR_END                                    400
#define S_Data0_sizeof                                      1
#define S_Temp_ADDR                                         401
#define S_Temp_ADDR_END                                     401
#define S_Temp_sizeof                                       1
#define S_PhoenixOffset_ADDR                                402
#define S_PhoenixOffset_ADDR_END                            402
#define S_PhoenixOffset_sizeof                              1
#define S_GTarget1_ADDR                                     403
#define S_GTarget1_ADDR_END                                 409
#define S_GTarget1_sizeof                                   7
#define S_Gtarget_DL1_ADDR                                  410
#define S_Gtarget_DL1_ADDR_END                              411
#define S_Gtarget_DL1_sizeof                                2
#define S_Gtarget_DL2_ADDR                                  412
#define S_Gtarget_DL2_ADDR_END                              413
#define S_Gtarget_DL2_sizeof                                2
#define S_Gtarget_Echo_ADDR                                 414
#define S_Gtarget_Echo_ADDR_END                             414
#define S_Gtarget_Echo_sizeof                               1
#define S_Gtarget_SDT_ADDR                                  415
#define S_Gtarget_SDT_ADDR_END                              415
#define S_Gtarget_SDT_sizeof                                1
#define S_Gtarget_VxRec_ADDR                                416
#define S_Gtarget_VxRec_ADDR_END                            417
#define S_Gtarget_VxRec_sizeof                              2
#define S_Gtarget_UL_ADDR                                   418
#define S_Gtarget_UL_ADDR_END                               419
#define S_Gtarget_UL_sizeof                                 2
#define S_Gtarget_BTUL_ADDR                                 420
#define S_Gtarget_BTUL_ADDR_END                             420
#define S_Gtarget_BTUL_sizeof                               1
#define S_GCurrent_ADDR                                     421
#define S_GCurrent_ADDR_END                                 438
#define S_GCurrent_sizeof                                   18
#define S_GAIN_ONE_ADDR                                     439
#define S_GAIN_ONE_ADDR_END                                 439
#define S_GAIN_ONE_sizeof                                   1
#define S_Tones_ADDR                                        440
#define S_Tones_ADDR_END                                    451
#define S_Tones_sizeof                                      12
#define S_VX_DL_ADDR                                        452
#define S_VX_DL_ADDR_END                                    463
#define S_VX_DL_sizeof                                      12
#define S_MM_UL2_ADDR                                       464
#define S_MM_UL2_ADDR_END                                   475
#define S_MM_UL2_sizeof                                     12
#define S_MM_DL_ADDR                                        476
#define S_MM_DL_ADDR_END                                    487
#define S_MM_DL_sizeof                                      12
#define S_DL1_M_Out_ADDR                                    488
#define S_DL1_M_Out_ADDR_END                                499
#define S_DL1_M_Out_sizeof                                  12
#define S_DL2_M_Out_ADDR                                    500
#define S_DL2_M_Out_ADDR_END                                511
#define S_DL2_M_Out_sizeof                                  12
#define S_Echo_M_Out_ADDR                                   512
#define S_Echo_M_Out_ADDR_END                               523
#define S_Echo_M_Out_sizeof                                 12
#define S_SDT_M_Out_ADDR                                    524
#define S_SDT_M_Out_ADDR_END                                535
#define S_SDT_M_Out_sizeof                                  12
#define S_VX_UL_ADDR                                        536
#define S_VX_UL_ADDR_END                                    547
#define S_VX_UL_sizeof                                      12
#define S_VX_UL_M_ADDR                                      548
#define S_VX_UL_M_ADDR_END                                  559
#define S_VX_UL_M_sizeof                                    12
#define S_BT_DL_ADDR                                        560
#define S_BT_DL_ADDR_END                                    571
#define S_BT_DL_sizeof                                      12
#define S_BT_UL_ADDR                                        572
#define S_BT_UL_ADDR_END                                    583
#define S_BT_UL_sizeof                                      12
#define S_BT_DL_8k_ADDR                                     584
#define S_BT_DL_8k_ADDR_END                                 586
#define S_BT_DL_8k_sizeof                                   3
#define S_BT_DL_16k_ADDR                                    587
#define S_BT_DL_16k_ADDR_END                                591
#define S_BT_DL_16k_sizeof                                  5
#define S_BT_UL_8k_ADDR                                     592
#define S_BT_UL_8k_ADDR_END                                 593
#define S_BT_UL_8k_sizeof                                   2
#define S_BT_UL_16k_ADDR                                    594
#define S_BT_UL_16k_ADDR_END                                597
#define S_BT_UL_16k_sizeof                                  4
#define S_SDT_F_ADDR                                        598
#define S_SDT_F_ADDR_END                                    609
#define S_SDT_F_sizeof                                      12
#define S_SDT_F_data_ADDR                                   610
#define S_SDT_F_data_ADDR_END                               618
#define S_SDT_F_data_sizeof                                 9
#define S_MM_DL_OSR_ADDR                                    619
#define S_MM_DL_OSR_ADDR_END                                642
#define S_MM_DL_OSR_sizeof                                  24
#define S_24_zeros_ADDR                                     643
#define S_24_zeros_ADDR_END                                 666
#define S_24_zeros_sizeof                                   24
#define S_DMIC1_ADDR                                        667
#define S_DMIC1_ADDR_END                                    678
#define S_DMIC1_sizeof                                      12
#define S_DMIC2_ADDR                                        679
#define S_DMIC2_ADDR_END                                    690
#define S_DMIC2_sizeof                                      12
#define S_DMIC3_ADDR                                        691
#define S_DMIC3_ADDR_END                                    702
#define S_DMIC3_sizeof                                      12
#define S_AMIC_ADDR                                         703
#define S_AMIC_ADDR_END                                     714
#define S_AMIC_sizeof                                       12
#define S_DMIC1_L_ADDR                                      715
#define S_DMIC1_L_ADDR_END                                  726
#define S_DMIC1_L_sizeof                                    12
#define S_DMIC1_R_ADDR                                      727
#define S_DMIC1_R_ADDR_END                                  738
#define S_DMIC1_R_sizeof                                    12
#define S_DMIC2_L_ADDR                                      739
#define S_DMIC2_L_ADDR_END                                  750
#define S_DMIC2_L_sizeof                                    12
#define S_DMIC2_R_ADDR                                      751
#define S_DMIC2_R_ADDR_END                                  762
#define S_DMIC2_R_sizeof                                    12
#define S_DMIC3_L_ADDR                                      763
#define S_DMIC3_L_ADDR_END                                  774
#define S_DMIC3_L_sizeof                                    12
#define S_DMIC3_R_ADDR                                      775
#define S_DMIC3_R_ADDR_END                                  786
#define S_DMIC3_R_sizeof                                    12
#define S_BT_UL_L_ADDR                                      787
#define S_BT_UL_L_ADDR_END                                  798
#define S_BT_UL_L_sizeof                                    12
#define S_BT_UL_R_ADDR                                      799
#define S_BT_UL_R_ADDR_END                                  810
#define S_BT_UL_R_sizeof                                    12
#define S_AMIC_L_ADDR                                       811
#define S_AMIC_L_ADDR_END                                   822
#define S_AMIC_L_sizeof                                     12
#define S_AMIC_R_ADDR                                       823
#define S_AMIC_R_ADDR_END                                   834
#define S_AMIC_R_sizeof                                     12
#define S_EchoRef_L_ADDR                                    835
#define S_EchoRef_L_ADDR_END                                846
#define S_EchoRef_L_sizeof                                  12
#define S_EchoRef_R_ADDR                                    847
#define S_EchoRef_R_ADDR_END                                858
#define S_EchoRef_R_sizeof                                  12
#define S_MM_DL_L_ADDR                                      859
#define S_MM_DL_L_ADDR_END                                  870
#define S_MM_DL_L_sizeof                                    12
#define S_MM_DL_R_ADDR                                      871
#define S_MM_DL_R_ADDR_END                                  882
#define S_MM_DL_R_sizeof                                    12
#define S_MM_UL_ADDR                                        883
#define S_MM_UL_ADDR_END                                    1002
#define S_MM_UL_sizeof                                      120
#define S_AMIC_96k_ADDR                                     1003
#define S_AMIC_96k_ADDR_END                                 1026
#define S_AMIC_96k_sizeof                                   24
#define S_DMIC0_96k_ADDR                                    1027
#define S_DMIC0_96k_ADDR_END                                1050
#define S_DMIC0_96k_sizeof                                  24
#define S_DMIC1_96k_ADDR                                    1051
#define S_DMIC1_96k_ADDR_END                                1074
#define S_DMIC1_96k_sizeof                                  24
#define S_DMIC2_96k_ADDR                                    1075
#define S_DMIC2_96k_ADDR_END                                1098
#define S_DMIC2_96k_sizeof                                  24
#define S_UL_VX_UL_48_8K_ADDR                               1099
#define S_UL_VX_UL_48_8K_ADDR_END                           1110
#define S_UL_VX_UL_48_8K_sizeof                             12
#define S_UL_VX_UL_48_16K_ADDR                              1111
#define S_UL_VX_UL_48_16K_ADDR_END                          1122
#define S_UL_VX_UL_48_16K_sizeof                            12
#define S_UL_MIC_48K_ADDR                                   1123
#define S_UL_MIC_48K_ADDR_END                               1134
#define S_UL_MIC_48K_sizeof                                 12
#define S_Voice_8k_UL_ADDR                                  1135
#define S_Voice_8k_UL_ADDR_END                              1137
#define S_Voice_8k_UL_sizeof                                3
#define S_Voice_8k_DL_ADDR                                  1138
#define S_Voice_8k_DL_ADDR_END                              1139
#define S_Voice_8k_DL_sizeof                                2
#define S_McPDM_Out1_ADDR                                   1140
#define S_McPDM_Out1_ADDR_END                               1163
#define S_McPDM_Out1_sizeof                                 24
#define S_McPDM_Out2_ADDR                                   1164
#define S_McPDM_Out2_ADDR_END                               1187
#define S_McPDM_Out2_sizeof                                 24
#define S_McPDM_Out3_ADDR                                   1188
#define S_McPDM_Out3_ADDR_END                               1211
#define S_McPDM_Out3_sizeof                                 24
#define S_Voice_16k_UL_ADDR                                 1212
#define S_Voice_16k_UL_ADDR_END                             1216
#define S_Voice_16k_UL_sizeof                               5
#define S_Voice_16k_DL_ADDR                                 1217
#define S_Voice_16k_DL_ADDR_END                             1220
#define S_Voice_16k_DL_sizeof                               4
#define S_XinASRC_DL_VX_ADDR                                1221
#define S_XinASRC_DL_VX_ADDR_END                            1260
#define S_XinASRC_DL_VX_sizeof                              40
#define S_XinASRC_UL_VX_ADDR                                1261
#define S_XinASRC_UL_VX_ADDR_END                            1300
#define S_XinASRC_UL_VX_sizeof                              40
#define S_XinASRC_MM_EXT_IN_ADDR                            1301
#define S_XinASRC_MM_EXT_IN_ADDR_END                        1340
#define S_XinASRC_MM_EXT_IN_sizeof                          40
#define S_VX_REC_ADDR                                       1341
#define S_VX_REC_ADDR_END                                   1352
#define S_VX_REC_sizeof                                     12
#define S_VX_REC_L_ADDR                                     1353
#define S_VX_REC_L_ADDR_END                                 1364
#define S_VX_REC_L_sizeof                                   12
#define S_VX_REC_R_ADDR                                     1365
#define S_VX_REC_R_ADDR_END                                 1376
#define S_VX_REC_R_sizeof                                   12
#define S_DL2_M_L_ADDR                                      1377
#define S_DL2_M_L_ADDR_END                                  1388
#define S_DL2_M_L_sizeof                                    12
#define S_DL2_M_R_ADDR                                      1389
#define S_DL2_M_R_ADDR_END                                  1400
#define S_DL2_M_R_sizeof                                    12
#define S_DL2_M_LR_EQ_data_ADDR                             1401
#define S_DL2_M_LR_EQ_data_ADDR_END                         1425
#define S_DL2_M_LR_EQ_data_sizeof                           25
#define S_DL1_M_EQ_data_ADDR                                1426
#define S_DL1_M_EQ_data_ADDR_END                            1450
#define S_DL1_M_EQ_data_sizeof                              25
#define S_EARP_48_96_LP_data_ADDR                           1451
#define S_EARP_48_96_LP_data_ADDR_END                       1465
#define S_EARP_48_96_LP_data_sizeof                         15
#define S_IHF_48_96_LP_data_ADDR                            1466
#define S_IHF_48_96_LP_data_ADDR_END                        1480
#define S_IHF_48_96_LP_data_sizeof                          15
#define S_VX_UL_8_TEMP_ADDR                                 1481
#define S_VX_UL_8_TEMP_ADDR_END                             1482
#define S_VX_UL_8_TEMP_sizeof                               2
#define S_VX_UL_16_TEMP_ADDR                                1483
#define S_VX_UL_16_TEMP_ADDR_END                            1486
#define S_VX_UL_16_TEMP_sizeof                              4
#define S_VX_DL_8_48_LP_data_ADDR                           1487
#define S_VX_DL_8_48_LP_data_ADDR_END                       1499
#define S_VX_DL_8_48_LP_data_sizeof                         13
#define S_VX_DL_8_48_HP_data_ADDR                           1500
#define S_VX_DL_8_48_HP_data_ADDR_END                       1506
#define S_VX_DL_8_48_HP_data_sizeof                         7
#define S_VX_DL_16_48_LP_data_ADDR                          1507
#define S_VX_DL_16_48_LP_data_ADDR_END                      1519
#define S_VX_DL_16_48_LP_data_sizeof                        13
#define S_VX_DL_16_48_HP_data_ADDR                          1520
#define S_VX_DL_16_48_HP_data_ADDR_END                      1524
#define S_VX_DL_16_48_HP_data_sizeof                        5
#define S_VX_UL_48_8_LP_data_ADDR                           1525
#define S_VX_UL_48_8_LP_data_ADDR_END                       1537
#define S_VX_UL_48_8_LP_data_sizeof                         13
#define S_VX_UL_48_8_HP_data_ADDR                           1538
#define S_VX_UL_48_8_HP_data_ADDR_END                       1544
#define S_VX_UL_48_8_HP_data_sizeof                         7
#define S_VX_UL_48_16_LP_data_ADDR                          1545
#define S_VX_UL_48_16_LP_data_ADDR_END                      1557
#define S_VX_UL_48_16_LP_data_sizeof                        13
#define S_VX_UL_48_16_HP_data_ADDR                          1558
#define S_VX_UL_48_16_HP_data_ADDR_END                      1562
#define S_VX_UL_48_16_HP_data_sizeof                        5
#define S_BT_UL_8_48_LP_data_ADDR                           1563
#define S_BT_UL_8_48_LP_data_ADDR_END                       1575
#define S_BT_UL_8_48_LP_data_sizeof                         13
#define S_BT_UL_8_48_HP_data_ADDR                           1576
#define S_BT_UL_8_48_HP_data_ADDR_END                       1582
#define S_BT_UL_8_48_HP_data_sizeof                         7
#define S_BT_UL_16_48_LP_data_ADDR                          1583
#define S_BT_UL_16_48_LP_data_ADDR_END                      1595
#define S_BT_UL_16_48_LP_data_sizeof                        13
#define S_BT_UL_16_48_HP_data_ADDR                          1596
#define S_BT_UL_16_48_HP_data_ADDR_END                      1600
#define S_BT_UL_16_48_HP_data_sizeof                        5
#define S_BT_DL_48_8_LP_data_ADDR                           1601
#define S_BT_DL_48_8_LP_data_ADDR_END                       1613
#define S_BT_DL_48_8_LP_data_sizeof                         13
#define S_BT_DL_48_8_HP_data_ADDR                           1614
#define S_BT_DL_48_8_HP_data_ADDR_END                       1620
#define S_BT_DL_48_8_HP_data_sizeof                         7
#define S_BT_DL_48_16_LP_data_ADDR                          1621
#define S_BT_DL_48_16_LP_data_ADDR_END                      1633
#define S_BT_DL_48_16_LP_data_sizeof                        13
#define S_BT_DL_48_16_HP_data_ADDR                          1634
#define S_BT_DL_48_16_HP_data_ADDR_END                      1638
#define S_BT_DL_48_16_HP_data_sizeof                        5
#define S_ECHO_REF_48_8_LP_data_ADDR                        1639
#define S_ECHO_REF_48_8_LP_data_ADDR_END                    1651
#define S_ECHO_REF_48_8_LP_data_sizeof                      13
#define S_ECHO_REF_48_8_HP_data_ADDR                        1652
#define S_ECHO_REF_48_8_HP_data_ADDR_END                    1658
#define S_ECHO_REF_48_8_HP_data_sizeof                      7
#define S_ECHO_REF_48_16_LP_data_ADDR                       1659
#define S_ECHO_REF_48_16_LP_data_ADDR_END                   1671
#define S_ECHO_REF_48_16_LP_data_sizeof                     13
#define S_ECHO_REF_48_16_HP_data_ADDR                       1672
#define S_ECHO_REF_48_16_HP_data_ADDR_END                   1676
#define S_ECHO_REF_48_16_HP_data_sizeof                     5
#define S_XinASRC_ECHO_REF_ADDR                             1677
#define S_XinASRC_ECHO_REF_ADDR_END                         1716
#define S_XinASRC_ECHO_REF_sizeof                           40
#define S_ECHO_REF_16K_ADDR                                 1717
#define S_ECHO_REF_16K_ADDR_END                             1721
#define S_ECHO_REF_16K_sizeof                               5
#define S_ECHO_REF_8K_ADDR                                  1722
#define S_ECHO_REF_8K_ADDR_END                              1724
#define S_ECHO_REF_8K_sizeof                                3
#define S_DL1_EQ_ADDR                                       1725
#define S_DL1_EQ_ADDR_END                                   1736
#define S_DL1_EQ_sizeof                                     12
#define S_DL2_EQ_ADDR                                       1737
#define S_DL2_EQ_ADDR_END                                   1748
#define S_DL2_EQ_sizeof                                     12
#define S_DL1_GAIN_out_ADDR                                 1749
#define S_DL1_GAIN_out_ADDR_END                             1760
#define S_DL1_GAIN_out_sizeof                               12
#define S_DL2_GAIN_out_ADDR                                 1761
#define S_DL2_GAIN_out_ADDR_END                             1772
#define S_DL2_GAIN_out_sizeof                               12
#define S_DC_HS_ADDR                                        1773
#define S_DC_HS_ADDR_END                                    1773
#define S_DC_HS_sizeof                                      1
#define S_DC_HF_ADDR                                        1774
#define S_DC_HF_ADDR_END                                    1774
#define S_DC_HF_sizeof                                      1
#define S_VIBRA_ADDR                                        1775
#define S_VIBRA_ADDR_END                                    1780
#define S_VIBRA_sizeof                                      6
#define S_Vibra2_in_ADDR                                    1781
#define S_Vibra2_in_ADDR_END                                1786
#define S_Vibra2_in_sizeof                                  6
#define S_Vibra2_addr_ADDR                                  1787
#define S_Vibra2_addr_ADDR_END                              1787
#define S_Vibra2_addr_sizeof                                1
#define S_VibraCtrl_forRightSM_ADDR                         1788
#define S_VibraCtrl_forRightSM_ADDR_END                     1811
#define S_VibraCtrl_forRightSM_sizeof                       24
#define S_Rnoise_mem_ADDR                                   1812
#define S_Rnoise_mem_ADDR_END                               1812
#define S_Rnoise_mem_sizeof                                 1
#define S_Ctrl_ADDR                                         1813
#define S_Ctrl_ADDR_END                                     1830
#define S_Ctrl_sizeof                                       18
#define S_Vibra1_in_ADDR                                    1831
#define S_Vibra1_in_ADDR_END                                1836
#define S_Vibra1_in_sizeof                                  6
#define S_Vibra1_temp_ADDR                                  1837
#define S_Vibra1_temp_ADDR_END                              1860
#define S_Vibra1_temp_sizeof                                24
#define S_VibraCtrl_forLeftSM_ADDR                          1861
#define S_VibraCtrl_forLeftSM_ADDR_END                      1884
#define S_VibraCtrl_forLeftSM_sizeof                        24
#define S_Vibra1_mem_ADDR                                   1885
#define S_Vibra1_mem_ADDR_END                               1895
#define S_Vibra1_mem_sizeof                                 11
#define S_VibraCtrl_Stereo_ADDR                             1896
#define S_VibraCtrl_Stereo_ADDR_END                         1919
#define S_VibraCtrl_Stereo_sizeof                           24
#define S_AMIC_96_48_data_ADDR                              1920
#define S_AMIC_96_48_data_ADDR_END                          1938
#define S_AMIC_96_48_data_sizeof                            19
#define S_DMIC0_96_48_data_ADDR                             1939
#define S_DMIC0_96_48_data_ADDR_END                         1957
#define S_DMIC0_96_48_data_sizeof                           19
#define S_DMIC1_96_48_data_ADDR                             1958
#define S_DMIC1_96_48_data_ADDR_END                         1976
#define S_DMIC1_96_48_data_sizeof                           19
#define S_DMIC2_96_48_data_ADDR                             1977
#define S_DMIC2_96_48_data_ADDR_END                         1995
#define S_DMIC2_96_48_data_sizeof                           19
#define S_DBG_8K_PATTERN_ADDR                               1996
#define S_DBG_8K_PATTERN_ADDR_END                           1997
#define S_DBG_8K_PATTERN_sizeof                             2
#define S_DBG_16K_PATTERN_ADDR                              1998
#define S_DBG_16K_PATTERN_ADDR_END                          2001
#define S_DBG_16K_PATTERN_sizeof                            4
#define S_DBG_24K_PATTERN_ADDR                              2002
#define S_DBG_24K_PATTERN_ADDR_END                          2007
#define S_DBG_24K_PATTERN_sizeof                            6
#define S_DBG_48K_PATTERN_ADDR                              2008
#define S_DBG_48K_PATTERN_ADDR_END                          2019
#define S_DBG_48K_PATTERN_sizeof                            12
#define S_DBG_96K_PATTERN_ADDR                              2020
#define S_DBG_96K_PATTERN_ADDR_END                          2043
#define S_DBG_96K_PATTERN_sizeof                            24
#define S_MM_EXT_IN_ADDR                                    2044
#define S_MM_EXT_IN_ADDR_END                                2055
#define S_MM_EXT_IN_sizeof                                  12
#define S_MM_EXT_IN_L_ADDR                                  2056
#define S_MM_EXT_IN_L_ADDR_END                              2067
#define S_MM_EXT_IN_L_sizeof                                12
#define S_MM_EXT_IN_R_ADDR                                  2068
#define S_MM_EXT_IN_R_ADDR_END                              2079
#define S_MM_EXT_IN_R_sizeof                                12
#define S_MIC4_ADDR                                         2080
#define S_MIC4_ADDR_END                                     2091
#define S_MIC4_sizeof                                       12
#define S_MIC4_L_ADDR                                       2092
#define S_MIC4_L_ADDR_END                                   2103
#define S_MIC4_L_sizeof                                     12
#define S_SATURATION_7FFF_ADDR                              2104
#define S_SATURATION_7FFF_ADDR_END                          2104
#define S_SATURATION_7FFF_sizeof                            1
#define S_SATURATION_ADDR                                   2105
#define S_SATURATION_ADDR_END                               2105
#define S_SATURATION_sizeof                                 1
#define S_XinASRC_BT_UL_ADDR                                2106
#define S_XinASRC_BT_UL_ADDR_END                            2145
#define S_XinASRC_BT_UL_sizeof                              40
#define S_XinASRC_BT_DL_ADDR                                2146
#define S_XinASRC_BT_DL_ADDR_END                            2185
#define S_XinASRC_BT_DL_sizeof                              40
#define S_BT_DL_8k_TEMP_ADDR                                2186
#define S_BT_DL_8k_TEMP_ADDR_END                            2187
#define S_BT_DL_8k_TEMP_sizeof                              2
#define S_BT_DL_16k_TEMP_ADDR                               2188
#define S_BT_DL_16k_TEMP_ADDR_END                           2191
#define S_BT_DL_16k_TEMP_sizeof                             4
#define S_VX_DL_8_48_OSR_LP_data_ADDR                       2192
#define S_VX_DL_8_48_OSR_LP_data_ADDR_END                   2219
#define S_VX_DL_8_48_OSR_LP_data_sizeof                     28
#define S_BT_UL_8_48_OSR_LP_data_ADDR                       2220
#define S_BT_UL_8_48_OSR_LP_data_ADDR_END                   2247
#define S_BT_UL_8_48_OSR_LP_data_sizeof                     28
#define S_MM_DL_44P1_ADDR                                   2248
#define S_MM_DL_44P1_ADDR_END                               2343
#define S_MM_DL_44P1_sizeof                                 96
#define S_TONES_44P1_ADDR                                   2344
#define S_TONES_44P1_ADDR_END                               2439
#define S_TONES_44P1_sizeof                                 96
#define S_MM_DL_44P1_XK_ADDR                                2440
#define S_MM_DL_44P1_XK_ADDR_END                            2441
#define S_MM_DL_44P1_XK_sizeof                              2
#define S_TONES_44P1_XK_ADDR                                2442
#define S_TONES_44P1_XK_ADDR_END                            2443
#define S_TONES_44P1_XK_sizeof                              2
#define S_SRC_44P1_MULFAC1_ADDR                             2444
#define S_SRC_44P1_MULFAC1_ADDR_END                         2444
#define S_SRC_44P1_MULFAC1_sizeof                           1
#define S_SATURATION_EQ_ADDR                                2445
#define S_SATURATION_EQ_ADDR_END                            2445
#define S_SATURATION_EQ_sizeof                              1
#define S_BT_DL_48_8_LP_NEW_data_ADDR                       2446
#define S_BT_DL_48_8_LP_NEW_data_ADDR_END                   2462
#define S_BT_DL_48_8_LP_NEW_data_sizeof                     17
#define S_BT_DL_8_48_OSR_LP_data_ADDR                       2463
#define S_BT_DL_8_48_OSR_LP_data_ADDR_END                   2583
#define S_BT_DL_8_48_OSR_LP_data_sizeof                     121
#define S_VX_UL_48_8_LP_NEW_data_ADDR                       2584
#define S_VX_UL_48_8_LP_NEW_data_ADDR_END                   2600
#define S_VX_UL_48_8_LP_NEW_data_sizeof                     17
#define S_VX_UL_8_48_OSR_LP_data_ADDR                       2601
#define S_VX_UL_8_48_OSR_LP_data_ADDR_END                   2721
#define S_VX_UL_8_48_OSR_LP_data_sizeof                     121
#define S_EARP_48_96_LP_NEW_data_ADDR                       2722
#define S_EARP_48_96_LP_NEW_data_ADDR_END                   2740
#define S_EARP_48_96_LP_NEW_data_sizeof                     19
#define S_IHF_48_96_LP_NEW_data_ADDR                        2741
#define S_IHF_48_96_LP_NEW_data_ADDR_END                    2759
#define S_IHF_48_96_LP_NEW_data_sizeof                      19
#endif /* _ABESM_ADDR_H_ */
