 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 04:52:42 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[5]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[5]/QN (DFFR_X2)                            0.4121     0.4121 f
  U817/ZN (INV_X8)                                      0.1816     0.5936 r
  U1085/ZN (XNOR2_X2)                                   0.3197     0.9133 r
  U1086/ZN (XNOR2_X2)                                   0.3359     1.2492 r
  U1025/ZN (XNOR2_X2)                                   0.3188     1.5680 r
  U688/ZN (NAND3_X2)                                    0.1228     1.6908 f
  U687/ZN (NAND3_X1)                                    0.1533     1.8442 r
  U683/ZN (NAND2_X2)                                    0.0742     1.9184 f
  U530/ZN (INV_X2)                                      0.0780     1.9963 r
  U1101/ZN (AOI21_X2)                                   0.0592     2.0556 f
  dut_sram_write_data_reg[13]/D (DFF_X2)                0.0000     2.0556 f
  data arrival time                                                2.0556

  clock clk (rise edge)                                 2.4300     2.4300
  clock network delay (ideal)                           0.0000     2.4300
  clock uncertainty                                    -0.0500     2.3800
  dut_sram_write_data_reg[13]/CK (DFF_X2)               0.0000     2.3800 r
  library setup time                                   -0.3244     2.0556
  data required time                                               2.0556
  --------------------------------------------------------------------------
  data required time                                               2.0556
  data arrival time                                               -2.0556
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                    0.0000


1
