package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import(
	"unsafe"
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
)

// CUDA handle for addspin2beff kernel
var addspin2beff_code cu.Function

// Stores the arguments for addspin2beff kernel invocation
type addspin2beff_args_t struct{
	 arg_tx unsafe.Pointer
	 arg_ty unsafe.Pointer
	 arg_tz unsafe.Pointer
	 arg_mx unsafe.Pointer
	 arg_my unsafe.Pointer
	 arg_mz unsafe.Pointer
	 arg_dst_sin_x unsafe.Pointer
	 arg_dst_sin_y unsafe.Pointer
	 arg_dst_sin_z unsafe.Pointer
	 arg_dst_cos_x unsafe.Pointer
	 arg_dst_cos_y unsafe.Pointer
	 arg_dst_cos_z unsafe.Pointer
	 arg_cell_sum unsafe.Pointer
	 arg_wc unsafe.Pointer
	 arg_wc_mul float32
	 arg_msat unsafe.Pointer
	 arg_msat_mul float32
	 arg_brms_x unsafe.Pointer
	 arg_brmsx_mul float32
	 arg_brms_y unsafe.Pointer
	 arg_brmsy_mul float32
	 arg_brms_z unsafe.Pointer
	 arg_brmsz_mul float32
	 arg_delta_time float32
	 arg_ctime float32
	 arg_vol float32
	 arg_Nx int
	 arg_Ny int
	 arg_Nz int
	 arg_PBC byte
	 argptr [30]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for addspin2beff kernel invocation
var addspin2beff_args addspin2beff_args_t

func init(){
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	 addspin2beff_args.argptr[0] = unsafe.Pointer(&addspin2beff_args.arg_tx)
	 addspin2beff_args.argptr[1] = unsafe.Pointer(&addspin2beff_args.arg_ty)
	 addspin2beff_args.argptr[2] = unsafe.Pointer(&addspin2beff_args.arg_tz)
	 addspin2beff_args.argptr[3] = unsafe.Pointer(&addspin2beff_args.arg_mx)
	 addspin2beff_args.argptr[4] = unsafe.Pointer(&addspin2beff_args.arg_my)
	 addspin2beff_args.argptr[5] = unsafe.Pointer(&addspin2beff_args.arg_mz)
	 addspin2beff_args.argptr[6] = unsafe.Pointer(&addspin2beff_args.arg_dst_sin_x)
	 addspin2beff_args.argptr[7] = unsafe.Pointer(&addspin2beff_args.arg_dst_sin_y)
	 addspin2beff_args.argptr[8] = unsafe.Pointer(&addspin2beff_args.arg_dst_sin_z)
	 addspin2beff_args.argptr[9] = unsafe.Pointer(&addspin2beff_args.arg_dst_cos_x)
	 addspin2beff_args.argptr[10] = unsafe.Pointer(&addspin2beff_args.arg_dst_cos_y)
	 addspin2beff_args.argptr[11] = unsafe.Pointer(&addspin2beff_args.arg_dst_cos_z)
	 addspin2beff_args.argptr[12] = unsafe.Pointer(&addspin2beff_args.arg_cell_sum)
	 addspin2beff_args.argptr[13] = unsafe.Pointer(&addspin2beff_args.arg_wc)
	 addspin2beff_args.argptr[14] = unsafe.Pointer(&addspin2beff_args.arg_wc_mul)
	 addspin2beff_args.argptr[15] = unsafe.Pointer(&addspin2beff_args.arg_msat)
	 addspin2beff_args.argptr[16] = unsafe.Pointer(&addspin2beff_args.arg_msat_mul)
	 addspin2beff_args.argptr[17] = unsafe.Pointer(&addspin2beff_args.arg_brms_x)
	 addspin2beff_args.argptr[18] = unsafe.Pointer(&addspin2beff_args.arg_brmsx_mul)
	 addspin2beff_args.argptr[19] = unsafe.Pointer(&addspin2beff_args.arg_brms_y)
	 addspin2beff_args.argptr[20] = unsafe.Pointer(&addspin2beff_args.arg_brmsy_mul)
	 addspin2beff_args.argptr[21] = unsafe.Pointer(&addspin2beff_args.arg_brms_z)
	 addspin2beff_args.argptr[22] = unsafe.Pointer(&addspin2beff_args.arg_brmsz_mul)
	 addspin2beff_args.argptr[23] = unsafe.Pointer(&addspin2beff_args.arg_delta_time)
	 addspin2beff_args.argptr[24] = unsafe.Pointer(&addspin2beff_args.arg_ctime)
	 addspin2beff_args.argptr[25] = unsafe.Pointer(&addspin2beff_args.arg_vol)
	 addspin2beff_args.argptr[26] = unsafe.Pointer(&addspin2beff_args.arg_Nx)
	 addspin2beff_args.argptr[27] = unsafe.Pointer(&addspin2beff_args.arg_Ny)
	 addspin2beff_args.argptr[28] = unsafe.Pointer(&addspin2beff_args.arg_Nz)
	 addspin2beff_args.argptr[29] = unsafe.Pointer(&addspin2beff_args.arg_PBC)
	 }

// Wrapper for addspin2beff CUDA kernel, asynchronous.
func k_addspin2beff_async ( tx unsafe.Pointer, ty unsafe.Pointer, tz unsafe.Pointer, mx unsafe.Pointer, my unsafe.Pointer, mz unsafe.Pointer, dst_sin_x unsafe.Pointer, dst_sin_y unsafe.Pointer, dst_sin_z unsafe.Pointer, dst_cos_x unsafe.Pointer, dst_cos_y unsafe.Pointer, dst_cos_z unsafe.Pointer, cell_sum unsafe.Pointer, wc unsafe.Pointer, wc_mul float32, msat unsafe.Pointer, msat_mul float32, brms_x unsafe.Pointer, brmsx_mul float32, brms_y unsafe.Pointer, brmsy_mul float32, brms_z unsafe.Pointer, brmsz_mul float32, delta_time float32, ctime float32, vol float32, Nx int, Ny int, Nz int, PBC byte,  cfg *config) {
	if Synchronous{ // debug
		Sync()
		timer.Start("addspin2beff")
	}

	addspin2beff_args.Lock()
	defer addspin2beff_args.Unlock()

	if addspin2beff_code == 0{
		addspin2beff_code = fatbinLoad(addspin2beff_map, "addspin2beff")
	}

	 addspin2beff_args.arg_tx = tx
	 addspin2beff_args.arg_ty = ty
	 addspin2beff_args.arg_tz = tz
	 addspin2beff_args.arg_mx = mx
	 addspin2beff_args.arg_my = my
	 addspin2beff_args.arg_mz = mz
	 addspin2beff_args.arg_dst_sin_x = dst_sin_x
	 addspin2beff_args.arg_dst_sin_y = dst_sin_y
	 addspin2beff_args.arg_dst_sin_z = dst_sin_z
	 addspin2beff_args.arg_dst_cos_x = dst_cos_x
	 addspin2beff_args.arg_dst_cos_y = dst_cos_y
	 addspin2beff_args.arg_dst_cos_z = dst_cos_z
	 addspin2beff_args.arg_cell_sum = cell_sum
	 addspin2beff_args.arg_wc = wc
	 addspin2beff_args.arg_wc_mul = wc_mul
	 addspin2beff_args.arg_msat = msat
	 addspin2beff_args.arg_msat_mul = msat_mul
	 addspin2beff_args.arg_brms_x = brms_x
	 addspin2beff_args.arg_brmsx_mul = brmsx_mul
	 addspin2beff_args.arg_brms_y = brms_y
	 addspin2beff_args.arg_brmsy_mul = brmsy_mul
	 addspin2beff_args.arg_brms_z = brms_z
	 addspin2beff_args.arg_brmsz_mul = brmsz_mul
	 addspin2beff_args.arg_delta_time = delta_time
	 addspin2beff_args.arg_ctime = ctime
	 addspin2beff_args.arg_vol = vol
	 addspin2beff_args.arg_Nx = Nx
	 addspin2beff_args.arg_Ny = Ny
	 addspin2beff_args.arg_Nz = Nz
	 addspin2beff_args.arg_PBC = PBC
	

	args := addspin2beff_args.argptr[:]
	cu.LaunchKernel(addspin2beff_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous{ // debug
		Sync()
		timer.Stop("addspin2beff")
	}
}

// maps compute capability on PTX code for addspin2beff kernel.
var addspin2beff_map = map[int]string{ 0: "" ,
30: addspin2beff_ptx_30 ,
35: addspin2beff_ptx_35 ,
37: addspin2beff_ptx_37 ,
50: addspin2beff_ptx_50 ,
52: addspin2beff_ptx_52 ,
53: addspin2beff_ptx_53 ,
60: addspin2beff_ptx_60 ,
61: addspin2beff_ptx_61 ,
70: addspin2beff_ptx_70 ,
75: addspin2beff_ptx_75  }

// addspin2beff PTX code for various compute capabilities.
const(
  addspin2beff_ptx_30 = `
.version 6.4
.target sm_30
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .u64 addspin2beff_param_13,
	.param .f32 addspin2beff_param_14,
	.param .u64 addspin2beff_param_15,
	.param .f32 addspin2beff_param_16,
	.param .u64 addspin2beff_param_17,
	.param .f32 addspin2beff_param_18,
	.param .u64 addspin2beff_param_19,
	.param .f32 addspin2beff_param_20,
	.param .u64 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .f32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u32 addspin2beff_param_28,
	.param .u8 addspin2beff_param_29
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<40>;
	.reg .f32 	%f<160>;
	.reg .b32 	%r<228>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<80>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [addspin2beff_param_0];
	ld.param.u64 	%rd14, [addspin2beff_param_1];
	ld.param.u64 	%rd15, [addspin2beff_param_2];
	ld.param.u64 	%rd16, [addspin2beff_param_3];
	ld.param.u64 	%rd17, [addspin2beff_param_4];
	ld.param.u64 	%rd18, [addspin2beff_param_5];
	ld.param.u64 	%rd19, [addspin2beff_param_6];
	ld.param.u64 	%rd20, [addspin2beff_param_9];
	ld.param.u64 	%rd21, [addspin2beff_param_12];
	ld.param.u64 	%rd22, [addspin2beff_param_13];
	ld.param.f32 	%f140, [addspin2beff_param_14];
	ld.param.u64 	%rd23, [addspin2beff_param_15];
	ld.param.f32 	%f141, [addspin2beff_param_16];
	ld.param.u64 	%rd24, [addspin2beff_param_17];
	ld.param.f32 	%f142, [addspin2beff_param_18];
	ld.param.u64 	%rd25, [addspin2beff_param_19];
	ld.param.f32 	%f143, [addspin2beff_param_20];
	ld.param.u64 	%rd26, [addspin2beff_param_21];
	ld.param.f32 	%f144, [addspin2beff_param_22];
	ld.param.f32 	%f61, [addspin2beff_param_23];
	ld.param.f32 	%f62, [addspin2beff_param_24];
	ld.param.f32 	%f63, [addspin2beff_param_25];
	ld.param.u32 	%r75, [addspin2beff_param_26];
	ld.param.u32 	%r76, [addspin2beff_param_27];
	ld.param.u32 	%r77, [addspin2beff_param_28];
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %ctaid.x;
	mov.u32 	%r80, %tid.x;
	mad.lo.s32 	%r1, %r78, %r79, %r80;
	mov.u32 	%r81, %ntid.y;
	mov.u32 	%r82, %ctaid.y;
	mov.u32 	%r83, %tid.y;
	mad.lo.s32 	%r2, %r81, %r82, %r83;
	mov.u32 	%r84, %ntid.z;
	mov.u32 	%r85, %ctaid.z;
	mov.u32 	%r86, %tid.z;
	mad.lo.s32 	%r3, %r84, %r85, %r86;
	setp.ge.s32	%p1, %r2, %r76;
	setp.ge.s32	%p2, %r1, %r75;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r77;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_64;

	mad.lo.s32 	%r87, %r3, %r76, %r2;
	mad.lo.s32 	%r4, %r87, %r75, %r1;
	setp.eq.s64	%p6, %rd22, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd27, %rd22;
	mul.wide.s32 	%rd28, %r4, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.f32 	%f64, [%rd29];
	mul.f32 	%f140, %f64, %f140;

BB0_3:
	setp.eq.s64	%p7, %rd23, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd30, %rd23;
	mul.wide.s32 	%rd31, %r4, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.f32 	%f65, [%rd32];
	mul.f32 	%f141, %f65, %f141;

BB0_5:
	setp.eq.s64	%p8, %rd24, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd33, %rd24;
	mul.wide.s32 	%rd34, %r4, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.f32 	%f66, [%rd35];
	mul.f32 	%f142, %f66, %f142;

BB0_7:
	setp.eq.s64	%p9, %rd25, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd36, %rd25;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.f32 	%f67, [%rd38];
	mul.f32 	%f143, %f67, %f143;

BB0_9:
	setp.eq.s64	%p10, %rd26, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd39, %rd26;
	mul.wide.s32 	%rd40, %r4, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.f32 	%f68, [%rd41];
	mul.f32 	%f144, %f68, %f144;

BB0_11:
	cvt.f64.f32	%fd1, %f61;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	setp.eq.s64	%p11, %rd16, 0;
	mov.f32 	%f145, %f142;
	@%p11 bra 	BB0_13;

	cvta.to.global.u64 	%rd42, %rd16;
	mul.wide.s32 	%rd43, %r4, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.f32 	%f69, [%rd44];
	mul.f32 	%f145, %f142, %f69;

BB0_13:
	setp.eq.s64	%p12, %rd17, 0;
	mov.f32 	%f146, %f143;
	@%p12 bra 	BB0_15;

	cvta.to.global.u64 	%rd45, %rd17;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.f32 	%f70, [%rd47];
	mul.f32 	%f146, %f143, %f70;

BB0_15:
	setp.eq.s64	%p13, %rd18, 0;
	mov.f32 	%f147, %f144;
	@%p13 bra 	BB0_17;

	cvta.to.global.u64 	%rd48, %rd18;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.f32 	%f71, [%rd50];
	mul.f32 	%f147, %f144, %f71;

BB0_17:
	cvta.to.global.u64 	%rd51, %rd21;
	add.f32 	%f72, %f145, %f146;
	add.f32 	%f73, %f72, %f147;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.f32 	%f74, [%rd53];
	add.f32 	%f18, %f74, %f73;
	st.global.f32 	[%rd53], %f18;
	mul.f32 	%f154, %f140, %f62;
	abs.f32 	%f20, %f154;
	setp.neu.f32	%p14, %f20, 0f7F800000;
	mov.f32 	%f148, %f154;
	@%p14 bra 	BB0_19;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f148, %f154, %f75;

BB0_19:
	mul.f32 	%f76, %f148, 0f3F22F983;
	cvt.rni.s32.f32	%r217, %f76;
	cvt.rn.f32.s32	%f77, %r217;
	neg.f32 	%f78, %f77;
	mov.f32 	%f79, 0f3FC90FDA;
	fma.rn.f32 	%f80, %f78, %f79, %f148;
	mov.f32 	%f81, 0f33A22168;
	fma.rn.f32 	%f82, %f78, %f81, %f80;
	mov.f32 	%f83, 0f27C234C5;
	fma.rn.f32 	%f149, %f78, %f83, %f82;
	abs.f32 	%f84, %f148;
	setp.leu.f32	%p15, %f84, 0f47CE4780;
	@%p15 bra 	BB0_30;

	mov.b32 	 %r6, %f148;
	shl.b32 	%r90, %r6, 8;
	or.b32  	%r7, %r90, -2147483648;
	add.u64 	%rd55, %SP, 0;
	add.u64 	%rd77, %SPL, 0;
	mov.u32 	%r209, 0;
	mov.u64 	%rd76, __cudart_i2opi_f;
	mov.u32 	%r208, -6;

BB0_21:
	.pragma "nounroll";
	ld.const.u32 	%r93, [%rd76];
	// inline asm
	{
	mad.lo.cc.u32   %r91, %r93, %r7, %r209;
	madc.hi.u32     %r209, %r93, %r7,  0;
	}
	// inline asm
	st.local.u32 	[%rd77], %r91;
	add.s64 	%rd77, %rd77, 4;
	add.s64 	%rd76, %rd76, 4;
	add.s32 	%r208, %r208, 1;
	setp.ne.s32	%p16, %r208, 0;
	@%p16 bra 	BB0_21;

	bfe.u32 	%r96, %r6, 23, 8;
	add.s32 	%r97, %r96, -128;
	shr.u32 	%r98, %r97, 5;
	and.b32  	%r12, %r6, -2147483648;
	cvta.to.local.u64 	%rd57, %rd55;
	st.local.u32 	[%rd57+24], %r209;
	bfe.u32 	%r13, %r6, 23, 5;
	mov.u32 	%r99, 6;
	sub.s32 	%r100, %r99, %r98;
	mul.wide.s32 	%rd58, %r100, 4;
	add.s64 	%rd6, %rd57, %rd58;
	ld.local.u32 	%r210, [%rd6];
	ld.local.u32 	%r211, [%rd6+-4];
	setp.eq.s32	%p17, %r13, 0;
	@%p17 bra 	BB0_24;

	mov.u32 	%r101, 32;
	sub.s32 	%r102, %r101, %r13;
	shr.u32 	%r103, %r211, %r102;
	shl.b32 	%r104, %r210, %r13;
	add.s32 	%r210, %r103, %r104;
	ld.local.u32 	%r105, [%rd6+-8];
	shr.u32 	%r106, %r105, %r102;
	shl.b32 	%r107, %r211, %r13;
	add.s32 	%r211, %r106, %r107;

BB0_24:
	shr.u32 	%r108, %r211, 30;
	shl.b32 	%r109, %r210, 2;
	add.s32 	%r212, %r108, %r109;
	shl.b32 	%r21, %r211, 2;
	shr.u32 	%r110, %r212, 31;
	shr.u32 	%r111, %r210, 30;
	add.s32 	%r22, %r110, %r111;
	setp.eq.s32	%p18, %r110, 0;
	@%p18 bra 	BB0_25;

	not.b32 	%r112, %r212;
	neg.s32 	%r214, %r21;
	setp.eq.s32	%p19, %r21, 0;
	selp.u32	%r113, 1, 0, %p19;
	add.s32 	%r212, %r113, %r112;
	xor.b32  	%r213, %r12, -2147483648;
	bra.uni 	BB0_27;

BB0_25:
	mov.u32 	%r213, %r12;
	mov.u32 	%r214, %r21;

BB0_27:
	clz.b32 	%r216, %r212;
	setp.eq.s32	%p20, %r216, 0;
	shl.b32 	%r114, %r212, %r216;
	mov.u32 	%r115, 32;
	sub.s32 	%r116, %r115, %r216;
	shr.u32 	%r117, %r214, %r116;
	add.s32 	%r118, %r117, %r114;
	selp.b32	%r30, %r212, %r118, %p20;
	mov.u32 	%r119, -921707870;
	mul.hi.u32 	%r215, %r30, %r119;
	setp.eq.s32	%p21, %r12, 0;
	neg.s32 	%r120, %r22;
	selp.b32	%r217, %r22, %r120, %p21;
	setp.lt.s32	%p22, %r215, 1;
	@%p22 bra 	BB0_29;

	mul.lo.s32 	%r121, %r30, -921707870;
	shr.u32 	%r122, %r121, 31;
	shl.b32 	%r123, %r215, 1;
	add.s32 	%r215, %r122, %r123;
	add.s32 	%r216, %r216, 1;

BB0_29:
	mov.u32 	%r124, 126;
	sub.s32 	%r125, %r124, %r216;
	shl.b32 	%r126, %r125, 23;
	add.s32 	%r127, %r215, 1;
	shr.u32 	%r128, %r127, 7;
	add.s32 	%r129, %r128, 1;
	shr.u32 	%r130, %r129, 1;
	add.s32 	%r131, %r130, %r126;
	or.b32  	%r132, %r131, %r213;
	mov.b32 	 %f149, %r132;

BB0_30:
	mul.rn.f32 	%f26, %f149, %f149;
	and.b32  	%r38, %r217, 1;
	setp.eq.s32	%p23, %r38, 0;
	@%p23 bra 	BB0_32;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f150, %f86, %f26, %f85;
	bra.uni 	BB0_33;

BB0_32:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f150, %f88, %f26, %f87;

BB0_33:
	@%p23 bra 	BB0_35;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f150, %f26, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f151, %f90, %f26, %f91;
	bra.uni 	BB0_36;

BB0_35:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f150, %f26, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f151, %f93, %f26, %f94;

BB0_36:
	fma.rn.f32 	%f152, %f151, %f149, %f149;
	@%p23 bra 	BB0_38;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f152, %f151, %f26, %f95;

BB0_38:
	and.b32  	%r133, %r217, 2;
	setp.eq.s32	%p26, %r133, 0;
	@%p26 bra 	BB0_40;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f152, %f152, %f97, %f96;

BB0_40:
	mul.f32 	%f98, %f152, %f18;
	cvta.to.global.u64 	%rd59, %rd19;
	add.s64 	%rd61, %rd59, %rd52;
	ld.global.f32 	%f99, [%rd61];
	fma.rn.f32 	%f38, %f11, %f98, %f99;
	st.global.f32 	[%rd61], %f38;
	@%p14 bra 	BB0_42;

	mov.f32 	%f100, 0f00000000;
	mul.rn.f32 	%f154, %f154, %f100;

BB0_42:
	mul.f32 	%f101, %f154, 0f3F22F983;
	cvt.rni.s32.f32	%r227, %f101;
	cvt.rn.f32.s32	%f102, %r227;
	neg.f32 	%f103, %f102;
	fma.rn.f32 	%f105, %f103, %f79, %f154;
	fma.rn.f32 	%f107, %f103, %f81, %f105;
	fma.rn.f32 	%f155, %f103, %f83, %f107;
	abs.f32 	%f109, %f154;
	setp.leu.f32	%p28, %f109, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r40, %f154;
	shr.u32 	%r41, %r40, 23;
	shl.b32 	%r150, %r40, 8;
	or.b32  	%r42, %r150, -2147483648;
	add.u64 	%rd63, %SP, 0;
	add.u64 	%rd79, %SPL, 0;
	mov.u32 	%r219, 0;
	mov.u64 	%rd78, __cudart_i2opi_f;
	mov.u32 	%r218, -6;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r153, [%rd78];
	// inline asm
	{
	mad.lo.cc.u32   %r151, %r153, %r42, %r219;
	madc.hi.u32     %r219, %r153, %r42,  0;
	}
	// inline asm
	st.local.u32 	[%rd79], %r151;
	add.s64 	%rd79, %rd79, 4;
	add.s64 	%rd78, %rd78, 4;
	add.s32 	%r218, %r218, 1;
	setp.ne.s32	%p29, %r218, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r156, %r41, 255;
	add.s32 	%r157, %r156, -128;
	shr.u32 	%r158, %r157, 5;
	and.b32  	%r47, %r40, -2147483648;
	cvta.to.local.u64 	%rd65, %rd63;
	st.local.u32 	[%rd65+24], %r219;
	mov.u32 	%r159, 6;
	sub.s32 	%r160, %r159, %r158;
	mul.wide.s32 	%rd66, %r160, 4;
	add.s64 	%rd12, %rd65, %rd66;
	ld.local.u32 	%r220, [%rd12];
	ld.local.u32 	%r221, [%rd12+-4];
	and.b32  	%r50, %r41, 31;
	setp.eq.s32	%p30, %r50, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r161, 32;
	sub.s32 	%r162, %r161, %r50;
	shr.u32 	%r163, %r221, %r162;
	shl.b32 	%r164, %r220, %r50;
	add.s32 	%r220, %r163, %r164;
	ld.local.u32 	%r165, [%rd12+-8];
	shr.u32 	%r166, %r165, %r162;
	shl.b32 	%r167, %r221, %r50;
	add.s32 	%r221, %r166, %r167;

BB0_47:
	shr.u32 	%r168, %r221, 30;
	shl.b32 	%r169, %r220, 2;
	add.s32 	%r222, %r168, %r169;
	shl.b32 	%r56, %r221, 2;
	shr.u32 	%r170, %r222, 31;
	shr.u32 	%r171, %r220, 30;
	add.s32 	%r57, %r170, %r171;
	setp.eq.s32	%p31, %r170, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r172, %r222;
	neg.s32 	%r224, %r56;
	setp.eq.s32	%p32, %r56, 0;
	selp.u32	%r173, 1, 0, %p32;
	add.s32 	%r222, %r173, %r172;
	xor.b32  	%r223, %r47, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r223, %r47;
	mov.u32 	%r224, %r56;

BB0_50:
	clz.b32 	%r226, %r222;
	setp.eq.s32	%p33, %r226, 0;
	shl.b32 	%r174, %r222, %r226;
	mov.u32 	%r175, 32;
	sub.s32 	%r176, %r175, %r226;
	shr.u32 	%r177, %r224, %r176;
	add.s32 	%r178, %r177, %r174;
	selp.b32	%r65, %r222, %r178, %p33;
	mov.u32 	%r179, -921707870;
	mul.hi.u32 	%r225, %r65, %r179;
	setp.eq.s32	%p34, %r47, 0;
	neg.s32 	%r180, %r57;
	selp.b32	%r227, %r57, %r180, %p34;
	setp.lt.s32	%p35, %r225, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r181, %r65, -921707870;
	shr.u32 	%r182, %r181, 31;
	shl.b32 	%r183, %r225, 1;
	add.s32 	%r225, %r182, %r183;
	add.s32 	%r226, %r226, 1;

BB0_52:
	mov.u32 	%r184, 126;
	sub.s32 	%r185, %r184, %r226;
	shl.b32 	%r186, %r185, 23;
	add.s32 	%r187, %r225, 1;
	shr.u32 	%r188, %r187, 7;
	add.s32 	%r189, %r188, 1;
	shr.u32 	%r190, %r189, 1;
	add.s32 	%r191, %r190, %r186;
	or.b32  	%r192, %r191, %r223;
	mov.b32 	 %f155, %r192;

BB0_53:
	mul.rn.f32 	%f44, %f155, %f155;
	add.s32 	%r73, %r227, 1;
	and.b32  	%r74, %r73, 1;
	setp.eq.s32	%p36, %r74, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f110, 0fBAB6061A;
	mov.f32 	%f111, 0f37CCF5CE;
	fma.rn.f32 	%f156, %f111, %f44, %f110;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f112, 0f3C08839E;
	mov.f32 	%f113, 0fB94CA1F9;
	fma.rn.f32 	%f156, %f113, %f44, %f112;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f114, 0f3D2AAAA5;
	fma.rn.f32 	%f115, %f156, %f44, %f114;
	mov.f32 	%f116, 0fBF000000;
	fma.rn.f32 	%f157, %f115, %f44, %f116;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f117, 0fBE2AAAA3;
	fma.rn.f32 	%f118, %f156, %f44, %f117;
	mov.f32 	%f119, 0f00000000;
	fma.rn.f32 	%f157, %f118, %f44, %f119;

BB0_59:
	fma.rn.f32 	%f158, %f157, %f155, %f155;
	@%p36 bra 	BB0_61;

	mov.f32 	%f120, 0f3F800000;
	fma.rn.f32 	%f158, %f157, %f44, %f120;

BB0_61:
	and.b32  	%r193, %r73, 2;
	setp.eq.s32	%p39, %r193, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f121, 0f00000000;
	mov.f32 	%f122, 0fBF800000;
	fma.rn.f32 	%f158, %f158, %f122, %f121;

BB0_63:
	mul.f32 	%f123, %f158, %f18;
	cvta.to.global.u64 	%rd67, %rd20;
	add.s64 	%rd69, %rd67, %rd52;
	ld.global.f32 	%f124, [%rd69];
	fma.rn.f32 	%f125, %f11, %f123, %f124;
	st.global.f32 	[%rd69], %f125;
	mul.f32 	%f126, %f152, %f125;
	mul.f32 	%f127, %f158, %f38;
	sub.f32 	%f128, %f127, %f126;
	cvt.f64.f32	%fd3, %f63;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f141;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f129, %fd6;
	mul.f32 	%f130, %f129, %f128;
	mul.f32 	%f131, %f142, %f130;
	mul.f32 	%f132, %f143, %f130;
	mul.f32 	%f133, %f144, %f130;
	cvta.to.global.u64 	%rd70, %rd13;
	add.s64 	%rd71, %rd70, %rd52;
	ld.global.f32 	%f134, [%rd71];
	sub.f32 	%f135, %f134, %f131;
	st.global.f32 	[%rd71], %f135;
	cvta.to.global.u64 	%rd72, %rd14;
	add.s64 	%rd73, %rd72, %rd52;
	ld.global.f32 	%f136, [%rd73];
	sub.f32 	%f137, %f136, %f132;
	st.global.f32 	[%rd73], %f137;
	cvta.to.global.u64 	%rd74, %rd15;
	add.s64 	%rd75, %rd74, %rd52;
	ld.global.f32 	%f138, [%rd75];
	sub.f32 	%f139, %f138, %f133;
	st.global.f32 	[%rd75], %f139;

BB0_64:
	ret;
}


`
   addspin2beff_ptx_35 = `
.version 6.4
.target sm_35
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .u64 addspin2beff_param_13,
	.param .f32 addspin2beff_param_14,
	.param .u64 addspin2beff_param_15,
	.param .f32 addspin2beff_param_16,
	.param .u64 addspin2beff_param_17,
	.param .f32 addspin2beff_param_18,
	.param .u64 addspin2beff_param_19,
	.param .f32 addspin2beff_param_20,
	.param .u64 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .f32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u32 addspin2beff_param_28,
	.param .u8 addspin2beff_param_29
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<40>;
	.reg .f32 	%f<160>;
	.reg .b32 	%r<201>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<75>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [addspin2beff_param_0];
	ld.param.u64 	%rd14, [addspin2beff_param_1];
	ld.param.u64 	%rd15, [addspin2beff_param_2];
	ld.param.u64 	%rd16, [addspin2beff_param_3];
	ld.param.u64 	%rd17, [addspin2beff_param_4];
	ld.param.u64 	%rd18, [addspin2beff_param_5];
	ld.param.u64 	%rd19, [addspin2beff_param_6];
	ld.param.u64 	%rd20, [addspin2beff_param_9];
	ld.param.u64 	%rd21, [addspin2beff_param_12];
	ld.param.u64 	%rd22, [addspin2beff_param_13];
	ld.param.f32 	%f140, [addspin2beff_param_14];
	ld.param.u64 	%rd23, [addspin2beff_param_15];
	ld.param.f32 	%f141, [addspin2beff_param_16];
	ld.param.u64 	%rd24, [addspin2beff_param_17];
	ld.param.f32 	%f142, [addspin2beff_param_18];
	ld.param.u64 	%rd25, [addspin2beff_param_19];
	ld.param.f32 	%f143, [addspin2beff_param_20];
	ld.param.u64 	%rd26, [addspin2beff_param_21];
	ld.param.f32 	%f144, [addspin2beff_param_22];
	ld.param.f32 	%f61, [addspin2beff_param_23];
	ld.param.f32 	%f62, [addspin2beff_param_24];
	ld.param.f32 	%f63, [addspin2beff_param_25];
	ld.param.u32 	%r76, [addspin2beff_param_26];
	ld.param.u32 	%r77, [addspin2beff_param_27];
	ld.param.u32 	%r78, [addspin2beff_param_28];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_64;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	setp.eq.s64	%p6, %rd22, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd27, %rd22;
	mul.wide.s32 	%rd28, %r4, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.f32 	%f64, [%rd29];
	mul.f32 	%f140, %f64, %f140;

BB0_3:
	setp.eq.s64	%p7, %rd23, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd30, %rd23;
	mul.wide.s32 	%rd31, %r4, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f65, [%rd32];
	mul.f32 	%f141, %f65, %f141;

BB0_5:
	setp.eq.s64	%p8, %rd24, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd33, %rd24;
	mul.wide.s32 	%rd34, %r4, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f66, [%rd35];
	mul.f32 	%f142, %f66, %f142;

BB0_7:
	setp.eq.s64	%p9, %rd25, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd36, %rd25;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.nc.f32 	%f67, [%rd38];
	mul.f32 	%f143, %f67, %f143;

BB0_9:
	setp.eq.s64	%p10, %rd26, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd39, %rd26;
	mul.wide.s32 	%rd40, %r4, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f68, [%rd41];
	mul.f32 	%f144, %f68, %f144;

BB0_11:
	cvt.f64.f32	%fd1, %f61;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	setp.eq.s64	%p11, %rd16, 0;
	mov.f32 	%f145, %f142;
	@%p11 bra 	BB0_13;

	cvta.to.global.u64 	%rd42, %rd16;
	mul.wide.s32 	%rd43, %r4, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.f32 	%f69, [%rd44];
	mul.f32 	%f145, %f142, %f69;

BB0_13:
	setp.eq.s64	%p12, %rd17, 0;
	mov.f32 	%f146, %f143;
	@%p12 bra 	BB0_15;

	cvta.to.global.u64 	%rd45, %rd17;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f70, [%rd47];
	mul.f32 	%f146, %f143, %f70;

BB0_15:
	setp.eq.s64	%p13, %rd18, 0;
	mov.f32 	%f147, %f144;
	@%p13 bra 	BB0_17;

	cvta.to.global.u64 	%rd48, %rd18;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f71, [%rd50];
	mul.f32 	%f147, %f144, %f71;

BB0_17:
	cvta.to.global.u64 	%rd51, %rd21;
	add.f32 	%f72, %f145, %f146;
	add.f32 	%f73, %f72, %f147;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.f32 	%f74, [%rd53];
	add.f32 	%f18, %f74, %f73;
	st.global.f32 	[%rd53], %f18;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f154, %f140, %f62;
	abs.f32 	%f20, %f154;
	setp.neu.f32	%p14, %f20, 0f7F800000;
	mov.f32 	%f148, %f154;
	@%p14 bra 	BB0_19;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f148, %f154, %f75;

BB0_19:
	mul.f32 	%f76, %f148, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f76;
	cvt.rn.f32.s32	%f77, %r190;
	neg.f32 	%f78, %f77;
	mov.f32 	%f79, 0f3FC90FDA;
	fma.rn.f32 	%f80, %f78, %f79, %f148;
	mov.f32 	%f81, 0f33A22168;
	fma.rn.f32 	%f82, %f78, %f81, %f80;
	mov.f32 	%f83, 0f27C234C5;
	fma.rn.f32 	%f149, %f78, %f83, %f82;
	abs.f32 	%f84, %f148;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p15, %f84, 0f47CE4780;
	@%p15 bra 	BB0_30;

	mov.b32 	 %r6, %f148;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd71, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd72, %rd1;

BB0_21:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd71];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd72], %r92;
	add.s64 	%rd72, %rd72, 4;
	add.s64 	%rd71, %rd71, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p16, %r181, 0;
	@%p16 bra 	BB0_21;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd56, %r101, 4;
	add.s64 	%rd7, %rd1, %rd56;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p17, %r16, 0;
	@%p17 bra 	BB0_24;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_24:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p18, %r111, 0;
	@%p18 bra 	BB0_25;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p19, %r22, 0;
	selp.u32	%r114, 1, 0, %p19;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_27;

BB0_25:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_27:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p20, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p20;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p21, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p21;
	setp.lt.s32	%p22, %r188, 1;
	@%p22 bra 	BB0_29;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_29:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f149, %r133;

BB0_30:
	mul.rn.f32 	%f26, %f149, %f149;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p23, %r39, 0;
	@%p23 bra 	BB0_32;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f150, %f86, %f26, %f85;
	bra.uni 	BB0_33;

BB0_32:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f150, %f88, %f26, %f87;

BB0_33:
	@%p23 bra 	BB0_35;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f150, %f26, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f151, %f90, %f26, %f91;
	bra.uni 	BB0_36;

BB0_35:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f150, %f26, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f151, %f93, %f26, %f94;

BB0_36:
	fma.rn.f32 	%f152, %f151, %f149, %f149;
	@%p23 bra 	BB0_38;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f152, %f151, %f26, %f95;

BB0_38:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p26, %r134, 0;
	@%p26 bra 	BB0_40;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f152, %f152, %f97, %f96;

BB0_40:
	cvta.to.global.u64 	%rd57, %rd19;
	mul.f32 	%f98, %f152, %f18;
	add.s64 	%rd59, %rd57, %rd52;
	ld.global.f32 	%f99, [%rd59];
	fma.rn.f32 	%f38, %f11, %f98, %f99;
	st.global.f32 	[%rd59], %f38;
	@%p14 bra 	BB0_42;

	mov.f32 	%f100, 0f00000000;
	mul.rn.f32 	%f154, %f154, %f100;

BB0_42:
	mul.f32 	%f101, %f154, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f101;
	cvt.rn.f32.s32	%f102, %r200;
	neg.f32 	%f103, %f102;
	fma.rn.f32 	%f105, %f103, %f79, %f154;
	fma.rn.f32 	%f107, %f103, %f81, %f105;
	fma.rn.f32 	%f155, %f103, %f83, %f107;
	abs.f32 	%f109, %f154;
	setp.leu.f32	%p28, %f109, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f154;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd73, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd74, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd73];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd74], %r138;
	add.s64 	%rd74, %rd74, 4;
	add.s64 	%rd73, %rd73, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p29, %r191, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd61, %r147, 4;
	add.s64 	%rd12, %rd1, %rd61;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_47:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p31, %r157, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r160, 1, 0, %p32;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_50:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p33, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p33;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p34;
	setp.lt.s32	%p35, %r198, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_52:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f155, %r179;

BB0_53:
	mul.rn.f32 	%f44, %f155, %f155;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f110, 0fBAB6061A;
	mov.f32 	%f111, 0f37CCF5CE;
	fma.rn.f32 	%f156, %f111, %f44, %f110;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f112, 0f3C08839E;
	mov.f32 	%f113, 0fB94CA1F9;
	fma.rn.f32 	%f156, %f113, %f44, %f112;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f114, 0f3D2AAAA5;
	fma.rn.f32 	%f115, %f156, %f44, %f114;
	mov.f32 	%f116, 0fBF000000;
	fma.rn.f32 	%f157, %f115, %f44, %f116;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f117, 0fBE2AAAA3;
	fma.rn.f32 	%f118, %f156, %f44, %f117;
	mov.f32 	%f119, 0f00000000;
	fma.rn.f32 	%f157, %f118, %f44, %f119;

BB0_59:
	fma.rn.f32 	%f158, %f157, %f155, %f155;
	@%p36 bra 	BB0_61;

	mov.f32 	%f120, 0f3F800000;
	fma.rn.f32 	%f158, %f157, %f44, %f120;

BB0_61:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p39, %r180, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f121, 0f00000000;
	mov.f32 	%f122, 0fBF800000;
	fma.rn.f32 	%f158, %f158, %f122, %f121;

BB0_63:
	cvta.to.global.u64 	%rd62, %rd15;
	cvta.to.global.u64 	%rd63, %rd14;
	cvta.to.global.u64 	%rd64, %rd13;
	cvta.to.global.u64 	%rd65, %rd20;
	mul.f32 	%f123, %f158, %f18;
	add.s64 	%rd67, %rd65, %rd52;
	ld.global.f32 	%f124, [%rd67];
	fma.rn.f32 	%f125, %f11, %f123, %f124;
	st.global.f32 	[%rd67], %f125;
	mul.f32 	%f126, %f152, %f125;
	mul.f32 	%f127, %f158, %f38;
	sub.f32 	%f128, %f127, %f126;
	cvt.f64.f32	%fd3, %f63;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f141;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f129, %fd6;
	mul.f32 	%f130, %f129, %f128;
	mul.f32 	%f131, %f142, %f130;
	mul.f32 	%f132, %f143, %f130;
	mul.f32 	%f133, %f144, %f130;
	add.s64 	%rd68, %rd64, %rd52;
	ld.global.f32 	%f134, [%rd68];
	sub.f32 	%f135, %f134, %f131;
	st.global.f32 	[%rd68], %f135;
	add.s64 	%rd69, %rd63, %rd52;
	ld.global.f32 	%f136, [%rd69];
	sub.f32 	%f137, %f136, %f132;
	st.global.f32 	[%rd69], %f137;
	add.s64 	%rd70, %rd62, %rd52;
	ld.global.f32 	%f138, [%rd70];
	sub.f32 	%f139, %f138, %f133;
	st.global.f32 	[%rd70], %f139;

BB0_64:
	ret;
}


`
   addspin2beff_ptx_37 = `
.version 6.4
.target sm_37
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .u64 addspin2beff_param_13,
	.param .f32 addspin2beff_param_14,
	.param .u64 addspin2beff_param_15,
	.param .f32 addspin2beff_param_16,
	.param .u64 addspin2beff_param_17,
	.param .f32 addspin2beff_param_18,
	.param .u64 addspin2beff_param_19,
	.param .f32 addspin2beff_param_20,
	.param .u64 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .f32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u32 addspin2beff_param_28,
	.param .u8 addspin2beff_param_29
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<40>;
	.reg .f32 	%f<160>;
	.reg .b32 	%r<201>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<75>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [addspin2beff_param_0];
	ld.param.u64 	%rd14, [addspin2beff_param_1];
	ld.param.u64 	%rd15, [addspin2beff_param_2];
	ld.param.u64 	%rd16, [addspin2beff_param_3];
	ld.param.u64 	%rd17, [addspin2beff_param_4];
	ld.param.u64 	%rd18, [addspin2beff_param_5];
	ld.param.u64 	%rd19, [addspin2beff_param_6];
	ld.param.u64 	%rd20, [addspin2beff_param_9];
	ld.param.u64 	%rd21, [addspin2beff_param_12];
	ld.param.u64 	%rd22, [addspin2beff_param_13];
	ld.param.f32 	%f140, [addspin2beff_param_14];
	ld.param.u64 	%rd23, [addspin2beff_param_15];
	ld.param.f32 	%f141, [addspin2beff_param_16];
	ld.param.u64 	%rd24, [addspin2beff_param_17];
	ld.param.f32 	%f142, [addspin2beff_param_18];
	ld.param.u64 	%rd25, [addspin2beff_param_19];
	ld.param.f32 	%f143, [addspin2beff_param_20];
	ld.param.u64 	%rd26, [addspin2beff_param_21];
	ld.param.f32 	%f144, [addspin2beff_param_22];
	ld.param.f32 	%f61, [addspin2beff_param_23];
	ld.param.f32 	%f62, [addspin2beff_param_24];
	ld.param.f32 	%f63, [addspin2beff_param_25];
	ld.param.u32 	%r76, [addspin2beff_param_26];
	ld.param.u32 	%r77, [addspin2beff_param_27];
	ld.param.u32 	%r78, [addspin2beff_param_28];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_64;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	setp.eq.s64	%p6, %rd22, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd27, %rd22;
	mul.wide.s32 	%rd28, %r4, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.f32 	%f64, [%rd29];
	mul.f32 	%f140, %f64, %f140;

BB0_3:
	setp.eq.s64	%p7, %rd23, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd30, %rd23;
	mul.wide.s32 	%rd31, %r4, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f65, [%rd32];
	mul.f32 	%f141, %f65, %f141;

BB0_5:
	setp.eq.s64	%p8, %rd24, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd33, %rd24;
	mul.wide.s32 	%rd34, %r4, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f66, [%rd35];
	mul.f32 	%f142, %f66, %f142;

BB0_7:
	setp.eq.s64	%p9, %rd25, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd36, %rd25;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.nc.f32 	%f67, [%rd38];
	mul.f32 	%f143, %f67, %f143;

BB0_9:
	setp.eq.s64	%p10, %rd26, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd39, %rd26;
	mul.wide.s32 	%rd40, %r4, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f68, [%rd41];
	mul.f32 	%f144, %f68, %f144;

BB0_11:
	cvt.f64.f32	%fd1, %f61;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	setp.eq.s64	%p11, %rd16, 0;
	mov.f32 	%f145, %f142;
	@%p11 bra 	BB0_13;

	cvta.to.global.u64 	%rd42, %rd16;
	mul.wide.s32 	%rd43, %r4, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.f32 	%f69, [%rd44];
	mul.f32 	%f145, %f142, %f69;

BB0_13:
	setp.eq.s64	%p12, %rd17, 0;
	mov.f32 	%f146, %f143;
	@%p12 bra 	BB0_15;

	cvta.to.global.u64 	%rd45, %rd17;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f70, [%rd47];
	mul.f32 	%f146, %f143, %f70;

BB0_15:
	setp.eq.s64	%p13, %rd18, 0;
	mov.f32 	%f147, %f144;
	@%p13 bra 	BB0_17;

	cvta.to.global.u64 	%rd48, %rd18;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f71, [%rd50];
	mul.f32 	%f147, %f144, %f71;

BB0_17:
	cvta.to.global.u64 	%rd51, %rd21;
	add.f32 	%f72, %f145, %f146;
	add.f32 	%f73, %f72, %f147;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.f32 	%f74, [%rd53];
	add.f32 	%f18, %f74, %f73;
	st.global.f32 	[%rd53], %f18;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f154, %f140, %f62;
	abs.f32 	%f20, %f154;
	setp.neu.f32	%p14, %f20, 0f7F800000;
	mov.f32 	%f148, %f154;
	@%p14 bra 	BB0_19;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f148, %f154, %f75;

BB0_19:
	mul.f32 	%f76, %f148, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f76;
	cvt.rn.f32.s32	%f77, %r190;
	neg.f32 	%f78, %f77;
	mov.f32 	%f79, 0f3FC90FDA;
	fma.rn.f32 	%f80, %f78, %f79, %f148;
	mov.f32 	%f81, 0f33A22168;
	fma.rn.f32 	%f82, %f78, %f81, %f80;
	mov.f32 	%f83, 0f27C234C5;
	fma.rn.f32 	%f149, %f78, %f83, %f82;
	abs.f32 	%f84, %f148;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p15, %f84, 0f47CE4780;
	@%p15 bra 	BB0_30;

	mov.b32 	 %r6, %f148;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd71, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd72, %rd1;

BB0_21:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd71];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd72], %r92;
	add.s64 	%rd72, %rd72, 4;
	add.s64 	%rd71, %rd71, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p16, %r181, 0;
	@%p16 bra 	BB0_21;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd56, %r101, 4;
	add.s64 	%rd7, %rd1, %rd56;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p17, %r16, 0;
	@%p17 bra 	BB0_24;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_24:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p18, %r111, 0;
	@%p18 bra 	BB0_25;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p19, %r22, 0;
	selp.u32	%r114, 1, 0, %p19;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_27;

BB0_25:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_27:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p20, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p20;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p21, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p21;
	setp.lt.s32	%p22, %r188, 1;
	@%p22 bra 	BB0_29;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_29:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f149, %r133;

BB0_30:
	mul.rn.f32 	%f26, %f149, %f149;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p23, %r39, 0;
	@%p23 bra 	BB0_32;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f150, %f86, %f26, %f85;
	bra.uni 	BB0_33;

BB0_32:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f150, %f88, %f26, %f87;

BB0_33:
	@%p23 bra 	BB0_35;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f150, %f26, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f151, %f90, %f26, %f91;
	bra.uni 	BB0_36;

BB0_35:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f150, %f26, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f151, %f93, %f26, %f94;

BB0_36:
	fma.rn.f32 	%f152, %f151, %f149, %f149;
	@%p23 bra 	BB0_38;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f152, %f151, %f26, %f95;

BB0_38:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p26, %r134, 0;
	@%p26 bra 	BB0_40;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f152, %f152, %f97, %f96;

BB0_40:
	cvta.to.global.u64 	%rd57, %rd19;
	mul.f32 	%f98, %f152, %f18;
	add.s64 	%rd59, %rd57, %rd52;
	ld.global.f32 	%f99, [%rd59];
	fma.rn.f32 	%f38, %f11, %f98, %f99;
	st.global.f32 	[%rd59], %f38;
	@%p14 bra 	BB0_42;

	mov.f32 	%f100, 0f00000000;
	mul.rn.f32 	%f154, %f154, %f100;

BB0_42:
	mul.f32 	%f101, %f154, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f101;
	cvt.rn.f32.s32	%f102, %r200;
	neg.f32 	%f103, %f102;
	fma.rn.f32 	%f105, %f103, %f79, %f154;
	fma.rn.f32 	%f107, %f103, %f81, %f105;
	fma.rn.f32 	%f155, %f103, %f83, %f107;
	abs.f32 	%f109, %f154;
	setp.leu.f32	%p28, %f109, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f154;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd73, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd74, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd73];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd74], %r138;
	add.s64 	%rd74, %rd74, 4;
	add.s64 	%rd73, %rd73, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p29, %r191, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd61, %r147, 4;
	add.s64 	%rd12, %rd1, %rd61;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_47:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p31, %r157, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r160, 1, 0, %p32;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_50:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p33, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p33;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p34;
	setp.lt.s32	%p35, %r198, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_52:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f155, %r179;

BB0_53:
	mul.rn.f32 	%f44, %f155, %f155;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f110, 0fBAB6061A;
	mov.f32 	%f111, 0f37CCF5CE;
	fma.rn.f32 	%f156, %f111, %f44, %f110;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f112, 0f3C08839E;
	mov.f32 	%f113, 0fB94CA1F9;
	fma.rn.f32 	%f156, %f113, %f44, %f112;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f114, 0f3D2AAAA5;
	fma.rn.f32 	%f115, %f156, %f44, %f114;
	mov.f32 	%f116, 0fBF000000;
	fma.rn.f32 	%f157, %f115, %f44, %f116;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f117, 0fBE2AAAA3;
	fma.rn.f32 	%f118, %f156, %f44, %f117;
	mov.f32 	%f119, 0f00000000;
	fma.rn.f32 	%f157, %f118, %f44, %f119;

BB0_59:
	fma.rn.f32 	%f158, %f157, %f155, %f155;
	@%p36 bra 	BB0_61;

	mov.f32 	%f120, 0f3F800000;
	fma.rn.f32 	%f158, %f157, %f44, %f120;

BB0_61:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p39, %r180, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f121, 0f00000000;
	mov.f32 	%f122, 0fBF800000;
	fma.rn.f32 	%f158, %f158, %f122, %f121;

BB0_63:
	cvta.to.global.u64 	%rd62, %rd15;
	cvta.to.global.u64 	%rd63, %rd14;
	cvta.to.global.u64 	%rd64, %rd13;
	cvta.to.global.u64 	%rd65, %rd20;
	mul.f32 	%f123, %f158, %f18;
	add.s64 	%rd67, %rd65, %rd52;
	ld.global.f32 	%f124, [%rd67];
	fma.rn.f32 	%f125, %f11, %f123, %f124;
	st.global.f32 	[%rd67], %f125;
	mul.f32 	%f126, %f152, %f125;
	mul.f32 	%f127, %f158, %f38;
	sub.f32 	%f128, %f127, %f126;
	cvt.f64.f32	%fd3, %f63;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f141;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f129, %fd6;
	mul.f32 	%f130, %f129, %f128;
	mul.f32 	%f131, %f142, %f130;
	mul.f32 	%f132, %f143, %f130;
	mul.f32 	%f133, %f144, %f130;
	add.s64 	%rd68, %rd64, %rd52;
	ld.global.f32 	%f134, [%rd68];
	sub.f32 	%f135, %f134, %f131;
	st.global.f32 	[%rd68], %f135;
	add.s64 	%rd69, %rd63, %rd52;
	ld.global.f32 	%f136, [%rd69];
	sub.f32 	%f137, %f136, %f132;
	st.global.f32 	[%rd69], %f137;
	add.s64 	%rd70, %rd62, %rd52;
	ld.global.f32 	%f138, [%rd70];
	sub.f32 	%f139, %f138, %f133;
	st.global.f32 	[%rd70], %f139;

BB0_64:
	ret;
}


`
   addspin2beff_ptx_50 = `
.version 6.4
.target sm_50
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .u64 addspin2beff_param_13,
	.param .f32 addspin2beff_param_14,
	.param .u64 addspin2beff_param_15,
	.param .f32 addspin2beff_param_16,
	.param .u64 addspin2beff_param_17,
	.param .f32 addspin2beff_param_18,
	.param .u64 addspin2beff_param_19,
	.param .f32 addspin2beff_param_20,
	.param .u64 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .f32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u32 addspin2beff_param_28,
	.param .u8 addspin2beff_param_29
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<40>;
	.reg .f32 	%f<160>;
	.reg .b32 	%r<201>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<75>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [addspin2beff_param_0];
	ld.param.u64 	%rd14, [addspin2beff_param_1];
	ld.param.u64 	%rd15, [addspin2beff_param_2];
	ld.param.u64 	%rd16, [addspin2beff_param_3];
	ld.param.u64 	%rd17, [addspin2beff_param_4];
	ld.param.u64 	%rd18, [addspin2beff_param_5];
	ld.param.u64 	%rd19, [addspin2beff_param_6];
	ld.param.u64 	%rd20, [addspin2beff_param_9];
	ld.param.u64 	%rd21, [addspin2beff_param_12];
	ld.param.u64 	%rd22, [addspin2beff_param_13];
	ld.param.f32 	%f140, [addspin2beff_param_14];
	ld.param.u64 	%rd23, [addspin2beff_param_15];
	ld.param.f32 	%f141, [addspin2beff_param_16];
	ld.param.u64 	%rd24, [addspin2beff_param_17];
	ld.param.f32 	%f142, [addspin2beff_param_18];
	ld.param.u64 	%rd25, [addspin2beff_param_19];
	ld.param.f32 	%f143, [addspin2beff_param_20];
	ld.param.u64 	%rd26, [addspin2beff_param_21];
	ld.param.f32 	%f144, [addspin2beff_param_22];
	ld.param.f32 	%f61, [addspin2beff_param_23];
	ld.param.f32 	%f62, [addspin2beff_param_24];
	ld.param.f32 	%f63, [addspin2beff_param_25];
	ld.param.u32 	%r76, [addspin2beff_param_26];
	ld.param.u32 	%r77, [addspin2beff_param_27];
	ld.param.u32 	%r78, [addspin2beff_param_28];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_64;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	setp.eq.s64	%p6, %rd22, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd27, %rd22;
	mul.wide.s32 	%rd28, %r4, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.f32 	%f64, [%rd29];
	mul.f32 	%f140, %f64, %f140;

BB0_3:
	setp.eq.s64	%p7, %rd23, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd30, %rd23;
	mul.wide.s32 	%rd31, %r4, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f65, [%rd32];
	mul.f32 	%f141, %f65, %f141;

BB0_5:
	setp.eq.s64	%p8, %rd24, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd33, %rd24;
	mul.wide.s32 	%rd34, %r4, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f66, [%rd35];
	mul.f32 	%f142, %f66, %f142;

BB0_7:
	setp.eq.s64	%p9, %rd25, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd36, %rd25;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.nc.f32 	%f67, [%rd38];
	mul.f32 	%f143, %f67, %f143;

BB0_9:
	setp.eq.s64	%p10, %rd26, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd39, %rd26;
	mul.wide.s32 	%rd40, %r4, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f68, [%rd41];
	mul.f32 	%f144, %f68, %f144;

BB0_11:
	cvt.f64.f32	%fd1, %f61;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	setp.eq.s64	%p11, %rd16, 0;
	mov.f32 	%f145, %f142;
	@%p11 bra 	BB0_13;

	cvta.to.global.u64 	%rd42, %rd16;
	mul.wide.s32 	%rd43, %r4, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.f32 	%f69, [%rd44];
	mul.f32 	%f145, %f142, %f69;

BB0_13:
	setp.eq.s64	%p12, %rd17, 0;
	mov.f32 	%f146, %f143;
	@%p12 bra 	BB0_15;

	cvta.to.global.u64 	%rd45, %rd17;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f70, [%rd47];
	mul.f32 	%f146, %f143, %f70;

BB0_15:
	setp.eq.s64	%p13, %rd18, 0;
	mov.f32 	%f147, %f144;
	@%p13 bra 	BB0_17;

	cvta.to.global.u64 	%rd48, %rd18;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f71, [%rd50];
	mul.f32 	%f147, %f144, %f71;

BB0_17:
	cvta.to.global.u64 	%rd51, %rd21;
	add.f32 	%f72, %f145, %f146;
	add.f32 	%f73, %f72, %f147;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.f32 	%f74, [%rd53];
	add.f32 	%f18, %f74, %f73;
	st.global.f32 	[%rd53], %f18;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f154, %f140, %f62;
	abs.f32 	%f20, %f154;
	setp.neu.f32	%p14, %f20, 0f7F800000;
	mov.f32 	%f148, %f154;
	@%p14 bra 	BB0_19;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f148, %f154, %f75;

BB0_19:
	mul.f32 	%f76, %f148, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f76;
	cvt.rn.f32.s32	%f77, %r190;
	neg.f32 	%f78, %f77;
	mov.f32 	%f79, 0f3FC90FDA;
	fma.rn.f32 	%f80, %f78, %f79, %f148;
	mov.f32 	%f81, 0f33A22168;
	fma.rn.f32 	%f82, %f78, %f81, %f80;
	mov.f32 	%f83, 0f27C234C5;
	fma.rn.f32 	%f149, %f78, %f83, %f82;
	abs.f32 	%f84, %f148;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p15, %f84, 0f47CE4780;
	@%p15 bra 	BB0_30;

	mov.b32 	 %r6, %f148;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd71, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd72, %rd1;

BB0_21:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd71];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd72], %r92;
	add.s64 	%rd72, %rd72, 4;
	add.s64 	%rd71, %rd71, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p16, %r181, 0;
	@%p16 bra 	BB0_21;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd56, %r101, 4;
	add.s64 	%rd7, %rd1, %rd56;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p17, %r16, 0;
	@%p17 bra 	BB0_24;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_24:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p18, %r111, 0;
	@%p18 bra 	BB0_25;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p19, %r22, 0;
	selp.u32	%r114, 1, 0, %p19;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_27;

BB0_25:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_27:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p20, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p20;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p21, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p21;
	setp.lt.s32	%p22, %r188, 1;
	@%p22 bra 	BB0_29;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_29:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f149, %r133;

BB0_30:
	mul.rn.f32 	%f26, %f149, %f149;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p23, %r39, 0;
	@%p23 bra 	BB0_32;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f150, %f86, %f26, %f85;
	bra.uni 	BB0_33;

BB0_32:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f150, %f88, %f26, %f87;

BB0_33:
	@%p23 bra 	BB0_35;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f150, %f26, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f151, %f90, %f26, %f91;
	bra.uni 	BB0_36;

BB0_35:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f150, %f26, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f151, %f93, %f26, %f94;

BB0_36:
	fma.rn.f32 	%f152, %f151, %f149, %f149;
	@%p23 bra 	BB0_38;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f152, %f151, %f26, %f95;

BB0_38:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p26, %r134, 0;
	@%p26 bra 	BB0_40;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f152, %f152, %f97, %f96;

BB0_40:
	cvta.to.global.u64 	%rd57, %rd19;
	mul.f32 	%f98, %f152, %f18;
	add.s64 	%rd59, %rd57, %rd52;
	ld.global.f32 	%f99, [%rd59];
	fma.rn.f32 	%f38, %f11, %f98, %f99;
	st.global.f32 	[%rd59], %f38;
	@%p14 bra 	BB0_42;

	mov.f32 	%f100, 0f00000000;
	mul.rn.f32 	%f154, %f154, %f100;

BB0_42:
	mul.f32 	%f101, %f154, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f101;
	cvt.rn.f32.s32	%f102, %r200;
	neg.f32 	%f103, %f102;
	fma.rn.f32 	%f105, %f103, %f79, %f154;
	fma.rn.f32 	%f107, %f103, %f81, %f105;
	fma.rn.f32 	%f155, %f103, %f83, %f107;
	abs.f32 	%f109, %f154;
	setp.leu.f32	%p28, %f109, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f154;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd73, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd74, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd73];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd74], %r138;
	add.s64 	%rd74, %rd74, 4;
	add.s64 	%rd73, %rd73, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p29, %r191, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd61, %r147, 4;
	add.s64 	%rd12, %rd1, %rd61;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_47:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p31, %r157, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r160, 1, 0, %p32;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_50:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p33, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p33;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p34;
	setp.lt.s32	%p35, %r198, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_52:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f155, %r179;

BB0_53:
	mul.rn.f32 	%f44, %f155, %f155;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f110, 0fBAB6061A;
	mov.f32 	%f111, 0f37CCF5CE;
	fma.rn.f32 	%f156, %f111, %f44, %f110;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f112, 0f3C08839E;
	mov.f32 	%f113, 0fB94CA1F9;
	fma.rn.f32 	%f156, %f113, %f44, %f112;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f114, 0f3D2AAAA5;
	fma.rn.f32 	%f115, %f156, %f44, %f114;
	mov.f32 	%f116, 0fBF000000;
	fma.rn.f32 	%f157, %f115, %f44, %f116;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f117, 0fBE2AAAA3;
	fma.rn.f32 	%f118, %f156, %f44, %f117;
	mov.f32 	%f119, 0f00000000;
	fma.rn.f32 	%f157, %f118, %f44, %f119;

BB0_59:
	fma.rn.f32 	%f158, %f157, %f155, %f155;
	@%p36 bra 	BB0_61;

	mov.f32 	%f120, 0f3F800000;
	fma.rn.f32 	%f158, %f157, %f44, %f120;

BB0_61:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p39, %r180, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f121, 0f00000000;
	mov.f32 	%f122, 0fBF800000;
	fma.rn.f32 	%f158, %f158, %f122, %f121;

BB0_63:
	cvta.to.global.u64 	%rd62, %rd15;
	cvta.to.global.u64 	%rd63, %rd14;
	cvta.to.global.u64 	%rd64, %rd13;
	cvta.to.global.u64 	%rd65, %rd20;
	mul.f32 	%f123, %f158, %f18;
	add.s64 	%rd67, %rd65, %rd52;
	ld.global.f32 	%f124, [%rd67];
	fma.rn.f32 	%f125, %f11, %f123, %f124;
	st.global.f32 	[%rd67], %f125;
	mul.f32 	%f126, %f152, %f125;
	mul.f32 	%f127, %f158, %f38;
	sub.f32 	%f128, %f127, %f126;
	cvt.f64.f32	%fd3, %f63;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f141;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f129, %fd6;
	mul.f32 	%f130, %f129, %f128;
	mul.f32 	%f131, %f142, %f130;
	mul.f32 	%f132, %f143, %f130;
	mul.f32 	%f133, %f144, %f130;
	add.s64 	%rd68, %rd64, %rd52;
	ld.global.f32 	%f134, [%rd68];
	sub.f32 	%f135, %f134, %f131;
	st.global.f32 	[%rd68], %f135;
	add.s64 	%rd69, %rd63, %rd52;
	ld.global.f32 	%f136, [%rd69];
	sub.f32 	%f137, %f136, %f132;
	st.global.f32 	[%rd69], %f137;
	add.s64 	%rd70, %rd62, %rd52;
	ld.global.f32 	%f138, [%rd70];
	sub.f32 	%f139, %f138, %f133;
	st.global.f32 	[%rd70], %f139;

BB0_64:
	ret;
}


`
   addspin2beff_ptx_52 = `
.version 6.4
.target sm_52
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .u64 addspin2beff_param_13,
	.param .f32 addspin2beff_param_14,
	.param .u64 addspin2beff_param_15,
	.param .f32 addspin2beff_param_16,
	.param .u64 addspin2beff_param_17,
	.param .f32 addspin2beff_param_18,
	.param .u64 addspin2beff_param_19,
	.param .f32 addspin2beff_param_20,
	.param .u64 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .f32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u32 addspin2beff_param_28,
	.param .u8 addspin2beff_param_29
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<40>;
	.reg .f32 	%f<160>;
	.reg .b32 	%r<201>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<75>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [addspin2beff_param_0];
	ld.param.u64 	%rd14, [addspin2beff_param_1];
	ld.param.u64 	%rd15, [addspin2beff_param_2];
	ld.param.u64 	%rd16, [addspin2beff_param_3];
	ld.param.u64 	%rd17, [addspin2beff_param_4];
	ld.param.u64 	%rd18, [addspin2beff_param_5];
	ld.param.u64 	%rd19, [addspin2beff_param_6];
	ld.param.u64 	%rd20, [addspin2beff_param_9];
	ld.param.u64 	%rd21, [addspin2beff_param_12];
	ld.param.u64 	%rd22, [addspin2beff_param_13];
	ld.param.f32 	%f140, [addspin2beff_param_14];
	ld.param.u64 	%rd23, [addspin2beff_param_15];
	ld.param.f32 	%f141, [addspin2beff_param_16];
	ld.param.u64 	%rd24, [addspin2beff_param_17];
	ld.param.f32 	%f142, [addspin2beff_param_18];
	ld.param.u64 	%rd25, [addspin2beff_param_19];
	ld.param.f32 	%f143, [addspin2beff_param_20];
	ld.param.u64 	%rd26, [addspin2beff_param_21];
	ld.param.f32 	%f144, [addspin2beff_param_22];
	ld.param.f32 	%f61, [addspin2beff_param_23];
	ld.param.f32 	%f62, [addspin2beff_param_24];
	ld.param.f32 	%f63, [addspin2beff_param_25];
	ld.param.u32 	%r76, [addspin2beff_param_26];
	ld.param.u32 	%r77, [addspin2beff_param_27];
	ld.param.u32 	%r78, [addspin2beff_param_28];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_64;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	setp.eq.s64	%p6, %rd22, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd27, %rd22;
	mul.wide.s32 	%rd28, %r4, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.f32 	%f64, [%rd29];
	mul.f32 	%f140, %f64, %f140;

BB0_3:
	setp.eq.s64	%p7, %rd23, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd30, %rd23;
	mul.wide.s32 	%rd31, %r4, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f65, [%rd32];
	mul.f32 	%f141, %f65, %f141;

BB0_5:
	setp.eq.s64	%p8, %rd24, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd33, %rd24;
	mul.wide.s32 	%rd34, %r4, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f66, [%rd35];
	mul.f32 	%f142, %f66, %f142;

BB0_7:
	setp.eq.s64	%p9, %rd25, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd36, %rd25;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.nc.f32 	%f67, [%rd38];
	mul.f32 	%f143, %f67, %f143;

BB0_9:
	setp.eq.s64	%p10, %rd26, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd39, %rd26;
	mul.wide.s32 	%rd40, %r4, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f68, [%rd41];
	mul.f32 	%f144, %f68, %f144;

BB0_11:
	cvt.f64.f32	%fd1, %f61;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	setp.eq.s64	%p11, %rd16, 0;
	mov.f32 	%f145, %f142;
	@%p11 bra 	BB0_13;

	cvta.to.global.u64 	%rd42, %rd16;
	mul.wide.s32 	%rd43, %r4, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.f32 	%f69, [%rd44];
	mul.f32 	%f145, %f142, %f69;

BB0_13:
	setp.eq.s64	%p12, %rd17, 0;
	mov.f32 	%f146, %f143;
	@%p12 bra 	BB0_15;

	cvta.to.global.u64 	%rd45, %rd17;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f70, [%rd47];
	mul.f32 	%f146, %f143, %f70;

BB0_15:
	setp.eq.s64	%p13, %rd18, 0;
	mov.f32 	%f147, %f144;
	@%p13 bra 	BB0_17;

	cvta.to.global.u64 	%rd48, %rd18;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f71, [%rd50];
	mul.f32 	%f147, %f144, %f71;

BB0_17:
	cvta.to.global.u64 	%rd51, %rd21;
	add.f32 	%f72, %f145, %f146;
	add.f32 	%f73, %f72, %f147;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.f32 	%f74, [%rd53];
	add.f32 	%f18, %f74, %f73;
	st.global.f32 	[%rd53], %f18;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f154, %f140, %f62;
	abs.f32 	%f20, %f154;
	setp.neu.f32	%p14, %f20, 0f7F800000;
	mov.f32 	%f148, %f154;
	@%p14 bra 	BB0_19;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f148, %f154, %f75;

BB0_19:
	mul.f32 	%f76, %f148, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f76;
	cvt.rn.f32.s32	%f77, %r190;
	neg.f32 	%f78, %f77;
	mov.f32 	%f79, 0f3FC90FDA;
	fma.rn.f32 	%f80, %f78, %f79, %f148;
	mov.f32 	%f81, 0f33A22168;
	fma.rn.f32 	%f82, %f78, %f81, %f80;
	mov.f32 	%f83, 0f27C234C5;
	fma.rn.f32 	%f149, %f78, %f83, %f82;
	abs.f32 	%f84, %f148;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p15, %f84, 0f47CE4780;
	@%p15 bra 	BB0_30;

	mov.b32 	 %r6, %f148;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd71, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd72, %rd1;

BB0_21:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd71];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd72], %r92;
	add.s64 	%rd72, %rd72, 4;
	add.s64 	%rd71, %rd71, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p16, %r181, 0;
	@%p16 bra 	BB0_21;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd56, %r101, 4;
	add.s64 	%rd7, %rd1, %rd56;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p17, %r16, 0;
	@%p17 bra 	BB0_24;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_24:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p18, %r111, 0;
	@%p18 bra 	BB0_25;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p19, %r22, 0;
	selp.u32	%r114, 1, 0, %p19;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_27;

BB0_25:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_27:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p20, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p20;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p21, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p21;
	setp.lt.s32	%p22, %r188, 1;
	@%p22 bra 	BB0_29;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_29:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f149, %r133;

BB0_30:
	mul.rn.f32 	%f26, %f149, %f149;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p23, %r39, 0;
	@%p23 bra 	BB0_32;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f150, %f86, %f26, %f85;
	bra.uni 	BB0_33;

BB0_32:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f150, %f88, %f26, %f87;

BB0_33:
	@%p23 bra 	BB0_35;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f150, %f26, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f151, %f90, %f26, %f91;
	bra.uni 	BB0_36;

BB0_35:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f150, %f26, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f151, %f93, %f26, %f94;

BB0_36:
	fma.rn.f32 	%f152, %f151, %f149, %f149;
	@%p23 bra 	BB0_38;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f152, %f151, %f26, %f95;

BB0_38:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p26, %r134, 0;
	@%p26 bra 	BB0_40;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f152, %f152, %f97, %f96;

BB0_40:
	cvta.to.global.u64 	%rd57, %rd19;
	mul.f32 	%f98, %f152, %f18;
	add.s64 	%rd59, %rd57, %rd52;
	ld.global.f32 	%f99, [%rd59];
	fma.rn.f32 	%f38, %f11, %f98, %f99;
	st.global.f32 	[%rd59], %f38;
	@%p14 bra 	BB0_42;

	mov.f32 	%f100, 0f00000000;
	mul.rn.f32 	%f154, %f154, %f100;

BB0_42:
	mul.f32 	%f101, %f154, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f101;
	cvt.rn.f32.s32	%f102, %r200;
	neg.f32 	%f103, %f102;
	fma.rn.f32 	%f105, %f103, %f79, %f154;
	fma.rn.f32 	%f107, %f103, %f81, %f105;
	fma.rn.f32 	%f155, %f103, %f83, %f107;
	abs.f32 	%f109, %f154;
	setp.leu.f32	%p28, %f109, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f154;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd73, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd74, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd73];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd74], %r138;
	add.s64 	%rd74, %rd74, 4;
	add.s64 	%rd73, %rd73, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p29, %r191, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd61, %r147, 4;
	add.s64 	%rd12, %rd1, %rd61;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_47:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p31, %r157, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r160, 1, 0, %p32;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_50:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p33, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p33;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p34;
	setp.lt.s32	%p35, %r198, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_52:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f155, %r179;

BB0_53:
	mul.rn.f32 	%f44, %f155, %f155;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f110, 0fBAB6061A;
	mov.f32 	%f111, 0f37CCF5CE;
	fma.rn.f32 	%f156, %f111, %f44, %f110;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f112, 0f3C08839E;
	mov.f32 	%f113, 0fB94CA1F9;
	fma.rn.f32 	%f156, %f113, %f44, %f112;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f114, 0f3D2AAAA5;
	fma.rn.f32 	%f115, %f156, %f44, %f114;
	mov.f32 	%f116, 0fBF000000;
	fma.rn.f32 	%f157, %f115, %f44, %f116;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f117, 0fBE2AAAA3;
	fma.rn.f32 	%f118, %f156, %f44, %f117;
	mov.f32 	%f119, 0f00000000;
	fma.rn.f32 	%f157, %f118, %f44, %f119;

BB0_59:
	fma.rn.f32 	%f158, %f157, %f155, %f155;
	@%p36 bra 	BB0_61;

	mov.f32 	%f120, 0f3F800000;
	fma.rn.f32 	%f158, %f157, %f44, %f120;

BB0_61:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p39, %r180, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f121, 0f00000000;
	mov.f32 	%f122, 0fBF800000;
	fma.rn.f32 	%f158, %f158, %f122, %f121;

BB0_63:
	cvta.to.global.u64 	%rd62, %rd15;
	cvta.to.global.u64 	%rd63, %rd14;
	cvta.to.global.u64 	%rd64, %rd13;
	cvta.to.global.u64 	%rd65, %rd20;
	mul.f32 	%f123, %f158, %f18;
	add.s64 	%rd67, %rd65, %rd52;
	ld.global.f32 	%f124, [%rd67];
	fma.rn.f32 	%f125, %f11, %f123, %f124;
	st.global.f32 	[%rd67], %f125;
	mul.f32 	%f126, %f152, %f125;
	mul.f32 	%f127, %f158, %f38;
	sub.f32 	%f128, %f127, %f126;
	cvt.f64.f32	%fd3, %f63;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f141;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f129, %fd6;
	mul.f32 	%f130, %f129, %f128;
	mul.f32 	%f131, %f142, %f130;
	mul.f32 	%f132, %f143, %f130;
	mul.f32 	%f133, %f144, %f130;
	add.s64 	%rd68, %rd64, %rd52;
	ld.global.f32 	%f134, [%rd68];
	sub.f32 	%f135, %f134, %f131;
	st.global.f32 	[%rd68], %f135;
	add.s64 	%rd69, %rd63, %rd52;
	ld.global.f32 	%f136, [%rd69];
	sub.f32 	%f137, %f136, %f132;
	st.global.f32 	[%rd69], %f137;
	add.s64 	%rd70, %rd62, %rd52;
	ld.global.f32 	%f138, [%rd70];
	sub.f32 	%f139, %f138, %f133;
	st.global.f32 	[%rd70], %f139;

BB0_64:
	ret;
}


`
   addspin2beff_ptx_53 = `
.version 6.4
.target sm_53
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .u64 addspin2beff_param_13,
	.param .f32 addspin2beff_param_14,
	.param .u64 addspin2beff_param_15,
	.param .f32 addspin2beff_param_16,
	.param .u64 addspin2beff_param_17,
	.param .f32 addspin2beff_param_18,
	.param .u64 addspin2beff_param_19,
	.param .f32 addspin2beff_param_20,
	.param .u64 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .f32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u32 addspin2beff_param_28,
	.param .u8 addspin2beff_param_29
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<40>;
	.reg .f32 	%f<160>;
	.reg .b32 	%r<201>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<75>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [addspin2beff_param_0];
	ld.param.u64 	%rd14, [addspin2beff_param_1];
	ld.param.u64 	%rd15, [addspin2beff_param_2];
	ld.param.u64 	%rd16, [addspin2beff_param_3];
	ld.param.u64 	%rd17, [addspin2beff_param_4];
	ld.param.u64 	%rd18, [addspin2beff_param_5];
	ld.param.u64 	%rd19, [addspin2beff_param_6];
	ld.param.u64 	%rd20, [addspin2beff_param_9];
	ld.param.u64 	%rd21, [addspin2beff_param_12];
	ld.param.u64 	%rd22, [addspin2beff_param_13];
	ld.param.f32 	%f140, [addspin2beff_param_14];
	ld.param.u64 	%rd23, [addspin2beff_param_15];
	ld.param.f32 	%f141, [addspin2beff_param_16];
	ld.param.u64 	%rd24, [addspin2beff_param_17];
	ld.param.f32 	%f142, [addspin2beff_param_18];
	ld.param.u64 	%rd25, [addspin2beff_param_19];
	ld.param.f32 	%f143, [addspin2beff_param_20];
	ld.param.u64 	%rd26, [addspin2beff_param_21];
	ld.param.f32 	%f144, [addspin2beff_param_22];
	ld.param.f32 	%f61, [addspin2beff_param_23];
	ld.param.f32 	%f62, [addspin2beff_param_24];
	ld.param.f32 	%f63, [addspin2beff_param_25];
	ld.param.u32 	%r76, [addspin2beff_param_26];
	ld.param.u32 	%r77, [addspin2beff_param_27];
	ld.param.u32 	%r78, [addspin2beff_param_28];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_64;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	setp.eq.s64	%p6, %rd22, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd27, %rd22;
	mul.wide.s32 	%rd28, %r4, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.f32 	%f64, [%rd29];
	mul.f32 	%f140, %f64, %f140;

BB0_3:
	setp.eq.s64	%p7, %rd23, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd30, %rd23;
	mul.wide.s32 	%rd31, %r4, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f65, [%rd32];
	mul.f32 	%f141, %f65, %f141;

BB0_5:
	setp.eq.s64	%p8, %rd24, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd33, %rd24;
	mul.wide.s32 	%rd34, %r4, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f66, [%rd35];
	mul.f32 	%f142, %f66, %f142;

BB0_7:
	setp.eq.s64	%p9, %rd25, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd36, %rd25;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.nc.f32 	%f67, [%rd38];
	mul.f32 	%f143, %f67, %f143;

BB0_9:
	setp.eq.s64	%p10, %rd26, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd39, %rd26;
	mul.wide.s32 	%rd40, %r4, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f68, [%rd41];
	mul.f32 	%f144, %f68, %f144;

BB0_11:
	cvt.f64.f32	%fd1, %f61;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	setp.eq.s64	%p11, %rd16, 0;
	mov.f32 	%f145, %f142;
	@%p11 bra 	BB0_13;

	cvta.to.global.u64 	%rd42, %rd16;
	mul.wide.s32 	%rd43, %r4, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.f32 	%f69, [%rd44];
	mul.f32 	%f145, %f142, %f69;

BB0_13:
	setp.eq.s64	%p12, %rd17, 0;
	mov.f32 	%f146, %f143;
	@%p12 bra 	BB0_15;

	cvta.to.global.u64 	%rd45, %rd17;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f70, [%rd47];
	mul.f32 	%f146, %f143, %f70;

BB0_15:
	setp.eq.s64	%p13, %rd18, 0;
	mov.f32 	%f147, %f144;
	@%p13 bra 	BB0_17;

	cvta.to.global.u64 	%rd48, %rd18;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f71, [%rd50];
	mul.f32 	%f147, %f144, %f71;

BB0_17:
	cvta.to.global.u64 	%rd51, %rd21;
	add.f32 	%f72, %f145, %f146;
	add.f32 	%f73, %f72, %f147;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.f32 	%f74, [%rd53];
	add.f32 	%f18, %f74, %f73;
	st.global.f32 	[%rd53], %f18;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f154, %f140, %f62;
	abs.f32 	%f20, %f154;
	setp.neu.f32	%p14, %f20, 0f7F800000;
	mov.f32 	%f148, %f154;
	@%p14 bra 	BB0_19;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f148, %f154, %f75;

BB0_19:
	mul.f32 	%f76, %f148, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f76;
	cvt.rn.f32.s32	%f77, %r190;
	neg.f32 	%f78, %f77;
	mov.f32 	%f79, 0f3FC90FDA;
	fma.rn.f32 	%f80, %f78, %f79, %f148;
	mov.f32 	%f81, 0f33A22168;
	fma.rn.f32 	%f82, %f78, %f81, %f80;
	mov.f32 	%f83, 0f27C234C5;
	fma.rn.f32 	%f149, %f78, %f83, %f82;
	abs.f32 	%f84, %f148;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p15, %f84, 0f47CE4780;
	@%p15 bra 	BB0_30;

	mov.b32 	 %r6, %f148;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd71, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd72, %rd1;

BB0_21:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd71];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd72], %r92;
	add.s64 	%rd72, %rd72, 4;
	add.s64 	%rd71, %rd71, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p16, %r181, 0;
	@%p16 bra 	BB0_21;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd56, %r101, 4;
	add.s64 	%rd7, %rd1, %rd56;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p17, %r16, 0;
	@%p17 bra 	BB0_24;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_24:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p18, %r111, 0;
	@%p18 bra 	BB0_25;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p19, %r22, 0;
	selp.u32	%r114, 1, 0, %p19;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_27;

BB0_25:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_27:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p20, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p20;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p21, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p21;
	setp.lt.s32	%p22, %r188, 1;
	@%p22 bra 	BB0_29;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_29:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f149, %r133;

BB0_30:
	mul.rn.f32 	%f26, %f149, %f149;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p23, %r39, 0;
	@%p23 bra 	BB0_32;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f150, %f86, %f26, %f85;
	bra.uni 	BB0_33;

BB0_32:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f150, %f88, %f26, %f87;

BB0_33:
	@%p23 bra 	BB0_35;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f150, %f26, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f151, %f90, %f26, %f91;
	bra.uni 	BB0_36;

BB0_35:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f150, %f26, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f151, %f93, %f26, %f94;

BB0_36:
	fma.rn.f32 	%f152, %f151, %f149, %f149;
	@%p23 bra 	BB0_38;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f152, %f151, %f26, %f95;

BB0_38:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p26, %r134, 0;
	@%p26 bra 	BB0_40;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f152, %f152, %f97, %f96;

BB0_40:
	cvta.to.global.u64 	%rd57, %rd19;
	mul.f32 	%f98, %f152, %f18;
	add.s64 	%rd59, %rd57, %rd52;
	ld.global.f32 	%f99, [%rd59];
	fma.rn.f32 	%f38, %f11, %f98, %f99;
	st.global.f32 	[%rd59], %f38;
	@%p14 bra 	BB0_42;

	mov.f32 	%f100, 0f00000000;
	mul.rn.f32 	%f154, %f154, %f100;

BB0_42:
	mul.f32 	%f101, %f154, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f101;
	cvt.rn.f32.s32	%f102, %r200;
	neg.f32 	%f103, %f102;
	fma.rn.f32 	%f105, %f103, %f79, %f154;
	fma.rn.f32 	%f107, %f103, %f81, %f105;
	fma.rn.f32 	%f155, %f103, %f83, %f107;
	abs.f32 	%f109, %f154;
	setp.leu.f32	%p28, %f109, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f154;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd73, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd74, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd73];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd74], %r138;
	add.s64 	%rd74, %rd74, 4;
	add.s64 	%rd73, %rd73, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p29, %r191, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd61, %r147, 4;
	add.s64 	%rd12, %rd1, %rd61;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_47:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p31, %r157, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r160, 1, 0, %p32;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_50:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p33, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p33;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p34;
	setp.lt.s32	%p35, %r198, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_52:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f155, %r179;

BB0_53:
	mul.rn.f32 	%f44, %f155, %f155;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f110, 0fBAB6061A;
	mov.f32 	%f111, 0f37CCF5CE;
	fma.rn.f32 	%f156, %f111, %f44, %f110;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f112, 0f3C08839E;
	mov.f32 	%f113, 0fB94CA1F9;
	fma.rn.f32 	%f156, %f113, %f44, %f112;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f114, 0f3D2AAAA5;
	fma.rn.f32 	%f115, %f156, %f44, %f114;
	mov.f32 	%f116, 0fBF000000;
	fma.rn.f32 	%f157, %f115, %f44, %f116;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f117, 0fBE2AAAA3;
	fma.rn.f32 	%f118, %f156, %f44, %f117;
	mov.f32 	%f119, 0f00000000;
	fma.rn.f32 	%f157, %f118, %f44, %f119;

BB0_59:
	fma.rn.f32 	%f158, %f157, %f155, %f155;
	@%p36 bra 	BB0_61;

	mov.f32 	%f120, 0f3F800000;
	fma.rn.f32 	%f158, %f157, %f44, %f120;

BB0_61:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p39, %r180, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f121, 0f00000000;
	mov.f32 	%f122, 0fBF800000;
	fma.rn.f32 	%f158, %f158, %f122, %f121;

BB0_63:
	cvta.to.global.u64 	%rd62, %rd15;
	cvta.to.global.u64 	%rd63, %rd14;
	cvta.to.global.u64 	%rd64, %rd13;
	cvta.to.global.u64 	%rd65, %rd20;
	mul.f32 	%f123, %f158, %f18;
	add.s64 	%rd67, %rd65, %rd52;
	ld.global.f32 	%f124, [%rd67];
	fma.rn.f32 	%f125, %f11, %f123, %f124;
	st.global.f32 	[%rd67], %f125;
	mul.f32 	%f126, %f152, %f125;
	mul.f32 	%f127, %f158, %f38;
	sub.f32 	%f128, %f127, %f126;
	cvt.f64.f32	%fd3, %f63;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f141;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f129, %fd6;
	mul.f32 	%f130, %f129, %f128;
	mul.f32 	%f131, %f142, %f130;
	mul.f32 	%f132, %f143, %f130;
	mul.f32 	%f133, %f144, %f130;
	add.s64 	%rd68, %rd64, %rd52;
	ld.global.f32 	%f134, [%rd68];
	sub.f32 	%f135, %f134, %f131;
	st.global.f32 	[%rd68], %f135;
	add.s64 	%rd69, %rd63, %rd52;
	ld.global.f32 	%f136, [%rd69];
	sub.f32 	%f137, %f136, %f132;
	st.global.f32 	[%rd69], %f137;
	add.s64 	%rd70, %rd62, %rd52;
	ld.global.f32 	%f138, [%rd70];
	sub.f32 	%f139, %f138, %f133;
	st.global.f32 	[%rd70], %f139;

BB0_64:
	ret;
}


`
   addspin2beff_ptx_60 = `
.version 6.4
.target sm_60
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .u64 addspin2beff_param_13,
	.param .f32 addspin2beff_param_14,
	.param .u64 addspin2beff_param_15,
	.param .f32 addspin2beff_param_16,
	.param .u64 addspin2beff_param_17,
	.param .f32 addspin2beff_param_18,
	.param .u64 addspin2beff_param_19,
	.param .f32 addspin2beff_param_20,
	.param .u64 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .f32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u32 addspin2beff_param_28,
	.param .u8 addspin2beff_param_29
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<40>;
	.reg .f32 	%f<160>;
	.reg .b32 	%r<201>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<75>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [addspin2beff_param_0];
	ld.param.u64 	%rd14, [addspin2beff_param_1];
	ld.param.u64 	%rd15, [addspin2beff_param_2];
	ld.param.u64 	%rd16, [addspin2beff_param_3];
	ld.param.u64 	%rd17, [addspin2beff_param_4];
	ld.param.u64 	%rd18, [addspin2beff_param_5];
	ld.param.u64 	%rd19, [addspin2beff_param_6];
	ld.param.u64 	%rd20, [addspin2beff_param_9];
	ld.param.u64 	%rd21, [addspin2beff_param_12];
	ld.param.u64 	%rd22, [addspin2beff_param_13];
	ld.param.f32 	%f140, [addspin2beff_param_14];
	ld.param.u64 	%rd23, [addspin2beff_param_15];
	ld.param.f32 	%f141, [addspin2beff_param_16];
	ld.param.u64 	%rd24, [addspin2beff_param_17];
	ld.param.f32 	%f142, [addspin2beff_param_18];
	ld.param.u64 	%rd25, [addspin2beff_param_19];
	ld.param.f32 	%f143, [addspin2beff_param_20];
	ld.param.u64 	%rd26, [addspin2beff_param_21];
	ld.param.f32 	%f144, [addspin2beff_param_22];
	ld.param.f32 	%f61, [addspin2beff_param_23];
	ld.param.f32 	%f62, [addspin2beff_param_24];
	ld.param.f32 	%f63, [addspin2beff_param_25];
	ld.param.u32 	%r76, [addspin2beff_param_26];
	ld.param.u32 	%r77, [addspin2beff_param_27];
	ld.param.u32 	%r78, [addspin2beff_param_28];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_64;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	setp.eq.s64	%p6, %rd22, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd27, %rd22;
	mul.wide.s32 	%rd28, %r4, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.f32 	%f64, [%rd29];
	mul.f32 	%f140, %f64, %f140;

BB0_3:
	setp.eq.s64	%p7, %rd23, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd30, %rd23;
	mul.wide.s32 	%rd31, %r4, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f65, [%rd32];
	mul.f32 	%f141, %f65, %f141;

BB0_5:
	setp.eq.s64	%p8, %rd24, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd33, %rd24;
	mul.wide.s32 	%rd34, %r4, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f66, [%rd35];
	mul.f32 	%f142, %f66, %f142;

BB0_7:
	setp.eq.s64	%p9, %rd25, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd36, %rd25;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.nc.f32 	%f67, [%rd38];
	mul.f32 	%f143, %f67, %f143;

BB0_9:
	setp.eq.s64	%p10, %rd26, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd39, %rd26;
	mul.wide.s32 	%rd40, %r4, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f68, [%rd41];
	mul.f32 	%f144, %f68, %f144;

BB0_11:
	cvt.f64.f32	%fd1, %f61;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	setp.eq.s64	%p11, %rd16, 0;
	mov.f32 	%f145, %f142;
	@%p11 bra 	BB0_13;

	cvta.to.global.u64 	%rd42, %rd16;
	mul.wide.s32 	%rd43, %r4, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.f32 	%f69, [%rd44];
	mul.f32 	%f145, %f142, %f69;

BB0_13:
	setp.eq.s64	%p12, %rd17, 0;
	mov.f32 	%f146, %f143;
	@%p12 bra 	BB0_15;

	cvta.to.global.u64 	%rd45, %rd17;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f70, [%rd47];
	mul.f32 	%f146, %f143, %f70;

BB0_15:
	setp.eq.s64	%p13, %rd18, 0;
	mov.f32 	%f147, %f144;
	@%p13 bra 	BB0_17;

	cvta.to.global.u64 	%rd48, %rd18;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f71, [%rd50];
	mul.f32 	%f147, %f144, %f71;

BB0_17:
	cvta.to.global.u64 	%rd51, %rd21;
	add.f32 	%f72, %f145, %f146;
	add.f32 	%f73, %f72, %f147;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.f32 	%f74, [%rd53];
	add.f32 	%f18, %f74, %f73;
	st.global.f32 	[%rd53], %f18;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f154, %f140, %f62;
	abs.f32 	%f20, %f154;
	setp.neu.f32	%p14, %f20, 0f7F800000;
	mov.f32 	%f148, %f154;
	@%p14 bra 	BB0_19;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f148, %f154, %f75;

BB0_19:
	mul.f32 	%f76, %f148, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f76;
	cvt.rn.f32.s32	%f77, %r190;
	neg.f32 	%f78, %f77;
	mov.f32 	%f79, 0f3FC90FDA;
	fma.rn.f32 	%f80, %f78, %f79, %f148;
	mov.f32 	%f81, 0f33A22168;
	fma.rn.f32 	%f82, %f78, %f81, %f80;
	mov.f32 	%f83, 0f27C234C5;
	fma.rn.f32 	%f149, %f78, %f83, %f82;
	abs.f32 	%f84, %f148;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p15, %f84, 0f47CE4780;
	@%p15 bra 	BB0_30;

	mov.b32 	 %r6, %f148;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd71, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd72, %rd1;

BB0_21:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd71];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd72], %r92;
	add.s64 	%rd72, %rd72, 4;
	add.s64 	%rd71, %rd71, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p16, %r181, 0;
	@%p16 bra 	BB0_21;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd56, %r101, 4;
	add.s64 	%rd7, %rd1, %rd56;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p17, %r16, 0;
	@%p17 bra 	BB0_24;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_24:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p18, %r111, 0;
	@%p18 bra 	BB0_25;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p19, %r22, 0;
	selp.u32	%r114, 1, 0, %p19;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_27;

BB0_25:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_27:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p20, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p20;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p21, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p21;
	setp.lt.s32	%p22, %r188, 1;
	@%p22 bra 	BB0_29;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_29:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f149, %r133;

BB0_30:
	mul.rn.f32 	%f26, %f149, %f149;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p23, %r39, 0;
	@%p23 bra 	BB0_32;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f150, %f86, %f26, %f85;
	bra.uni 	BB0_33;

BB0_32:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f150, %f88, %f26, %f87;

BB0_33:
	@%p23 bra 	BB0_35;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f150, %f26, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f151, %f90, %f26, %f91;
	bra.uni 	BB0_36;

BB0_35:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f150, %f26, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f151, %f93, %f26, %f94;

BB0_36:
	fma.rn.f32 	%f152, %f151, %f149, %f149;
	@%p23 bra 	BB0_38;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f152, %f151, %f26, %f95;

BB0_38:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p26, %r134, 0;
	@%p26 bra 	BB0_40;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f152, %f152, %f97, %f96;

BB0_40:
	cvta.to.global.u64 	%rd57, %rd19;
	mul.f32 	%f98, %f152, %f18;
	add.s64 	%rd59, %rd57, %rd52;
	ld.global.f32 	%f99, [%rd59];
	fma.rn.f32 	%f38, %f11, %f98, %f99;
	st.global.f32 	[%rd59], %f38;
	@%p14 bra 	BB0_42;

	mov.f32 	%f100, 0f00000000;
	mul.rn.f32 	%f154, %f154, %f100;

BB0_42:
	mul.f32 	%f101, %f154, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f101;
	cvt.rn.f32.s32	%f102, %r200;
	neg.f32 	%f103, %f102;
	fma.rn.f32 	%f105, %f103, %f79, %f154;
	fma.rn.f32 	%f107, %f103, %f81, %f105;
	fma.rn.f32 	%f155, %f103, %f83, %f107;
	abs.f32 	%f109, %f154;
	setp.leu.f32	%p28, %f109, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f154;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd73, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd74, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd73];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd74], %r138;
	add.s64 	%rd74, %rd74, 4;
	add.s64 	%rd73, %rd73, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p29, %r191, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd61, %r147, 4;
	add.s64 	%rd12, %rd1, %rd61;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_47:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p31, %r157, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r160, 1, 0, %p32;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_50:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p33, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p33;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p34;
	setp.lt.s32	%p35, %r198, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_52:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f155, %r179;

BB0_53:
	mul.rn.f32 	%f44, %f155, %f155;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f110, 0fBAB6061A;
	mov.f32 	%f111, 0f37CCF5CE;
	fma.rn.f32 	%f156, %f111, %f44, %f110;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f112, 0f3C08839E;
	mov.f32 	%f113, 0fB94CA1F9;
	fma.rn.f32 	%f156, %f113, %f44, %f112;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f114, 0f3D2AAAA5;
	fma.rn.f32 	%f115, %f156, %f44, %f114;
	mov.f32 	%f116, 0fBF000000;
	fma.rn.f32 	%f157, %f115, %f44, %f116;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f117, 0fBE2AAAA3;
	fma.rn.f32 	%f118, %f156, %f44, %f117;
	mov.f32 	%f119, 0f00000000;
	fma.rn.f32 	%f157, %f118, %f44, %f119;

BB0_59:
	fma.rn.f32 	%f158, %f157, %f155, %f155;
	@%p36 bra 	BB0_61;

	mov.f32 	%f120, 0f3F800000;
	fma.rn.f32 	%f158, %f157, %f44, %f120;

BB0_61:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p39, %r180, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f121, 0f00000000;
	mov.f32 	%f122, 0fBF800000;
	fma.rn.f32 	%f158, %f158, %f122, %f121;

BB0_63:
	cvta.to.global.u64 	%rd62, %rd15;
	cvta.to.global.u64 	%rd63, %rd14;
	cvta.to.global.u64 	%rd64, %rd13;
	cvta.to.global.u64 	%rd65, %rd20;
	mul.f32 	%f123, %f158, %f18;
	add.s64 	%rd67, %rd65, %rd52;
	ld.global.f32 	%f124, [%rd67];
	fma.rn.f32 	%f125, %f11, %f123, %f124;
	st.global.f32 	[%rd67], %f125;
	mul.f32 	%f126, %f152, %f125;
	mul.f32 	%f127, %f158, %f38;
	sub.f32 	%f128, %f127, %f126;
	cvt.f64.f32	%fd3, %f63;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f141;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f129, %fd6;
	mul.f32 	%f130, %f129, %f128;
	mul.f32 	%f131, %f142, %f130;
	mul.f32 	%f132, %f143, %f130;
	mul.f32 	%f133, %f144, %f130;
	add.s64 	%rd68, %rd64, %rd52;
	ld.global.f32 	%f134, [%rd68];
	sub.f32 	%f135, %f134, %f131;
	st.global.f32 	[%rd68], %f135;
	add.s64 	%rd69, %rd63, %rd52;
	ld.global.f32 	%f136, [%rd69];
	sub.f32 	%f137, %f136, %f132;
	st.global.f32 	[%rd69], %f137;
	add.s64 	%rd70, %rd62, %rd52;
	ld.global.f32 	%f138, [%rd70];
	sub.f32 	%f139, %f138, %f133;
	st.global.f32 	[%rd70], %f139;

BB0_64:
	ret;
}


`
   addspin2beff_ptx_61 = `
.version 6.4
.target sm_61
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .u64 addspin2beff_param_13,
	.param .f32 addspin2beff_param_14,
	.param .u64 addspin2beff_param_15,
	.param .f32 addspin2beff_param_16,
	.param .u64 addspin2beff_param_17,
	.param .f32 addspin2beff_param_18,
	.param .u64 addspin2beff_param_19,
	.param .f32 addspin2beff_param_20,
	.param .u64 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .f32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u32 addspin2beff_param_28,
	.param .u8 addspin2beff_param_29
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<40>;
	.reg .f32 	%f<160>;
	.reg .b32 	%r<201>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<75>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [addspin2beff_param_0];
	ld.param.u64 	%rd14, [addspin2beff_param_1];
	ld.param.u64 	%rd15, [addspin2beff_param_2];
	ld.param.u64 	%rd16, [addspin2beff_param_3];
	ld.param.u64 	%rd17, [addspin2beff_param_4];
	ld.param.u64 	%rd18, [addspin2beff_param_5];
	ld.param.u64 	%rd19, [addspin2beff_param_6];
	ld.param.u64 	%rd20, [addspin2beff_param_9];
	ld.param.u64 	%rd21, [addspin2beff_param_12];
	ld.param.u64 	%rd22, [addspin2beff_param_13];
	ld.param.f32 	%f140, [addspin2beff_param_14];
	ld.param.u64 	%rd23, [addspin2beff_param_15];
	ld.param.f32 	%f141, [addspin2beff_param_16];
	ld.param.u64 	%rd24, [addspin2beff_param_17];
	ld.param.f32 	%f142, [addspin2beff_param_18];
	ld.param.u64 	%rd25, [addspin2beff_param_19];
	ld.param.f32 	%f143, [addspin2beff_param_20];
	ld.param.u64 	%rd26, [addspin2beff_param_21];
	ld.param.f32 	%f144, [addspin2beff_param_22];
	ld.param.f32 	%f61, [addspin2beff_param_23];
	ld.param.f32 	%f62, [addspin2beff_param_24];
	ld.param.f32 	%f63, [addspin2beff_param_25];
	ld.param.u32 	%r76, [addspin2beff_param_26];
	ld.param.u32 	%r77, [addspin2beff_param_27];
	ld.param.u32 	%r78, [addspin2beff_param_28];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_64;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	setp.eq.s64	%p6, %rd22, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd27, %rd22;
	mul.wide.s32 	%rd28, %r4, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.f32 	%f64, [%rd29];
	mul.f32 	%f140, %f64, %f140;

BB0_3:
	setp.eq.s64	%p7, %rd23, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd30, %rd23;
	mul.wide.s32 	%rd31, %r4, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f65, [%rd32];
	mul.f32 	%f141, %f65, %f141;

BB0_5:
	setp.eq.s64	%p8, %rd24, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd33, %rd24;
	mul.wide.s32 	%rd34, %r4, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f66, [%rd35];
	mul.f32 	%f142, %f66, %f142;

BB0_7:
	setp.eq.s64	%p9, %rd25, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd36, %rd25;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.nc.f32 	%f67, [%rd38];
	mul.f32 	%f143, %f67, %f143;

BB0_9:
	setp.eq.s64	%p10, %rd26, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd39, %rd26;
	mul.wide.s32 	%rd40, %r4, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f68, [%rd41];
	mul.f32 	%f144, %f68, %f144;

BB0_11:
	cvt.f64.f32	%fd1, %f61;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	setp.eq.s64	%p11, %rd16, 0;
	mov.f32 	%f145, %f142;
	@%p11 bra 	BB0_13;

	cvta.to.global.u64 	%rd42, %rd16;
	mul.wide.s32 	%rd43, %r4, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.f32 	%f69, [%rd44];
	mul.f32 	%f145, %f142, %f69;

BB0_13:
	setp.eq.s64	%p12, %rd17, 0;
	mov.f32 	%f146, %f143;
	@%p12 bra 	BB0_15;

	cvta.to.global.u64 	%rd45, %rd17;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f70, [%rd47];
	mul.f32 	%f146, %f143, %f70;

BB0_15:
	setp.eq.s64	%p13, %rd18, 0;
	mov.f32 	%f147, %f144;
	@%p13 bra 	BB0_17;

	cvta.to.global.u64 	%rd48, %rd18;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f71, [%rd50];
	mul.f32 	%f147, %f144, %f71;

BB0_17:
	cvta.to.global.u64 	%rd51, %rd21;
	add.f32 	%f72, %f145, %f146;
	add.f32 	%f73, %f72, %f147;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.f32 	%f74, [%rd53];
	add.f32 	%f18, %f74, %f73;
	st.global.f32 	[%rd53], %f18;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f154, %f140, %f62;
	abs.f32 	%f20, %f154;
	setp.neu.f32	%p14, %f20, 0f7F800000;
	mov.f32 	%f148, %f154;
	@%p14 bra 	BB0_19;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f148, %f154, %f75;

BB0_19:
	mul.f32 	%f76, %f148, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f76;
	cvt.rn.f32.s32	%f77, %r190;
	neg.f32 	%f78, %f77;
	mov.f32 	%f79, 0f3FC90FDA;
	fma.rn.f32 	%f80, %f78, %f79, %f148;
	mov.f32 	%f81, 0f33A22168;
	fma.rn.f32 	%f82, %f78, %f81, %f80;
	mov.f32 	%f83, 0f27C234C5;
	fma.rn.f32 	%f149, %f78, %f83, %f82;
	abs.f32 	%f84, %f148;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p15, %f84, 0f47CE4780;
	@%p15 bra 	BB0_30;

	mov.b32 	 %r6, %f148;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd71, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd72, %rd1;

BB0_21:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd71];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd72], %r92;
	add.s64 	%rd72, %rd72, 4;
	add.s64 	%rd71, %rd71, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p16, %r181, 0;
	@%p16 bra 	BB0_21;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd56, %r101, 4;
	add.s64 	%rd7, %rd1, %rd56;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p17, %r16, 0;
	@%p17 bra 	BB0_24;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_24:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p18, %r111, 0;
	@%p18 bra 	BB0_25;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p19, %r22, 0;
	selp.u32	%r114, 1, 0, %p19;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_27;

BB0_25:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_27:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p20, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p20;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p21, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p21;
	setp.lt.s32	%p22, %r188, 1;
	@%p22 bra 	BB0_29;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_29:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f149, %r133;

BB0_30:
	mul.rn.f32 	%f26, %f149, %f149;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p23, %r39, 0;
	@%p23 bra 	BB0_32;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f150, %f86, %f26, %f85;
	bra.uni 	BB0_33;

BB0_32:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f150, %f88, %f26, %f87;

BB0_33:
	@%p23 bra 	BB0_35;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f150, %f26, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f151, %f90, %f26, %f91;
	bra.uni 	BB0_36;

BB0_35:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f150, %f26, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f151, %f93, %f26, %f94;

BB0_36:
	fma.rn.f32 	%f152, %f151, %f149, %f149;
	@%p23 bra 	BB0_38;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f152, %f151, %f26, %f95;

BB0_38:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p26, %r134, 0;
	@%p26 bra 	BB0_40;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f152, %f152, %f97, %f96;

BB0_40:
	cvta.to.global.u64 	%rd57, %rd19;
	mul.f32 	%f98, %f152, %f18;
	add.s64 	%rd59, %rd57, %rd52;
	ld.global.f32 	%f99, [%rd59];
	fma.rn.f32 	%f38, %f11, %f98, %f99;
	st.global.f32 	[%rd59], %f38;
	@%p14 bra 	BB0_42;

	mov.f32 	%f100, 0f00000000;
	mul.rn.f32 	%f154, %f154, %f100;

BB0_42:
	mul.f32 	%f101, %f154, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f101;
	cvt.rn.f32.s32	%f102, %r200;
	neg.f32 	%f103, %f102;
	fma.rn.f32 	%f105, %f103, %f79, %f154;
	fma.rn.f32 	%f107, %f103, %f81, %f105;
	fma.rn.f32 	%f155, %f103, %f83, %f107;
	abs.f32 	%f109, %f154;
	setp.leu.f32	%p28, %f109, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f154;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd73, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd74, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd73];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd74], %r138;
	add.s64 	%rd74, %rd74, 4;
	add.s64 	%rd73, %rd73, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p29, %r191, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd61, %r147, 4;
	add.s64 	%rd12, %rd1, %rd61;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_47:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p31, %r157, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r160, 1, 0, %p32;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_50:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p33, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p33;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p34;
	setp.lt.s32	%p35, %r198, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_52:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f155, %r179;

BB0_53:
	mul.rn.f32 	%f44, %f155, %f155;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f110, 0fBAB6061A;
	mov.f32 	%f111, 0f37CCF5CE;
	fma.rn.f32 	%f156, %f111, %f44, %f110;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f112, 0f3C08839E;
	mov.f32 	%f113, 0fB94CA1F9;
	fma.rn.f32 	%f156, %f113, %f44, %f112;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f114, 0f3D2AAAA5;
	fma.rn.f32 	%f115, %f156, %f44, %f114;
	mov.f32 	%f116, 0fBF000000;
	fma.rn.f32 	%f157, %f115, %f44, %f116;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f117, 0fBE2AAAA3;
	fma.rn.f32 	%f118, %f156, %f44, %f117;
	mov.f32 	%f119, 0f00000000;
	fma.rn.f32 	%f157, %f118, %f44, %f119;

BB0_59:
	fma.rn.f32 	%f158, %f157, %f155, %f155;
	@%p36 bra 	BB0_61;

	mov.f32 	%f120, 0f3F800000;
	fma.rn.f32 	%f158, %f157, %f44, %f120;

BB0_61:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p39, %r180, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f121, 0f00000000;
	mov.f32 	%f122, 0fBF800000;
	fma.rn.f32 	%f158, %f158, %f122, %f121;

BB0_63:
	cvta.to.global.u64 	%rd62, %rd15;
	cvta.to.global.u64 	%rd63, %rd14;
	cvta.to.global.u64 	%rd64, %rd13;
	cvta.to.global.u64 	%rd65, %rd20;
	mul.f32 	%f123, %f158, %f18;
	add.s64 	%rd67, %rd65, %rd52;
	ld.global.f32 	%f124, [%rd67];
	fma.rn.f32 	%f125, %f11, %f123, %f124;
	st.global.f32 	[%rd67], %f125;
	mul.f32 	%f126, %f152, %f125;
	mul.f32 	%f127, %f158, %f38;
	sub.f32 	%f128, %f127, %f126;
	cvt.f64.f32	%fd3, %f63;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f141;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f129, %fd6;
	mul.f32 	%f130, %f129, %f128;
	mul.f32 	%f131, %f142, %f130;
	mul.f32 	%f132, %f143, %f130;
	mul.f32 	%f133, %f144, %f130;
	add.s64 	%rd68, %rd64, %rd52;
	ld.global.f32 	%f134, [%rd68];
	sub.f32 	%f135, %f134, %f131;
	st.global.f32 	[%rd68], %f135;
	add.s64 	%rd69, %rd63, %rd52;
	ld.global.f32 	%f136, [%rd69];
	sub.f32 	%f137, %f136, %f132;
	st.global.f32 	[%rd69], %f137;
	add.s64 	%rd70, %rd62, %rd52;
	ld.global.f32 	%f138, [%rd70];
	sub.f32 	%f139, %f138, %f133;
	st.global.f32 	[%rd70], %f139;

BB0_64:
	ret;
}


`
   addspin2beff_ptx_70 = `
.version 6.4
.target sm_70
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .u64 addspin2beff_param_13,
	.param .f32 addspin2beff_param_14,
	.param .u64 addspin2beff_param_15,
	.param .f32 addspin2beff_param_16,
	.param .u64 addspin2beff_param_17,
	.param .f32 addspin2beff_param_18,
	.param .u64 addspin2beff_param_19,
	.param .f32 addspin2beff_param_20,
	.param .u64 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .f32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u32 addspin2beff_param_28,
	.param .u8 addspin2beff_param_29
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<40>;
	.reg .f32 	%f<160>;
	.reg .b32 	%r<201>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<75>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [addspin2beff_param_0];
	ld.param.u64 	%rd14, [addspin2beff_param_1];
	ld.param.u64 	%rd15, [addspin2beff_param_2];
	ld.param.u64 	%rd16, [addspin2beff_param_3];
	ld.param.u64 	%rd17, [addspin2beff_param_4];
	ld.param.u64 	%rd18, [addspin2beff_param_5];
	ld.param.u64 	%rd19, [addspin2beff_param_6];
	ld.param.u64 	%rd20, [addspin2beff_param_9];
	ld.param.u64 	%rd21, [addspin2beff_param_12];
	ld.param.u64 	%rd22, [addspin2beff_param_13];
	ld.param.f32 	%f140, [addspin2beff_param_14];
	ld.param.u64 	%rd23, [addspin2beff_param_15];
	ld.param.f32 	%f141, [addspin2beff_param_16];
	ld.param.u64 	%rd24, [addspin2beff_param_17];
	ld.param.f32 	%f142, [addspin2beff_param_18];
	ld.param.u64 	%rd25, [addspin2beff_param_19];
	ld.param.f32 	%f143, [addspin2beff_param_20];
	ld.param.u64 	%rd26, [addspin2beff_param_21];
	ld.param.f32 	%f144, [addspin2beff_param_22];
	ld.param.f32 	%f61, [addspin2beff_param_23];
	ld.param.f32 	%f62, [addspin2beff_param_24];
	ld.param.f32 	%f63, [addspin2beff_param_25];
	ld.param.u32 	%r76, [addspin2beff_param_26];
	ld.param.u32 	%r77, [addspin2beff_param_27];
	ld.param.u32 	%r78, [addspin2beff_param_28];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_64;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	setp.eq.s64	%p6, %rd22, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd27, %rd22;
	mul.wide.s32 	%rd28, %r4, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.f32 	%f64, [%rd29];
	mul.f32 	%f140, %f64, %f140;

BB0_3:
	setp.eq.s64	%p7, %rd23, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd30, %rd23;
	mul.wide.s32 	%rd31, %r4, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f65, [%rd32];
	mul.f32 	%f141, %f65, %f141;

BB0_5:
	setp.eq.s64	%p8, %rd24, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd33, %rd24;
	mul.wide.s32 	%rd34, %r4, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f66, [%rd35];
	mul.f32 	%f142, %f66, %f142;

BB0_7:
	setp.eq.s64	%p9, %rd25, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd36, %rd25;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.nc.f32 	%f67, [%rd38];
	mul.f32 	%f143, %f67, %f143;

BB0_9:
	setp.eq.s64	%p10, %rd26, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd39, %rd26;
	mul.wide.s32 	%rd40, %r4, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f68, [%rd41];
	mul.f32 	%f144, %f68, %f144;

BB0_11:
	cvt.f64.f32	%fd1, %f61;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	setp.eq.s64	%p11, %rd16, 0;
	mov.f32 	%f145, %f142;
	@%p11 bra 	BB0_13;

	cvta.to.global.u64 	%rd42, %rd16;
	mul.wide.s32 	%rd43, %r4, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.f32 	%f69, [%rd44];
	mul.f32 	%f145, %f142, %f69;

BB0_13:
	setp.eq.s64	%p12, %rd17, 0;
	mov.f32 	%f146, %f143;
	@%p12 bra 	BB0_15;

	cvta.to.global.u64 	%rd45, %rd17;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f70, [%rd47];
	mul.f32 	%f146, %f143, %f70;

BB0_15:
	setp.eq.s64	%p13, %rd18, 0;
	mov.f32 	%f147, %f144;
	@%p13 bra 	BB0_17;

	cvta.to.global.u64 	%rd48, %rd18;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f71, [%rd50];
	mul.f32 	%f147, %f144, %f71;

BB0_17:
	cvta.to.global.u64 	%rd51, %rd21;
	add.f32 	%f72, %f145, %f146;
	add.f32 	%f73, %f72, %f147;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.f32 	%f74, [%rd53];
	add.f32 	%f18, %f74, %f73;
	st.global.f32 	[%rd53], %f18;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f154, %f140, %f62;
	abs.f32 	%f20, %f154;
	setp.neu.f32	%p14, %f20, 0f7F800000;
	mov.f32 	%f148, %f154;
	@%p14 bra 	BB0_19;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f148, %f154, %f75;

BB0_19:
	mul.f32 	%f76, %f148, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f76;
	cvt.rn.f32.s32	%f77, %r190;
	neg.f32 	%f78, %f77;
	mov.f32 	%f79, 0f3FC90FDA;
	fma.rn.f32 	%f80, %f78, %f79, %f148;
	mov.f32 	%f81, 0f33A22168;
	fma.rn.f32 	%f82, %f78, %f81, %f80;
	mov.f32 	%f83, 0f27C234C5;
	fma.rn.f32 	%f149, %f78, %f83, %f82;
	abs.f32 	%f84, %f148;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p15, %f84, 0f47CE4780;
	@%p15 bra 	BB0_30;

	mov.b32 	 %r6, %f148;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd71, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd72, %rd1;

BB0_21:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd71];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd72], %r92;
	add.s64 	%rd72, %rd72, 4;
	add.s64 	%rd71, %rd71, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p16, %r181, 0;
	@%p16 bra 	BB0_21;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd56, %r101, 4;
	add.s64 	%rd7, %rd1, %rd56;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p17, %r16, 0;
	@%p17 bra 	BB0_24;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_24:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p18, %r111, 0;
	@%p18 bra 	BB0_25;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p19, %r22, 0;
	selp.u32	%r114, 1, 0, %p19;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_27;

BB0_25:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_27:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p20, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p20;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p21, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p21;
	setp.lt.s32	%p22, %r188, 1;
	@%p22 bra 	BB0_29;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_29:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f149, %r133;

BB0_30:
	mul.rn.f32 	%f26, %f149, %f149;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p23, %r39, 0;
	@%p23 bra 	BB0_32;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f150, %f86, %f26, %f85;
	bra.uni 	BB0_33;

BB0_32:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f150, %f88, %f26, %f87;

BB0_33:
	@%p23 bra 	BB0_35;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f150, %f26, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f151, %f90, %f26, %f91;
	bra.uni 	BB0_36;

BB0_35:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f150, %f26, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f151, %f93, %f26, %f94;

BB0_36:
	fma.rn.f32 	%f152, %f151, %f149, %f149;
	@%p23 bra 	BB0_38;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f152, %f151, %f26, %f95;

BB0_38:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p26, %r134, 0;
	@%p26 bra 	BB0_40;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f152, %f152, %f97, %f96;

BB0_40:
	cvta.to.global.u64 	%rd57, %rd19;
	mul.f32 	%f98, %f152, %f18;
	add.s64 	%rd59, %rd57, %rd52;
	ld.global.f32 	%f99, [%rd59];
	fma.rn.f32 	%f38, %f11, %f98, %f99;
	st.global.f32 	[%rd59], %f38;
	@%p14 bra 	BB0_42;

	mov.f32 	%f100, 0f00000000;
	mul.rn.f32 	%f154, %f154, %f100;

BB0_42:
	mul.f32 	%f101, %f154, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f101;
	cvt.rn.f32.s32	%f102, %r200;
	neg.f32 	%f103, %f102;
	fma.rn.f32 	%f105, %f103, %f79, %f154;
	fma.rn.f32 	%f107, %f103, %f81, %f105;
	fma.rn.f32 	%f155, %f103, %f83, %f107;
	abs.f32 	%f109, %f154;
	setp.leu.f32	%p28, %f109, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f154;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd73, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd74, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd73];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd74], %r138;
	add.s64 	%rd74, %rd74, 4;
	add.s64 	%rd73, %rd73, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p29, %r191, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd61, %r147, 4;
	add.s64 	%rd12, %rd1, %rd61;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_47:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p31, %r157, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r160, 1, 0, %p32;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_50:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p33, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p33;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p34;
	setp.lt.s32	%p35, %r198, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_52:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f155, %r179;

BB0_53:
	mul.rn.f32 	%f44, %f155, %f155;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f110, 0fBAB6061A;
	mov.f32 	%f111, 0f37CCF5CE;
	fma.rn.f32 	%f156, %f111, %f44, %f110;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f112, 0f3C08839E;
	mov.f32 	%f113, 0fB94CA1F9;
	fma.rn.f32 	%f156, %f113, %f44, %f112;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f114, 0f3D2AAAA5;
	fma.rn.f32 	%f115, %f156, %f44, %f114;
	mov.f32 	%f116, 0fBF000000;
	fma.rn.f32 	%f157, %f115, %f44, %f116;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f117, 0fBE2AAAA3;
	fma.rn.f32 	%f118, %f156, %f44, %f117;
	mov.f32 	%f119, 0f00000000;
	fma.rn.f32 	%f157, %f118, %f44, %f119;

BB0_59:
	fma.rn.f32 	%f158, %f157, %f155, %f155;
	@%p36 bra 	BB0_61;

	mov.f32 	%f120, 0f3F800000;
	fma.rn.f32 	%f158, %f157, %f44, %f120;

BB0_61:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p39, %r180, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f121, 0f00000000;
	mov.f32 	%f122, 0fBF800000;
	fma.rn.f32 	%f158, %f158, %f122, %f121;

BB0_63:
	cvta.to.global.u64 	%rd62, %rd15;
	cvta.to.global.u64 	%rd63, %rd14;
	cvta.to.global.u64 	%rd64, %rd13;
	cvta.to.global.u64 	%rd65, %rd20;
	mul.f32 	%f123, %f158, %f18;
	add.s64 	%rd67, %rd65, %rd52;
	ld.global.f32 	%f124, [%rd67];
	fma.rn.f32 	%f125, %f11, %f123, %f124;
	st.global.f32 	[%rd67], %f125;
	mul.f32 	%f126, %f152, %f125;
	mul.f32 	%f127, %f158, %f38;
	sub.f32 	%f128, %f127, %f126;
	cvt.f64.f32	%fd3, %f63;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f141;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f129, %fd6;
	mul.f32 	%f130, %f129, %f128;
	mul.f32 	%f131, %f142, %f130;
	mul.f32 	%f132, %f143, %f130;
	mul.f32 	%f133, %f144, %f130;
	add.s64 	%rd68, %rd64, %rd52;
	ld.global.f32 	%f134, [%rd68];
	sub.f32 	%f135, %f134, %f131;
	st.global.f32 	[%rd68], %f135;
	add.s64 	%rd69, %rd63, %rd52;
	ld.global.f32 	%f136, [%rd69];
	sub.f32 	%f137, %f136, %f132;
	st.global.f32 	[%rd69], %f137;
	add.s64 	%rd70, %rd62, %rd52;
	ld.global.f32 	%f138, [%rd70];
	sub.f32 	%f139, %f138, %f133;
	st.global.f32 	[%rd70], %f139;

BB0_64:
	ret;
}


`
   addspin2beff_ptx_75 = `
.version 6.4
.target sm_75
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .u64 addspin2beff_param_13,
	.param .f32 addspin2beff_param_14,
	.param .u64 addspin2beff_param_15,
	.param .f32 addspin2beff_param_16,
	.param .u64 addspin2beff_param_17,
	.param .f32 addspin2beff_param_18,
	.param .u64 addspin2beff_param_19,
	.param .f32 addspin2beff_param_20,
	.param .u64 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .f32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u32 addspin2beff_param_28,
	.param .u8 addspin2beff_param_29
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<40>;
	.reg .f32 	%f<160>;
	.reg .b32 	%r<201>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<75>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [addspin2beff_param_0];
	ld.param.u64 	%rd14, [addspin2beff_param_1];
	ld.param.u64 	%rd15, [addspin2beff_param_2];
	ld.param.u64 	%rd16, [addspin2beff_param_3];
	ld.param.u64 	%rd17, [addspin2beff_param_4];
	ld.param.u64 	%rd18, [addspin2beff_param_5];
	ld.param.u64 	%rd19, [addspin2beff_param_6];
	ld.param.u64 	%rd20, [addspin2beff_param_9];
	ld.param.u64 	%rd21, [addspin2beff_param_12];
	ld.param.u64 	%rd22, [addspin2beff_param_13];
	ld.param.f32 	%f140, [addspin2beff_param_14];
	ld.param.u64 	%rd23, [addspin2beff_param_15];
	ld.param.f32 	%f141, [addspin2beff_param_16];
	ld.param.u64 	%rd24, [addspin2beff_param_17];
	ld.param.f32 	%f142, [addspin2beff_param_18];
	ld.param.u64 	%rd25, [addspin2beff_param_19];
	ld.param.f32 	%f143, [addspin2beff_param_20];
	ld.param.u64 	%rd26, [addspin2beff_param_21];
	ld.param.f32 	%f144, [addspin2beff_param_22];
	ld.param.f32 	%f61, [addspin2beff_param_23];
	ld.param.f32 	%f62, [addspin2beff_param_24];
	ld.param.f32 	%f63, [addspin2beff_param_25];
	ld.param.u32 	%r76, [addspin2beff_param_26];
	ld.param.u32 	%r77, [addspin2beff_param_27];
	ld.param.u32 	%r78, [addspin2beff_param_28];
	mov.u32 	%r79, %ntid.x;
	mov.u32 	%r80, %ctaid.x;
	mov.u32 	%r81, %tid.x;
	mad.lo.s32 	%r1, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.y;
	mov.u32 	%r83, %ctaid.y;
	mov.u32 	%r84, %tid.y;
	mad.lo.s32 	%r2, %r82, %r83, %r84;
	mov.u32 	%r85, %ntid.z;
	mov.u32 	%r86, %ctaid.z;
	mov.u32 	%r87, %tid.z;
	mad.lo.s32 	%r3, %r85, %r86, %r87;
	setp.ge.s32	%p1, %r2, %r77;
	setp.ge.s32	%p2, %r1, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r78;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_64;

	mad.lo.s32 	%r88, %r3, %r77, %r2;
	mad.lo.s32 	%r4, %r88, %r76, %r1;
	setp.eq.s64	%p6, %rd22, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd27, %rd22;
	mul.wide.s32 	%rd28, %r4, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.f32 	%f64, [%rd29];
	mul.f32 	%f140, %f64, %f140;

BB0_3:
	setp.eq.s64	%p7, %rd23, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd30, %rd23;
	mul.wide.s32 	%rd31, %r4, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f65, [%rd32];
	mul.f32 	%f141, %f65, %f141;

BB0_5:
	setp.eq.s64	%p8, %rd24, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd33, %rd24;
	mul.wide.s32 	%rd34, %r4, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.nc.f32 	%f66, [%rd35];
	mul.f32 	%f142, %f66, %f142;

BB0_7:
	setp.eq.s64	%p9, %rd25, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd36, %rd25;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.nc.f32 	%f67, [%rd38];
	mul.f32 	%f143, %f67, %f143;

BB0_9:
	setp.eq.s64	%p10, %rd26, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd39, %rd26;
	mul.wide.s32 	%rd40, %r4, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f68, [%rd41];
	mul.f32 	%f144, %f68, %f144;

BB0_11:
	cvt.f64.f32	%fd1, %f61;
	div.rn.f64 	%fd2, %fd1, 0d42447BB7F7C00000;
	cvt.rn.f32.f64	%f11, %fd2;
	setp.eq.s64	%p11, %rd16, 0;
	mov.f32 	%f145, %f142;
	@%p11 bra 	BB0_13;

	cvta.to.global.u64 	%rd42, %rd16;
	mul.wide.s32 	%rd43, %r4, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.f32 	%f69, [%rd44];
	mul.f32 	%f145, %f142, %f69;

BB0_13:
	setp.eq.s64	%p12, %rd17, 0;
	mov.f32 	%f146, %f143;
	@%p12 bra 	BB0_15;

	cvta.to.global.u64 	%rd45, %rd17;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f70, [%rd47];
	mul.f32 	%f146, %f143, %f70;

BB0_15:
	setp.eq.s64	%p13, %rd18, 0;
	mov.f32 	%f147, %f144;
	@%p13 bra 	BB0_17;

	cvta.to.global.u64 	%rd48, %rd18;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f71, [%rd50];
	mul.f32 	%f147, %f144, %f71;

BB0_17:
	cvta.to.global.u64 	%rd51, %rd21;
	add.f32 	%f72, %f145, %f146;
	add.f32 	%f73, %f72, %f147;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.f32 	%f74, [%rd53];
	add.f32 	%f18, %f74, %f73;
	st.global.f32 	[%rd53], %f18;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f154, %f140, %f62;
	abs.f32 	%f20, %f154;
	setp.neu.f32	%p14, %f20, 0f7F800000;
	mov.f32 	%f148, %f154;
	@%p14 bra 	BB0_19;

	mov.f32 	%f75, 0f00000000;
	mul.rn.f32 	%f148, %f154, %f75;

BB0_19:
	mul.f32 	%f76, %f148, 0f3F22F983;
	cvt.rni.s32.f32	%r190, %f76;
	cvt.rn.f32.s32	%f77, %r190;
	neg.f32 	%f78, %f77;
	mov.f32 	%f79, 0f3FC90FDA;
	fma.rn.f32 	%f80, %f78, %f79, %f148;
	mov.f32 	%f81, 0f33A22168;
	fma.rn.f32 	%f82, %f78, %f81, %f80;
	mov.f32 	%f83, 0f27C234C5;
	fma.rn.f32 	%f149, %f78, %f83, %f82;
	abs.f32 	%f84, %f148;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p15, %f84, 0f47CE4780;
	@%p15 bra 	BB0_30;

	mov.b32 	 %r6, %f148;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r91, %r6, 8;
	or.b32  	%r8, %r91, -2147483648;
	mov.u32 	%r182, 0;
	mov.u64 	%rd71, __cudart_i2opi_f;
	mov.u32 	%r181, -6;
	mov.u64 	%rd72, %rd1;

BB0_21:
	.pragma "nounroll";
	ld.const.u32 	%r94, [%rd71];
	// inline asm
	{
	mad.lo.cc.u32   %r92, %r94, %r8, %r182;
	madc.hi.u32     %r182, %r94, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd72], %r92;
	add.s64 	%rd72, %rd72, 4;
	add.s64 	%rd71, %rd71, 4;
	add.s32 	%r181, %r181, 1;
	setp.ne.s32	%p16, %r181, 0;
	@%p16 bra 	BB0_21;

	and.b32  	%r97, %r7, 255;
	add.s32 	%r98, %r97, -128;
	shr.u32 	%r99, %r98, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd2], %r182;
	mov.u32 	%r100, 6;
	sub.s32 	%r101, %r100, %r99;
	mul.wide.s32 	%rd56, %r101, 4;
	add.s64 	%rd7, %rd1, %rd56;
	ld.local.u32 	%r183, [%rd7];
	ld.local.u32 	%r184, [%rd7+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p17, %r16, 0;
	@%p17 bra 	BB0_24;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r16;
	shr.u32 	%r104, %r184, %r103;
	shl.b32 	%r105, %r183, %r16;
	add.s32 	%r183, %r104, %r105;
	ld.local.u32 	%r106, [%rd7+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r184, %r16;
	add.s32 	%r184, %r107, %r108;

BB0_24:
	shr.u32 	%r109, %r184, 30;
	shl.b32 	%r110, %r183, 2;
	add.s32 	%r185, %r109, %r110;
	shl.b32 	%r22, %r184, 2;
	shr.u32 	%r111, %r185, 31;
	shr.u32 	%r112, %r183, 30;
	add.s32 	%r23, %r111, %r112;
	setp.eq.s32	%p18, %r111, 0;
	@%p18 bra 	BB0_25;

	not.b32 	%r113, %r185;
	neg.s32 	%r187, %r22;
	setp.eq.s32	%p19, %r22, 0;
	selp.u32	%r114, 1, 0, %p19;
	add.s32 	%r185, %r114, %r113;
	xor.b32  	%r186, %r13, -2147483648;
	bra.uni 	BB0_27;

BB0_25:
	mov.u32 	%r186, %r13;
	mov.u32 	%r187, %r22;

BB0_27:
	clz.b32 	%r189, %r185;
	setp.eq.s32	%p20, %r189, 0;
	shl.b32 	%r115, %r185, %r189;
	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r189;
	shr.u32 	%r118, %r187, %r117;
	add.s32 	%r119, %r118, %r115;
	selp.b32	%r31, %r185, %r119, %p20;
	mov.u32 	%r120, -921707870;
	mul.hi.u32 	%r188, %r31, %r120;
	setp.eq.s32	%p21, %r13, 0;
	neg.s32 	%r121, %r23;
	selp.b32	%r190, %r23, %r121, %p21;
	setp.lt.s32	%p22, %r188, 1;
	@%p22 bra 	BB0_29;

	mul.lo.s32 	%r122, %r31, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r188, 1;
	add.s32 	%r188, %r123, %r124;
	add.s32 	%r189, %r189, 1;

BB0_29:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r189;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r188, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r186;
	mov.b32 	 %f149, %r133;

BB0_30:
	mul.rn.f32 	%f26, %f149, %f149;
	and.b32  	%r39, %r190, 1;
	setp.eq.s32	%p23, %r39, 0;
	@%p23 bra 	BB0_32;

	mov.f32 	%f85, 0fBAB6061A;
	mov.f32 	%f86, 0f37CCF5CE;
	fma.rn.f32 	%f150, %f86, %f26, %f85;
	bra.uni 	BB0_33;

BB0_32:
	mov.f32 	%f87, 0f3C08839E;
	mov.f32 	%f88, 0fB94CA1F9;
	fma.rn.f32 	%f150, %f88, %f26, %f87;

BB0_33:
	@%p23 bra 	BB0_35;

	mov.f32 	%f89, 0f3D2AAAA5;
	fma.rn.f32 	%f90, %f150, %f26, %f89;
	mov.f32 	%f91, 0fBF000000;
	fma.rn.f32 	%f151, %f90, %f26, %f91;
	bra.uni 	BB0_36;

BB0_35:
	mov.f32 	%f92, 0fBE2AAAA3;
	fma.rn.f32 	%f93, %f150, %f26, %f92;
	mov.f32 	%f94, 0f00000000;
	fma.rn.f32 	%f151, %f93, %f26, %f94;

BB0_36:
	fma.rn.f32 	%f152, %f151, %f149, %f149;
	@%p23 bra 	BB0_38;

	mov.f32 	%f95, 0f3F800000;
	fma.rn.f32 	%f152, %f151, %f26, %f95;

BB0_38:
	and.b32  	%r134, %r190, 2;
	setp.eq.s32	%p26, %r134, 0;
	@%p26 bra 	BB0_40;

	mov.f32 	%f96, 0f00000000;
	mov.f32 	%f97, 0fBF800000;
	fma.rn.f32 	%f152, %f152, %f97, %f96;

BB0_40:
	cvta.to.global.u64 	%rd57, %rd19;
	mul.f32 	%f98, %f152, %f18;
	add.s64 	%rd59, %rd57, %rd52;
	ld.global.f32 	%f99, [%rd59];
	fma.rn.f32 	%f38, %f11, %f98, %f99;
	st.global.f32 	[%rd59], %f38;
	@%p14 bra 	BB0_42;

	mov.f32 	%f100, 0f00000000;
	mul.rn.f32 	%f154, %f154, %f100;

BB0_42:
	mul.f32 	%f101, %f154, 0f3F22F983;
	cvt.rni.s32.f32	%r200, %f101;
	cvt.rn.f32.s32	%f102, %r200;
	neg.f32 	%f103, %f102;
	fma.rn.f32 	%f105, %f103, %f79, %f154;
	fma.rn.f32 	%f107, %f103, %f81, %f105;
	fma.rn.f32 	%f155, %f103, %f83, %f107;
	abs.f32 	%f109, %f154;
	setp.leu.f32	%p28, %f109, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f154;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r137, %r41, 8;
	or.b32  	%r43, %r137, -2147483648;
	mov.u32 	%r192, 0;
	mov.u64 	%rd73, __cudart_i2opi_f;
	mov.u32 	%r191, -6;
	mov.u64 	%rd74, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r140, [%rd73];
	// inline asm
	{
	mad.lo.cc.u32   %r138, %r140, %r43, %r192;
	madc.hi.u32     %r192, %r140, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd74], %r138;
	add.s64 	%rd74, %rd74, 4;
	add.s64 	%rd73, %rd73, 4;
	add.s32 	%r191, %r191, 1;
	setp.ne.s32	%p29, %r191, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r143, %r42, 255;
	add.s32 	%r144, %r143, -128;
	shr.u32 	%r145, %r144, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd2], %r192;
	mov.u32 	%r146, 6;
	sub.s32 	%r147, %r146, %r145;
	mul.wide.s32 	%rd61, %r147, 4;
	add.s64 	%rd12, %rd1, %rd61;
	ld.local.u32 	%r193, [%rd12];
	ld.local.u32 	%r194, [%rd12+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r148, 32;
	sub.s32 	%r149, %r148, %r51;
	shr.u32 	%r150, %r194, %r149;
	shl.b32 	%r151, %r193, %r51;
	add.s32 	%r193, %r150, %r151;
	ld.local.u32 	%r152, [%rd12+-8];
	shr.u32 	%r153, %r152, %r149;
	shl.b32 	%r154, %r194, %r51;
	add.s32 	%r194, %r153, %r154;

BB0_47:
	shr.u32 	%r155, %r194, 30;
	shl.b32 	%r156, %r193, 2;
	add.s32 	%r195, %r155, %r156;
	shl.b32 	%r57, %r194, 2;
	shr.u32 	%r157, %r195, 31;
	shr.u32 	%r158, %r193, 30;
	add.s32 	%r58, %r157, %r158;
	setp.eq.s32	%p31, %r157, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r159, %r195;
	neg.s32 	%r197, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r160, 1, 0, %p32;
	add.s32 	%r195, %r160, %r159;
	xor.b32  	%r196, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r196, %r48;
	mov.u32 	%r197, %r57;

BB0_50:
	clz.b32 	%r199, %r195;
	setp.eq.s32	%p33, %r199, 0;
	shl.b32 	%r161, %r195, %r199;
	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r199;
	shr.u32 	%r164, %r197, %r163;
	add.s32 	%r165, %r164, %r161;
	selp.b32	%r66, %r195, %r165, %p33;
	mov.u32 	%r166, -921707870;
	mul.hi.u32 	%r198, %r66, %r166;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r167, %r58;
	selp.b32	%r200, %r58, %r167, %p34;
	setp.lt.s32	%p35, %r198, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r168, %r66, -921707870;
	shr.u32 	%r169, %r168, 31;
	shl.b32 	%r170, %r198, 1;
	add.s32 	%r198, %r169, %r170;
	add.s32 	%r199, %r199, 1;

BB0_52:
	mov.u32 	%r171, 126;
	sub.s32 	%r172, %r171, %r199;
	shl.b32 	%r173, %r172, 23;
	add.s32 	%r174, %r198, 1;
	shr.u32 	%r175, %r174, 7;
	add.s32 	%r176, %r175, 1;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r177, %r173;
	or.b32  	%r179, %r178, %r196;
	mov.b32 	 %f155, %r179;

BB0_53:
	mul.rn.f32 	%f44, %f155, %f155;
	add.s32 	%r74, %r200, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f110, 0fBAB6061A;
	mov.f32 	%f111, 0f37CCF5CE;
	fma.rn.f32 	%f156, %f111, %f44, %f110;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f112, 0f3C08839E;
	mov.f32 	%f113, 0fB94CA1F9;
	fma.rn.f32 	%f156, %f113, %f44, %f112;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f114, 0f3D2AAAA5;
	fma.rn.f32 	%f115, %f156, %f44, %f114;
	mov.f32 	%f116, 0fBF000000;
	fma.rn.f32 	%f157, %f115, %f44, %f116;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f117, 0fBE2AAAA3;
	fma.rn.f32 	%f118, %f156, %f44, %f117;
	mov.f32 	%f119, 0f00000000;
	fma.rn.f32 	%f157, %f118, %f44, %f119;

BB0_59:
	fma.rn.f32 	%f158, %f157, %f155, %f155;
	@%p36 bra 	BB0_61;

	mov.f32 	%f120, 0f3F800000;
	fma.rn.f32 	%f158, %f157, %f44, %f120;

BB0_61:
	and.b32  	%r180, %r74, 2;
	setp.eq.s32	%p39, %r180, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f121, 0f00000000;
	mov.f32 	%f122, 0fBF800000;
	fma.rn.f32 	%f158, %f158, %f122, %f121;

BB0_63:
	cvta.to.global.u64 	%rd62, %rd15;
	cvta.to.global.u64 	%rd63, %rd14;
	cvta.to.global.u64 	%rd64, %rd13;
	cvta.to.global.u64 	%rd65, %rd20;
	mul.f32 	%f123, %f158, %f18;
	add.s64 	%rd67, %rd65, %rd52;
	ld.global.f32 	%f124, [%rd67];
	fma.rn.f32 	%f125, %f11, %f123, %f124;
	st.global.f32 	[%rd67], %f125;
	mul.f32 	%f126, %f152, %f125;
	mul.f32 	%f127, %f158, %f38;
	sub.f32 	%f128, %f127, %f126;
	cvt.f64.f32	%fd3, %f63;
	mul.f64 	%fd4, %fd3, 0d470D38642367D29C;
	cvt.f64.f32	%fd5, %f141;
	mul.f64 	%fd6, %fd4, %fd5;
	cvt.rn.f32.f64	%f129, %fd6;
	mul.f32 	%f130, %f129, %f128;
	mul.f32 	%f131, %f142, %f130;
	mul.f32 	%f132, %f143, %f130;
	mul.f32 	%f133, %f144, %f130;
	add.s64 	%rd68, %rd64, %rd52;
	ld.global.f32 	%f134, [%rd68];
	sub.f32 	%f135, %f134, %f131;
	st.global.f32 	[%rd68], %f135;
	add.s64 	%rd69, %rd63, %rd52;
	ld.global.f32 	%f136, [%rd69];
	sub.f32 	%f137, %f136, %f132;
	st.global.f32 	[%rd69], %f137;
	add.s64 	%rd70, %rd62, %rd52;
	ld.global.f32 	%f138, [%rd70];
	sub.f32 	%f139, %f138, %f133;
	st.global.f32 	[%rd70], %f139;

BB0_64:
	ret;
}


`
 )
