# compile vhdl design source files
vhdl xil_defaultlib  "../../../dsed_audio.srcs/sources_1/ip/clk_wiz_12mhz/clk_wiz_12mhz_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/package_dsed.vhd"
vhdl xil_defaultlib  "../../../dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd"
vhdl xil_defaultlib  "../../../dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/audio_interface.vhd"
vhdl xil_defaultlib  "../../../dsed_audio.srcs/sources_1/imports/dsed_audio.srcs/sources_1/new/controlador.vhd"
vhdl xil_defaultlib  "../../../dsed_audio.srcs/sources_1/new/enable_generator.vhd"
vhdl xil_defaultlib  "../../../dsed_audio.srcs/sources_1/imports/Downloads/pwm.vhd"
vhdl xil_defaultlib  "../../../dsed_audio.srcs/sim_1/new/controlador_tb.vhd"

# Do not sort compile order
nosort
