

================================================================
== Vitis HLS Report for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s'
================================================================
* Date:           Thu Aug 17 12:48:51 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        btag_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  1.225 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      180|    -|
|Register             |        -|     -|      305|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      305|      182|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_done       |   9|          2|    1|          2|
    |ap_return_0   |   9|          2|   16|         32|
    |ap_return_1   |   9|          2|   16|         32|
    |ap_return_10  |   9|          2|   16|         32|
    |ap_return_11  |   9|          2|   16|         32|
    |ap_return_12  |   9|          2|   16|         32|
    |ap_return_13  |   9|          2|   16|         32|
    |ap_return_14  |   9|          2|   16|         32|
    |ap_return_15  |   9|          2|   15|         30|
    |ap_return_16  |   9|          2|   16|         32|
    |ap_return_17  |   9|          2|   16|         32|
    |ap_return_18  |   9|          2|   16|         32|
    |ap_return_2   |   9|          2|   16|         32|
    |ap_return_3   |   9|          2|   16|         32|
    |ap_return_4   |   9|          2|   16|         32|
    |ap_return_5   |   9|          2|   16|         32|
    |ap_return_6   |   9|          2|   16|         32|
    |ap_return_7   |   9|          2|   16|         32|
    |ap_return_8   |   9|          2|   16|         32|
    |ap_return_9   |   9|          2|   16|         32|
    +--------------+----+-----------+-----+-----------+
    |Total         | 180|         40|  304|        608|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |ap_return_0_preg   |  16|   0|   16|          0|
    |ap_return_10_preg  |  16|   0|   16|          0|
    |ap_return_11_preg  |  16|   0|   16|          0|
    |ap_return_12_preg  |  16|   0|   16|          0|
    |ap_return_13_preg  |  16|   0|   16|          0|
    |ap_return_14_preg  |  16|   0|   16|          0|
    |ap_return_15_preg  |  15|   0|   15|          0|
    |ap_return_16_preg  |  16|   0|   16|          0|
    |ap_return_17_preg  |  16|   0|   16|          0|
    |ap_return_18_preg  |  16|   0|   16|          0|
    |ap_return_1_preg   |  16|   0|   16|          0|
    |ap_return_2_preg   |  16|   0|   16|          0|
    |ap_return_3_preg   |  16|   0|   16|          0|
    |ap_return_4_preg   |  16|   0|   16|          0|
    |ap_return_5_preg   |  16|   0|   16|          0|
    |ap_return_6_preg   |  16|   0|   16|          0|
    |ap_return_7_preg   |  16|   0|   16|          0|
    |ap_return_8_preg   |  16|   0|   16|          0|
    |ap_return_9_preg   |  16|   0|   16|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 305|   0|  305|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+--------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_0   |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_1   |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_2   |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_3   |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_4   |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_5   |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_6   |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_7   |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_8   |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_9   |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_10  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_11  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_12  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_13  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_14  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_15  |  out|   15|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_16  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_17  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|ap_return_18  |  out|   16|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>|  return value|
|p_read        |   in|   16|     ap_none|                                                                       p_read|        scalar|
|p_read1       |   in|   16|     ap_none|                                                                      p_read1|        scalar|
|p_read2       |   in|   16|     ap_none|                                                                      p_read2|        scalar|
|p_read3       |   in|   16|     ap_none|                                                                      p_read3|        scalar|
|p_read4       |   in|   16|     ap_none|                                                                      p_read4|        scalar|
|p_read5       |   in|   16|     ap_none|                                                                      p_read5|        scalar|
|p_read6       |   in|   16|     ap_none|                                                                      p_read6|        scalar|
|p_read7       |   in|   16|     ap_none|                                                                      p_read7|        scalar|
|p_read8       |   in|   16|     ap_none|                                                                      p_read8|        scalar|
|p_read9       |   in|   16|     ap_none|                                                                      p_read9|        scalar|
|p_read10      |   in|   16|     ap_none|                                                                     p_read10|        scalar|
|p_read11      |   in|   16|     ap_none|                                                                     p_read11|        scalar|
|p_read13      |   in|   16|     ap_none|                                                                     p_read13|        scalar|
|p_read14      |   in|   16|     ap_none|                                                                     p_read14|        scalar|
|p_read15      |   in|   16|     ap_none|                                                                     p_read15|        scalar|
|p_read16      |   in|   15|     ap_none|                                                                     p_read16|        scalar|
|p_read17      |   in|   16|     ap_none|                                                                     p_read17|        scalar|
|p_read18      |   in|   16|     ap_none|                                                                     p_read18|        scalar|
|p_read19      |   in|   16|     ap_none|                                                                     p_read19|        scalar|
+--------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 2 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.22ns)   --->   "%p_read_576 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19"   --->   Operation 3 'read' 'p_read_576' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.22ns)   --->   "%p_read_577 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18"   --->   Operation 4 'read' 'p_read_577' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.22ns)   --->   "%p_read_578 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17"   --->   Operation 5 'read' 'p_read_578' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.22ns)   --->   "%p_read_579 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read16"   --->   Operation 6 'read' 'p_read_579' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.22ns)   --->   "%p_read1551 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15"   --->   Operation 7 'read' 'p_read1551' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.22ns)   --->   "%p_read1450 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14"   --->   Operation 8 'read' 'p_read1450' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.22ns)   --->   "%p_read1349 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13"   --->   Operation 9 'read' 'p_read1349' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.22ns)   --->   "%p_read1148 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11"   --->   Operation 10 'read' 'p_read1148' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.22ns)   --->   "%p_read1047 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10"   --->   Operation 11 'read' 'p_read1047' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.22ns)   --->   "%p_read946 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9"   --->   Operation 12 'read' 'p_read946' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.22ns)   --->   "%p_read845 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8"   --->   Operation 13 'read' 'p_read845' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.22ns)   --->   "%p_read744 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7"   --->   Operation 14 'read' 'p_read744' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.22ns)   --->   "%p_read643 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6"   --->   Operation 15 'read' 'p_read643' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.22ns)   --->   "%p_read542 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5"   --->   Operation 16 'read' 'p_read542' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.22ns)   --->   "%p_read441 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 17 'read' 'p_read441' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.22ns)   --->   "%p_read340 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 18 'read' 'p_read340' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.22ns)   --->   "%p_read239 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 19 'read' 'p_read239' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.22ns)   --->   "%p_read138 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 20 'read' 'p_read138' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (1.22ns)   --->   "%p_read37 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 21 'read' 'p_read37' <Predicate = true> <Delay = 1.22> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%newret = insertvalue i303 <undef>, i16 %p_read37"   --->   Operation 22 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i303 %newret, i16 %p_read138"   --->   Operation 23 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i303 %newret2, i16 %p_read239"   --->   Operation 24 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i303 %newret4, i16 %p_read340"   --->   Operation 25 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i303 %newret6, i16 %p_read441"   --->   Operation 26 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i303 %newret8, i16 %p_read542"   --->   Operation 27 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i303 %newret10, i16 %p_read643"   --->   Operation 28 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%newret14 = insertvalue i303 %newret12, i16 %p_read744"   --->   Operation 29 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%newret16 = insertvalue i303 %newret14, i16 %p_read845"   --->   Operation 30 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%newret18 = insertvalue i303 %newret16, i16 %p_read946"   --->   Operation 31 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i303 %newret18, i16 %p_read1047"   --->   Operation 32 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%newret22 = insertvalue i303 %newret20, i16 %p_read1148"   --->   Operation 33 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%newret24 = insertvalue i303 %newret22, i16 %p_read1349"   --->   Operation 34 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%newret26 = insertvalue i303 %newret24, i16 %p_read1450"   --->   Operation 35 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%newret28 = insertvalue i303 %newret26, i16 %p_read1551"   --->   Operation 36 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%newret30 = insertvalue i303 %newret28, i15 %p_read_579"   --->   Operation 37 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%newret32 = insertvalue i303 %newret30, i16 %p_read_578"   --->   Operation 38 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%newret34 = insertvalue i303 %newret32, i16 %p_read_577"   --->   Operation 39 'insertvalue' 'newret34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%newret36 = insertvalue i303 %newret34, i16 %p_read_576"   --->   Operation 40 'insertvalue' 'newret36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i303 %newret36"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln29 (specpipeline) [ 00]
p_read_576        (read        ) [ 00]
p_read_577        (read        ) [ 00]
p_read_578        (read        ) [ 00]
p_read_579        (read        ) [ 00]
p_read1551        (read        ) [ 00]
p_read1450        (read        ) [ 00]
p_read1349        (read        ) [ 00]
p_read1148        (read        ) [ 00]
p_read1047        (read        ) [ 00]
p_read946         (read        ) [ 00]
p_read845         (read        ) [ 00]
p_read744         (read        ) [ 00]
p_read643         (read        ) [ 00]
p_read542         (read        ) [ 00]
p_read441         (read        ) [ 00]
p_read340         (read        ) [ 00]
p_read239         (read        ) [ 00]
p_read138         (read        ) [ 00]
p_read37          (read        ) [ 00]
newret            (insertvalue ) [ 00]
newret2           (insertvalue ) [ 00]
newret4           (insertvalue ) [ 00]
newret6           (insertvalue ) [ 00]
newret8           (insertvalue ) [ 00]
newret10          (insertvalue ) [ 00]
newret12          (insertvalue ) [ 00]
newret14          (insertvalue ) [ 00]
newret16          (insertvalue ) [ 00]
newret18          (insertvalue ) [ 00]
newret20          (insertvalue ) [ 00]
newret22          (insertvalue ) [ 00]
newret24          (insertvalue ) [ 00]
newret26          (insertvalue ) [ 00]
newret28          (insertvalue ) [ 00]
newret30          (insertvalue ) [ 00]
newret32          (insertvalue ) [ 00]
newret34          (insertvalue ) [ 00]
newret36          (insertvalue ) [ 00]
ret_ln0           (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read13">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read14">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read15">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read16">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read17">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read18">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read19">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read19"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="p_read_576_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_576/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_read_577_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_577/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_578_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_578/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_579_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="15" slack="0"/>
<pin id="72" dir="0" index="1" bw="15" slack="0"/>
<pin id="73" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_579/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read1551_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1551/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read1450_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1450/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read1349_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1349/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read1148_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1148/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read1047_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1047/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read946_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read946/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read845_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read845/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read744_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read744/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read643_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read643/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read542_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read542/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read441_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read441/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read340_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read340/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read239_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read239/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_read138_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read138/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_read37_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read37/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="newret_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="303" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="newret2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="303" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="newret4_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="303" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="newret6_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="303" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="newret8_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="303" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="newret10_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="303" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret10/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="newret12_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="303" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret12/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="newret14_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="303" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret14/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="newret16_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="303" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret16/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="newret18_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="303" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret18/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="newret20_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="303" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret20/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="newret22_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="303" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret22/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="newret24_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="303" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret24/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="newret26_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="303" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret26/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="newret28_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="303" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret28/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="newret30_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="303" slack="0"/>
<pin id="258" dir="0" index="1" bw="15" slack="0"/>
<pin id="259" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret30/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="newret32_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="303" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret32/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="newret34_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="303" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="1" index="2" bw="303" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret34/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="newret36_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="303" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="1" index="2" bw="303" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret36/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="46" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="36" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="46" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="34" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="46" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="32" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="48" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="30" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="46" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="50" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="154" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="148" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="142" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="136" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="130" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="124" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="118" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="112" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="106" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="100" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="94" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="88" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="82" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="76" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="70" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="64" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="58" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="52" pin="2"/><net_sink comp="274" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read1 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read2 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read3 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read4 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read5 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read6 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read7 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read8 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read9 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read10 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read11 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read13 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read14 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read15 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read16 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read17 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read18 | {1 }
	Port: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> : p_read19 | {1 }
  - Chain level:
	State 1
		newret2 : 1
		newret4 : 2
		newret6 : 3
		newret8 : 4
		newret10 : 5
		newret12 : 6
		newret14 : 7
		newret16 : 8
		newret18 : 9
		newret20 : 10
		newret22 : 11
		newret24 : 12
		newret26 : 13
		newret28 : 14
		newret30 : 15
		newret32 : 16
		newret34 : 17
		newret36 : 18
		ret_ln0 : 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|
| Operation|     Functional Unit    |
|----------|------------------------|
|          |  p_read_576_read_fu_52 |
|          |  p_read_577_read_fu_58 |
|          |  p_read_578_read_fu_64 |
|          |  p_read_579_read_fu_70 |
|          |  p_read1551_read_fu_76 |
|          |  p_read1450_read_fu_82 |
|          |  p_read1349_read_fu_88 |
|          |  p_read1148_read_fu_94 |
|          | p_read1047_read_fu_100 |
|   read   |  p_read946_read_fu_106 |
|          |  p_read845_read_fu_112 |
|          |  p_read744_read_fu_118 |
|          |  p_read643_read_fu_124 |
|          |  p_read542_read_fu_130 |
|          |  p_read441_read_fu_136 |
|          |  p_read340_read_fu_142 |
|          |  p_read239_read_fu_148 |
|          |  p_read138_read_fu_154 |
|          |  p_read37_read_fu_160  |
|----------|------------------------|
|          |      newret_fu_166     |
|          |     newret2_fu_172     |
|          |     newret4_fu_178     |
|          |     newret6_fu_184     |
|          |     newret8_fu_190     |
|          |     newret10_fu_196    |
|          |     newret12_fu_202    |
|          |     newret14_fu_208    |
|          |     newret16_fu_214    |
|insertvalue|     newret18_fu_220    |
|          |     newret20_fu_226    |
|          |     newret22_fu_232    |
|          |     newret24_fu_238    |
|          |     newret26_fu_244    |
|          |     newret28_fu_250    |
|          |     newret30_fu_256    |
|          |     newret32_fu_262    |
|          |     newret34_fu_268    |
|          |     newret36_fu_274    |
|----------|------------------------|
|   Total  |                        |
|----------|------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
