# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CustomCPU_v1_0_project.gen/sources_1/ip/page_list/page_list_sim_netlist.vhdl" \
"../../../../CustomCPU_v1_0_project.gen/sources_1/ip/register_array/register_array_sim_netlist.vhdl" \
"../../../../CustomCPU_v1_0_project.gen/sources_1/ip/cache_block/cache_block_sim_netlist.vhdl" \
"../../../../CustomCPU_v1_0_project.ip_user_files/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" \
"../../../../CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0_memory_bus.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sources_1/imports/CustomCPU/IP/CustomCPU_1_0/hdl/CustomCPU_v1_0.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sources_1/new/program_counter.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sources_1/new/fetch_stage_controller.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sources_1/new/cache_register.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sources_1/new/ALU.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sources_1/new/decode_stage.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sources_1/new/execute_stage.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sources_1/new/memory_interface.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sources_1/new/decode.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sources_1/new/register_file.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sources_1/new/memory_access_stage.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sources_1/new/pipeline_manager.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sim_1/new/register_file_testbench.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sim_1/new/memory_interface_testbench.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sim_1/new/memory_manager_testbench.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sim_1/new/cache_register_testbench.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sim_1/new/fetch_stage_testbench.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sim_1/new/cpu_fetch_testbench.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sim_1/new/decode_stage_testbench.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sim_1/new/program_counter_testbench.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sim_1/new/ALU_testbench.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sim_1/new/cache_testbench.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sim_1/new/execute_stage_testbench.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sim_1/new/memory_access_testbench.vhd" \
"../../../../CustomCPU_v1_0_project.srcs/sim_1/new/pipeline_manager_testbench.vhd" \

# Do not sort compile order
nosort
