# Cache_Simulator
A configurable N-way set-associative cache simulator featuring LRU replacement policy, write-back mechanism, and optional victim caches for both L1 and L2 caches. Designed for performance analysis and experimentation with benchmarks like SPEC 2006.
