for VTR

arch:  arch = basedir+'/arch/timing/k6_frac_N10_mem32K_40nm.xml'

design: basedir+'/benchmarks/verilog/'+self.design+'.v'


