Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'VmodCAM_Ref'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr
off -lc off -power off -o VmodCAM_Ref_map.ncd VmodCAM_Ref.ngd VmodCAM_Ref.pcf 
Target Device  : xc6slx45
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue May 20 23:49:23 2014

Design Summary
--------------
Number of errors:      0
Number of warnings:    4
Slice Logic Utilization:
  Number of Slice Registers:                 1,096 out of  54,576    2%
    Number used as Flip Flops:               1,096
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,663 out of  27,288    6%
    Number used as logic:                    1,598 out of  27,288    5%
      Number using O6 output only:           1,009
      Number using O5 output only:             225
      Number using O5 and O6:                  364
      Number used as ROM:                        0
    Number used as Memory:                      42 out of   6,408    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:           34
        Number using O6 output only:             2
        Number using O5 output only:             0
        Number using O5 and O6:                 32
      Number used as Shift Register:             8
        Number using O6 output only:             8
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     23
      Number with same-slice register load:     11
      Number with same-slice carry load:        12
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   610 out of   6,822    8%
  Number of MUXCYs used:                       500 out of  13,644    3%
  Number of LUT Flip Flop pairs used:        1,829
    Number with an unused Flip Flop:           826 out of   1,829   45%
    Number with an unused LUT:                 166 out of   1,829    9%
    Number of fully used LUT-FF pairs:         837 out of   1,829   45%
    Number of unique control sets:             102
    Number of slice register sites lost
      to control set restrictions:             326 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       125 out of     218   57%
    Number of LOCed IOBs:                      125 out of     125  100%
    IOB Flip Flops:                              2
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of     116    0%
  Number of RAMB8BWERs:                          1 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       9 out of      16   56%
    Number used as BUFGs:                        9
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   0 out of     376    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  55 out of     376   14%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            0 out of      58    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       4   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.67

Peak Memory Usage:  868 MB
Total REAL time to MAP completion:  1 mins 10 secs 
Total CPU time to MAP completion (all processors):   1 mins 11 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Timing:3159 - The DCM, Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK.
   No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains
   must be constrained using FROM/TO constraints.
WARNING:Timing:3402 - The Clock Modifying COMP, Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst, has the attribute CLK_FEEDBACK set to NONE.  No
   phase relationship exists between the input and output clocks of this Clock Modifying COMP. Data paths between these clock domains must
   be constrained using FROM/TO constraints.
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:LIT:243 - Logical network Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/sreg<1>
   has no load.
INFO:LIT:395 - The above info message is repeated 21 more times for the
   following (max. 5 shown):
   Inst_SysCon/SYNC_SW/gen_bits[6].gen_bit/sreg<1>,
   Inst_SysCon/SYNC_SW/gen_bits[5].gen_bit/sreg<1>,
   Inst_SysCon/SYNC_SW/gen_bits[4].gen_bit/sreg<1>,
   Inst_SysCon/SYNC_SW/gen_bits[3].gen_bit/sreg<1>,
   Inst_SysCon/SYNC_SW/gen_bits[2].gen_bit/sreg<1>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst, consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
  31 block(s) removed
   3 block(s) optimized away
  38 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/sreg<1>" is loadless and has
been removed.
 Loadless block "Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/sreg_1" (FF) removed.
  The signal "Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/sreg<0>" is loadless and has
been removed.
   Loadless block "Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/sreg_0" (FF) removed.
The signal "Inst_SysCon/SYNC_SW/gen_bits[6].gen_bit/sreg<1>" is loadless and has
been removed.
 Loadless block "Inst_SysCon/SYNC_SW/gen_bits[6].gen_bit/sreg_1" (FF) removed.
  The signal "Inst_SysCon/SYNC_SW/gen_bits[6].gen_bit/sreg<0>" is loadless and has
been removed.
   Loadless block "Inst_SysCon/SYNC_SW/gen_bits[6].gen_bit/sreg_0" (FF) removed.
The signal "Inst_SysCon/SYNC_SW/gen_bits[5].gen_bit/sreg<1>" is loadless and has
been removed.
 Loadless block "Inst_SysCon/SYNC_SW/gen_bits[5].gen_bit/sreg_1" (FF) removed.
  The signal "Inst_SysCon/SYNC_SW/gen_bits[5].gen_bit/sreg<0>" is loadless and has
been removed.
   Loadless block "Inst_SysCon/SYNC_SW/gen_bits[5].gen_bit/sreg_0" (FF) removed.
The signal "Inst_SysCon/SYNC_SW/gen_bits[4].gen_bit/sreg<1>" is loadless and has
been removed.
 Loadless block "Inst_SysCon/SYNC_SW/gen_bits[4].gen_bit/sreg_1" (FF) removed.
  The signal "Inst_SysCon/SYNC_SW/gen_bits[4].gen_bit/sreg<0>" is loadless and has
been removed.
   Loadless block "Inst_SysCon/SYNC_SW/gen_bits[4].gen_bit/sreg_0" (FF) removed.
The signal "Inst_SysCon/SYNC_SW/gen_bits[3].gen_bit/sreg<1>" is loadless and has
been removed.
 Loadless block "Inst_SysCon/SYNC_SW/gen_bits[3].gen_bit/sreg_1" (FF) removed.
  The signal "Inst_SysCon/SYNC_SW/gen_bits[3].gen_bit/sreg<0>" is loadless and has
been removed.
   Loadless block "Inst_SysCon/SYNC_SW/gen_bits[3].gen_bit/sreg_0" (FF) removed.
The signal "Inst_SysCon/SYNC_SW/gen_bits[2].gen_bit/sreg<1>" is loadless and has
been removed.
 Loadless block "Inst_SysCon/SYNC_SW/gen_bits[2].gen_bit/sreg_1" (FF) removed.
  The signal "Inst_SysCon/SYNC_SW/gen_bits[2].gen_bit/sreg<0>" is loadless and has
been removed.
   Loadless block "Inst_SysCon/SYNC_SW/gen_bits[2].gen_bit/sreg_0" (FF) removed.
The signal "Inst_SysCon/SYNC_SW/gen_bits[1].gen_bit/sreg<1>" is loadless and has
been removed.
 Loadless block "Inst_SysCon/SYNC_SW/gen_bits[1].gen_bit/sreg_1" (FF) removed.
  The signal "Inst_SysCon/SYNC_SW/gen_bits[1].gen_bit/sreg<0>" is loadless and has
been removed.
   Loadless block "Inst_SysCon/SYNC_SW/gen_bits[1].gen_bit/sreg_0" (FF) removed.
The signal "Inst_SysCon/SYNC_SW/gen_bits[0].gen_bit/sreg<1>" is loadless and has
been removed.
 Loadless block "Inst_SysCon/SYNC_SW/gen_bits[0].gen_bit/sreg_1" (FF) removed.
  The signal "Inst_SysCon/SYNC_SW/gen_bits[0].gen_bit/sreg<0>" is loadless and has
been removed.
   Loadless block "Inst_SysCon/SYNC_SW/gen_bits[0].gen_bit/sreg_0" (FF) removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i<7>" is sourceless and has been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i<6>" is sourceless and has been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i<5>" is sourceless and has been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i<4>" is sourceless and has been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i<3>" is sourceless and has been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i<2>" is sourceless and has been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i<1>" is sourceless and has been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i<0>" is sourceless and has been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gr1.rfwft/empty_fwft_i" is sourceless and has been removed.
The signal "write_fifo/fifo/N1" is sourceless and has been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en" is
sourceless and has been removed.
 Sourceless block
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i_7" (FF) removed.
 Sourceless block
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i_6" (FF) removed.
 Sourceless block
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i_5" (FF) removed.
 Sourceless block
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i_4" (FF) removed.
 Sourceless block
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i_3" (FF) removed.
 Sourceless block
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i_2" (FF) removed.
 Sourceless block
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i_1" (FF) removed.
 Sourceless block
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/dout_i_0" (FF) removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/doutb_i<7>" is sourceless and has
been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/doutb_i<6>" is sourceless and has
been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/doutb_i<5>" is sourceless and has
been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/doutb_i<4>" is sourceless and has
been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/doutb_i<3>" is sourceless and has
been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/doutb_i<2>" is sourceless and has
been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/doutb_i<1>" is sourceless and has
been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/doutb_i<0>" is sourceless and has
been removed.
The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gr1.rfwft/empty_fwft_fb" is sourceless and has been removed.
 Sourceless block
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o1" (ROM) removed.
  The signal
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o" is sourceless and has
been removed.
   Sourceless block
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gr1.rfwft/empty_fwft_i" (FF) removed.
   Sourceless block
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gr1.rfwft/empty_fwft_fb" (FF) removed.
The signal
"read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/gwss.wsts/ram_full_i" is sourceless and has been removed.
Unused block
"read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gr1.rfwft/RAM_REGOUT_EN1" (ROM) removed.
Unused block
"write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem
/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noini
t.ram/SDP.WIDE_PRIM9.ram" (RAMB8BWER) removed.
Unused block "write_fifo/fifo/XST_GND" (ZERO) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
GND 		read_fifo/fifo/XST_GND

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP | SETUP       |    -1.056ns|   141.402ns|       4|        4224
   "Inst_SysCon_pllout_x1" TS_Inst_SysCon_I | HOLD        |     0.060ns|            |       0|           0
  nst_dcm_recfg_clkfx HIGH 50%              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP | SETUP       |     3.623ns|     1.007ns|       0|           0
   "Inst_SysCon_pllout_x2" TS_Inst_SysCon_I | HOLD        |    -0.954ns|            |      20|       18840
  nst_dcm_recfg_clkfx * 2 HIGH 50%          | MINPERIOD   |     2.900ns|     1.730ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PER | SETUP       |    38.834ns|     2.836ns|       0|           0
  IOD TIMEGRP "Inst_SysCon_Inst_dcm_fixed_c | HOLD        |    -0.097ns|            |     130|       12482
  lkfx" TS_CLK_I * 0.24 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PER | MINLOWPULSE |     5.926ns|     3.334ns|       0|           0
  IOD TIMEGRP "Inst_SysCon_Inst_dcm_recfg_c |             |            |            |        |            
  lkfx" TS_CLK_I * 1.08 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TI | MINPERIOD   |     0.251ns|     1.249ns|       0|           0
  MEGRP "Inst_SysCon_ddr2clk_2x_180" TS_CLK |             |            |            |        |            
  _I * 6.66666667 PHASE 0.750075008 ns HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGR | MINPERIOD   |     0.251ns|     1.249ns|       0|           0
  P "Inst_SysCon_ddr2clk_2x" TS_CLK_I * 6.6 |             |            |            |        |            
  6666667 HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 M | SETUP       |     7.502ns|     2.499ns|       0|           0
  Hz HIGH 50%                               | HOLD        |     0.153ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE C | SETUP       |     0.916ns|     0.334ns|       0|           0
  OMP "CAMA_PCLK_I" "RISING"                | HOLD        |     5.880ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE C | SETUP       |     0.916ns|     0.334ns|       0|           0
  OMP "CAMB_PCLK_I" "RISING"                | HOLD        |     5.880ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCL | SETUP       |     9.222ns|     3.278ns|       0|           0
  K_I" 80 MHz HIGH 50%                      | HOLD        |     0.060ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCL | SETUP       |     9.222ns|     3.278ns|       0|           0
  K_I" 80 MHz HIGH 50%                      | HOLD        |     0.060ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns | SETUP       |    17.938ns|     2.062ns|       0|           0
   HIGH 50%                                 | HOLD        |     0.132ns|            |       0|           0
                                            | MINPERIOD   |    16.876ns|     3.124ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD T | SETUP       |    21.872ns|     2.130ns|       0|           0
  IMEGRP "Inst_SysCon_mcb_drp_clk_bfg" TS_C | HOLD        |     0.060ns|            |       0|           0
  LK_I * 0.416666667 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 =  | MINPERIOD   |    39.940ns|     1.730ns|       0|           0
  PERIOD TIMEGRP "Inst_SysCon_Inst_dcm_fixe |             |            |            |        |            
  d_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354 |             |            |            |        |            
  169 ns HIGH 50%                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP | N/A         |         N/A|         N/A|     N/A|         N/A
   "Inst_SysCon_pllout_xs" TS_Inst_SysCon_I |             |            |            |        |            
  nst_dcm_recfg_clkfx * 10 HIGH 50%         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|      5.340ns|    152.714ns|            0|          154|          360|        26039|
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|    141.402ns|            0|           24|            0|         7838|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      1.730ns|          N/A|           20|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|    141.402ns|          N/A|            4|            0|         7755|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      2.836ns|          N/A|          130|            0|         6237|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|     24.002ns|      2.130ns|          N/A|            0|            0|        11964|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CAMA_D_I<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMA_D_I<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMA_D_I<2>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMA_D_I<3>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMA_D_I<4>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMA_D_I<5>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMA_D_I<6>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMA_D_I<7>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMA_FV_I                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMA_LV_I                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMA_MCLK_O                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| CAMA_PCLK_I                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| CAMA_PWDN_O                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| CAMA_RST_O                         | IOB              | OUTPUT    | LVCMOS33             |       | 24       | SLOW |              |          |          |
| CAMA_SCL                           | IOB              | BIDIR     | I2C                  |       |          |      |              |          |          |
| CAMA_SDA                           | IOB              | BIDIR     | I2C                  |       |          |      |              |          |          |
| CAMB_D_I<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMB_D_I<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMB_D_I<2>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMB_D_I<3>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMB_D_I<4>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMB_D_I<5>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMB_D_I<6>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMB_D_I<7>                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMB_FV_I                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMB_LV_I                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CAMB_MCLK_O                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| CAMB_PCLK_I                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| CAMB_PWDN_O                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| CAMB_RST_O                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| CAMB_SCL                           | IOB              | BIDIR     | I2C                  |       |          |      |              |          |          |
| CAMB_SDA                           | IOB              | BIDIR     | I2C                  |       |          |      |              |          |          |
| CAMX_VDDEN_O                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| CLK_I                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| LED_O<0>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_O<1>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_O<2>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_O<3>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_O<4>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_O<5>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_O<6>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_O<7>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| RESET_I                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SW_I<0>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SW_I<1>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SW_I<2>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SW_I<3>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SW_I<4>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SW_I<5>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SW_I<6>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SW_I<7>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| TMDS_TX_0_N                        | IOBS             | OUTPUT    | TMDS_33              |       |          |      |              |          |          |
| TMDS_TX_0_P                        | IOBM             | OUTPUT    | TMDS_33              |       |          |      | OSERDES      |          |          |
| TMDS_TX_1_N                        | IOBS             | OUTPUT    | TMDS_33              |       |          |      |              |          |          |
| TMDS_TX_1_P                        | IOBM             | OUTPUT    | TMDS_33              |       |          |      | OSERDES      |          |          |
| TMDS_TX_2_N                        | IOBS             | OUTPUT    | TMDS_33              |       |          |      |              |          |          |
| TMDS_TX_2_P                        | IOBM             | OUTPUT    | TMDS_33              |       |          |      | OSERDES      |          |          |
| TMDS_TX_CLK_N                      | IOBS             | OUTPUT    | TMDS_33              |       |          |      |              |          |          |
| TMDS_TX_CLK_P                      | IOBM             | OUTPUT    | TMDS_33              |       |          |      | OSERDES      |          |          |
| TMDS_TX_SCL                        | IOB              | INPUT     | I2C                  |       |          |      |              |          |          |
| TMDS_TX_SDA                        | IOB              | INPUT     | I2C                  |       |          |      |              |          |          |
| fx2Addr_out<0>                     | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2Addr_out<1>                     | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2Clk_in                          | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| fx2Data_io<0>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2Data_io<1>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2Data_io<2>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2Data_io<3>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2Data_io<4>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2Data_io<5>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2Data_io<6>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2Data_io<7>                      | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2GotData_in                      | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| fx2GotRoom_in                      | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| fx2OE_out                          | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2PktEnd_out                      | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2Read_out                        | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| fx2Write_out                       | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| mcb3_dram_a<0>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<1>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<2>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<3>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<4>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<5>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<6>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<7>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<8>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<9>                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<10>                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<11>                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<12>                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<0>                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<1>                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<2>                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_cas_n                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ck                       | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | OSERDES      |          |          |
| mcb3_dram_ck_n                     | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | OSERDES      |          |          |
| mcb3_dram_cke                      | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_dm                       | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<0>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<1>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<2>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<3>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<4>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<5>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<6>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<7>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<8>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<9>                    | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<10>                   | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<11>                   | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<12>                   | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<13>                   | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<14>                   | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dq<15>                   | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_dqs                      | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLDOWN |          |
| mcb3_dram_dqs_n                    | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLUP   |          |
| mcb3_dram_odt                      | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ras_n                    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_udm                      | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| mcb3_dram_udqs                     | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLDOWN |          |
| mcb3_dram_udqs_n                   | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLUP   |          |
| mcb3_dram_we_n                     | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| mcb3_rzq                           | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          | DEFAULT  |
| mcb3_zio                           | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          | DEFAULT  |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
