;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	MOV @-127, @100
	SUB @121, 103
	MOV @-127, @100
	SPL @277, @1
	SUB #72, @261
	SPL <121, 103
	MOV @-127, @100
	SUB @12, @-10
	CMP -17, <-20
	CMP -17, <-20
	SPL @277, @1
	SLT 27, @19
	SUB -277, <-126
	MOV -11, <-20
	SUB 27, @19
	SUB @127, @100
	JMP 0, -51
	SLT 27, @19
	SPL @277, @1
	SLT @12, @10
	SLT @12, @10
	SUB @127, @100
	MOV @-127, @100
	DJN -1, @-20
	MOV -11, <-20
	SLT @12, @10
	JMP @112, #200
	SLT 721, -610
	SUB @121, 103
	SLT 27, @19
	ADD 30, 9
	SPL @277, @1
	SUB -277, <126
	CMP #380, 257
	JMP 12, #-10
	SUB -277, <-126
	ADD 210, 30
	DJN -1, @-20
	SPL 0, <802
	DJN -1, @-20
	SLT 30, 9
	SLT 27, @19
	SPL 0, <802
	SPL 0, <802
	CMP -207, <-120
	MOV -11, <-20
	CMP -207, <-120
