/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [10:0] _06_;
  wire [7:0] _07_;
  wire [7:0] _08_;
  wire [17:0] _09_;
  wire [2:0] _10_;
  wire [2:0] _11_;
  wire [6:0] _12_;
  wire [13:0] _13_;
  wire [5:0] _14_;
  wire [23:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire [20:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [16:0] celloutsig_0_42z;
  wire [5:0] celloutsig_0_44z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire [7:0] celloutsig_0_56z;
  wire [27:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_60z;
  wire [6:0] celloutsig_0_62z;
  wire [4:0] celloutsig_0_63z;
  wire [27:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = celloutsig_0_16z ? celloutsig_0_8z[0] : celloutsig_0_12z[11];
  assign celloutsig_1_5z = celloutsig_1_0z[0] ? in_data[103] : _01_;
  assign celloutsig_1_8z = _01_ ? celloutsig_1_5z : _02_;
  assign celloutsig_1_15z = celloutsig_1_0z[3] ? celloutsig_1_4z[6] : celloutsig_1_7z[0];
  assign celloutsig_0_22z = celloutsig_0_12z[6] ? celloutsig_0_14z[12] : celloutsig_0_19z[6];
  assign celloutsig_0_25z = in_data[52] ? celloutsig_0_15z[9] : celloutsig_0_8z[2];
  assign celloutsig_0_48z = ~((celloutsig_0_23z[0] | celloutsig_0_13z) & (celloutsig_0_20z | celloutsig_0_26z[5]));
  assign celloutsig_0_7z = ~((celloutsig_0_6z[5] | celloutsig_0_0z[18]) & (celloutsig_0_6z[5] | celloutsig_0_0z[14]));
  assign celloutsig_1_18z = ~((celloutsig_1_17z[0] | celloutsig_1_5z) & (celloutsig_1_15z | celloutsig_1_13z[1]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[20] | in_data[20]) & (in_data[70] | celloutsig_0_0z[18]));
  assign celloutsig_0_3z = celloutsig_0_2z | ~(celloutsig_0_1z);
  assign celloutsig_0_1z = in_data[56] | ~(celloutsig_0_0z[22]);
  assign celloutsig_0_16z = celloutsig_0_7z | ~(celloutsig_0_13z);
  assign celloutsig_0_28z = celloutsig_0_10z[1] | ~(celloutsig_0_1z);
  assign celloutsig_0_29z = celloutsig_0_17z | ~(celloutsig_0_5z[18]);
  assign celloutsig_0_13z = celloutsig_0_9z[5] ^ celloutsig_0_9z[3];
  assign celloutsig_0_20z = celloutsig_0_19z[2] ^ celloutsig_0_10z[3];
  assign celloutsig_0_56z = _07_ + { celloutsig_0_9z[8:5], celloutsig_0_21z };
  assign celloutsig_0_60z = celloutsig_0_42z[13:6] + { celloutsig_0_10z[5:4], celloutsig_0_1z, _08_[4:1], celloutsig_0_3z };
  assign celloutsig_0_6z = { in_data[68:45], _06_[4:1] } + { in_data[22:21], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[111:108] + celloutsig_1_0z;
  assign celloutsig_1_13z = { celloutsig_1_2z[4], celloutsig_1_1z } + celloutsig_1_4z[6:2];
  assign celloutsig_0_9z = { celloutsig_0_5z[8:2], celloutsig_0_3z, celloutsig_0_3z } + in_data[56:48];
  assign celloutsig_0_10z = in_data[74:69] + { celloutsig_0_6z[26:22], celloutsig_0_1z };
  assign celloutsig_0_21z = celloutsig_0_12z[6:3] + { celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_0_30z = { celloutsig_0_14z[4:3], celloutsig_0_2z } + { celloutsig_0_9z[8:7], celloutsig_0_28z };
  reg [17:0] _41_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _41_ <= 18'h00000;
    else _41_ <= { in_data[53], celloutsig_0_14z };
  assign { _09_[17:10], _07_, _09_[1:0] } = _41_;
  reg [2:0] _42_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _42_ <= 3'h0;
    else _42_ <= { _04_, _10_[1], celloutsig_0_27z };
  assign { _11_[2], _00_, _11_[0] } = _42_;
  reg [3:0] _43_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _43_ <= 4'h0;
    else _43_ <= { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign _06_[4:1] = _43_;
  reg [3:0] _44_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _44_ <= 4'h0;
    else _44_ <= { celloutsig_0_40z, celloutsig_0_27z };
  assign _08_[4:1] = _44_;
  reg [6:0] _45_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _45_ <= 7'h00;
    else _45_ <= { celloutsig_1_0z[3:2], celloutsig_1_2z[4], celloutsig_1_1z };
  assign { _12_[6], _01_, _12_[4], _02_, _12_[2:1], _05_ } = _45_;
  reg [13:0] _46_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _46_ <= 14'h0000;
    else _46_ <= { celloutsig_1_4z[9:3], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z[4], celloutsig_1_1z };
  assign { _13_[13:5], _03_, _13_[3:0] } = _46_;
  reg [5:0] _47_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _47_ <= 6'h00;
    else _47_ <= { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_8z };
  assign { _14_[5:3], _04_, _10_[1], _14_[0] } = _47_;
  assign celloutsig_0_40z = { celloutsig_0_8z[3:2], celloutsig_0_22z } % { 1'h1, celloutsig_0_12z[1:0] };
  assign celloutsig_0_42z = { celloutsig_0_39z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_30z } % { 1'h1, celloutsig_0_15z[15:3], _11_[2], _00_, _11_[0] };
  assign celloutsig_1_0z = in_data[116:113] % { 1'h1, in_data[161:159] };
  assign celloutsig_1_4z = { _02_, _12_[2:1], _12_[6], _01_, _12_[4], _02_, _12_[2:1], _05_ } % { 1'h1, in_data[126:122], celloutsig_1_0z };
  assign celloutsig_1_17z = celloutsig_1_1z % { 1'h1, in_data[144:142] };
  assign celloutsig_0_23z = _06_[4:2] % { 1'h1, celloutsig_0_15z[18:17] };
  assign celloutsig_0_62z = celloutsig_0_41z ? { celloutsig_0_44z[4:1], celloutsig_0_45z } : celloutsig_0_60z[6:0];
  assign celloutsig_0_63z = celloutsig_0_21z[2] ? { celloutsig_0_8z, celloutsig_0_48z } : celloutsig_0_56z[7:3];
  assign celloutsig_1_2z[4] = celloutsig_1_0z[3] ? celloutsig_1_0z[2] : in_data[117];
  assign celloutsig_0_19z = celloutsig_0_15z[1] ? { celloutsig_0_9z[2], celloutsig_0_9z } : celloutsig_0_14z[10:1];
  assign celloutsig_0_39z = - { _06_[4:2], celloutsig_0_2z, celloutsig_0_30z };
  assign celloutsig_0_45z = - { celloutsig_0_42z[16:15], celloutsig_0_28z };
  assign celloutsig_0_5z = - in_data[79:52];
  assign celloutsig_0_8z = - celloutsig_0_5z[7:4];
  assign celloutsig_0_26z = - in_data[59:53];
  assign celloutsig_0_17z = { celloutsig_0_0z[18:12], celloutsig_0_14z } !== celloutsig_0_0z;
  assign celloutsig_0_27z = { celloutsig_0_7z, _14_[5:3], _04_, _10_[1], _14_[0], celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_25z } !== { celloutsig_0_6z[17:1], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[77:54] >> in_data[62:39];
  assign celloutsig_1_19z = { _13_[10:9], _12_[6], _01_, _12_[4], _02_, _12_[2:1], _05_, celloutsig_1_15z, celloutsig_1_18z } >> { celloutsig_1_17z[2], celloutsig_1_18z, celloutsig_1_7z };
  assign celloutsig_0_14z = { celloutsig_0_6z[19:17], celloutsig_0_2z, _06_[4:1], celloutsig_0_13z, celloutsig_0_8z, _06_[4:1] } >> { celloutsig_0_0z[18:9], celloutsig_0_3z, _14_[5:3], _04_, _10_[1], _14_[0] };
  assign celloutsig_0_15z = { celloutsig_0_5z[19:5], _14_[5:3], _04_, _10_[1], _14_[0] } >> { in_data[47:46], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_44z = { celloutsig_0_30z[2:1], celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_28z } << celloutsig_0_12z[10:5];
  assign celloutsig_1_7z = { celloutsig_1_1z[3:2], _12_[6], _01_, _12_[4], _02_, _12_[2:1], _05_ } << celloutsig_1_4z[8:0];
  assign celloutsig_0_12z = celloutsig_0_6z[24:11] << { celloutsig_0_0z[11:5], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z };
  assign { _06_[10:5], _06_[0] } = { celloutsig_0_5z[14:9], celloutsig_0_20z };
  assign { _08_[7:5], _08_[0] } = { celloutsig_0_10z[5:4], celloutsig_0_1z, celloutsig_0_3z };
  assign _09_[9:2] = _07_;
  assign { _10_[2], _10_[0] } = { _04_, celloutsig_0_27z };
  assign _11_[1] = _00_;
  assign { _12_[5], _12_[3], _12_[0] } = { _01_, _02_, _05_ };
  assign _13_[4] = _03_;
  assign _14_[2:1] = { _04_, _10_[1] };
  assign celloutsig_1_2z[3:0] = celloutsig_1_1z;
  assign { out_data[128], out_data[106:96], out_data[38:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
