0.7
2020.2
Sep  5 2024
15:23:16
G:/verilog_home/axi_spi_test3/axi_spi_test3.sim/sim_1/impl/func/xsim/axi_sim_func_impl.v,1731460870,verilog,,G:/verilog_home/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/my_axi_7seg/axi_slaveI.v,,clk_x_pntrs;clk_x_pntrs_7;dbg_hub;design_1;design_1_auto_pc_0;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_axi_protocol_converter;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_ar_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_aw_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_b_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_cmd_translator;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_cmd_translator_1;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_incr_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_incr_cmd_2;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_r_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_rd_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_simple_fifo;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_simple_fifo__parameterized0;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_simple_fifo__parameterized1;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_simple_fifo__parameterized2;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_wr_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_wrap_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_32_b2s_wrap_cmd_3;design_1_auto_pc_0_axi_register_slice_v2_1_32_axi_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_32_axic_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_32_axic_register_slice_0;design_1_auto_pc_0_axi_register_slice_v2_1_32_axic_register_slice__parameterized1;design_1_auto_pc_0_axi_register_slice_v2_1_32_axic_register_slice__parameterized2;design_1_myip_v1_0_S_AXI_0_0;design_1_myip_v1_0_S_AXI_0_0_myip_v1_0_S_AXI;design_1_processing_system7_0_0;design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7;design_1_ps7_0_axi_periph_0;design_1_rst_ps7_0_100M_0;design_1_rst_ps7_0_100M_0_cdc_sync;design_1_rst_ps7_0_100M_0_cdc_sync_0;design_1_rst_ps7_0_100M_0_lpf;design_1_rst_ps7_0_100M_0_proc_sys_reset;design_1_rst_ps7_0_100M_0_sequence_psr;design_1_rst_ps7_0_100M_0_upcnt_n;design_1_spi_top_0_0;design_1_spi_top_0_0_fifo;design_1_spi_top_0_0_fifo_0;design_1_spi_top_0_0_spi_master;design_1_spi_top_0_0_spi_slave;design_1_spi_top_0_0_spi_top;design_1_system_ila_0_1;design_1_system_ila_0_1_bd_36cd;design_1_system_ila_0_1_bd_36cd_g_inst_0;design_1_system_ila_0_1_bd_36cd_g_inst_0_gigantic_mux;design_1_system_ila_0_1_bd_36cd_ila_lib_0;design_1_system_ila_0_1_bd_36cd_slot_0_ar_0;design_1_system_ila_0_1_bd_36cd_slot_0_aw_0;design_1_system_ila_0_1_bd_36cd_slot_0_b_0;design_1_system_ila_0_1_bd_36cd_slot_0_r_0;design_1_system_ila_0_1_bd_36cd_slot_0_w_0;design_1_system_ila_0_1_blk_mem_gen_v8_4_8;design_1_system_ila_0_1_blk_mem_gen_v8_4_8_blk_mem_gen_generic_cstr;design_1_system_ila_0_1_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width;design_1_system_ila_0_1_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized0;design_1_system_ila_0_1_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized1;design_1_system_ila_0_1_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper;design_1_system_ila_0_1_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_82;design_1_system_ila_0_1_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_83;design_1_system_ila_0_1_blk_mem_gen_v8_4_8_blk_mem_gen_top;design_1_system_ila_0_1_blk_mem_gen_v8_4_8_synth;design_1_system_ila_0_1_gigantic_mux_v1_0_2_cntr;design_1_system_ila_0_1_ila_v6_2_15_ila;design_1_system_ila_0_1_ila_v6_2_15_ila_cap_addrgen;design_1_system_ila_0_1_ila_v6_2_15_ila_cap_ctrl_legacy;design_1_system_ila_0_1_ila_v6_2_15_ila_cap_sample_counter;design_1_system_ila_0_1_ila_v6_2_15_ila_cap_window_counter;design_1_system_ila_0_1_ila_v6_2_15_ila_core;design_1_system_ila_0_1_ila_v6_2_15_ila_register;design_1_system_ila_0_1_ila_v6_2_15_ila_reset_ctrl;design_1_system_ila_0_1_ila_v6_2_15_ila_trace_memory;design_1_system_ila_0_1_ila_v6_2_15_ila_trig_match;design_1_system_ila_0_1_ila_v6_2_15_ila_trigger;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0_1;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0_10;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0_12;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0_18;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0_27;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0_30;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0_33;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0_35;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0_37;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0_4;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0_40;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0_43;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0_46;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0_49;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized0_7;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized1;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized1_21;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized2;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized2_75;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA__parameterized2_79;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice_14;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice_15;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice_22;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice_23;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice_24;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice_51;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice_52;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice_72;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice_73;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice_76;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice_77;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice_80;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice_81;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_11;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_13;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_16;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_19;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_2;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_25;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_28;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_31;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_34;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_36;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_38;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_41;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_44;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_47;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_5;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_50;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_53;design_1_system_ila_0_1_ltlib_v1_0_2_all_typeA_slice__parameterized0_8;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized0;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized0_0;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized0_17;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized0_26;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized0_29;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized0_3;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized0_32;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized0_39;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized0_48;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized0_6;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized0_9;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized1;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized1_45;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized2;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized2_42;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized3;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized3_20;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA__parameterized4;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA_nodelay;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA_nodelay_74;design_1_system_ila_0_1_ltlib_v1_0_2_allx_typeA_nodelay_78;design_1_system_ila_0_1_ltlib_v1_0_2_async_edge_xfer;design_1_system_ila_0_1_ltlib_v1_0_2_async_edge_xfer__1;design_1_system_ila_0_1_ltlib_v1_0_2_async_edge_xfer__2;design_1_system_ila_0_1_ltlib_v1_0_2_async_edge_xfer__3;design_1_system_ila_0_1_ltlib_v1_0_2_cfglut4;design_1_system_ila_0_1_ltlib_v1_0_2_cfglut4__1;design_1_system_ila_0_1_ltlib_v1_0_2_cfglut5;design_1_system_ila_0_1_ltlib_v1_0_2_cfglut5__1;design_1_system_ila_0_1_ltlib_v1_0_2_cfglut5__2;design_1_system_ila_0_1_ltlib_v1_0_2_cfglut6;design_1_system_ila_0_1_ltlib_v1_0_2_cfglut6__1;design_1_system_ila_0_1_ltlib_v1_0_2_cfglut6__parameterized0;design_1_system_ila_0_1_ltlib_v1_0_2_cfglut7;design_1_system_ila_0_1_ltlib_v1_0_2_cfglut7__1;design_1_system_ila_0_1_ltlib_v1_0_2_generic_memrd;design_1_system_ila_0_1_ltlib_v1_0_2_match;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized0;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized0__1;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized0__10;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized0__2;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized0__3;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized0__4;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized0__5;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized0__6;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized0__7;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized0__8;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized0__9;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized1;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized1__1;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized2;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized2__1;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized3;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized3__1;design_1_system_ila_0_1_ltlib_v1_0_2_match__parameterized4;design_1_system_ila_0_1_ltlib_v1_0_2_match_nodelay;design_1_system_ila_0_1_ltlib_v1_0_2_match_nodelay__1;design_1_system_ila_0_1_ltlib_v1_0_2_match_nodelay__2;design_1_system_ila_0_1_ltlib_v1_0_2_rising_edge_detection;design_1_system_ila_0_1_ltlib_v1_0_2_rising_edge_detection__1;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized45;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized46;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized47;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized48;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized60;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized61;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized62;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized63;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized64;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized65;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized66;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized67;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized68;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized69;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized70;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized71;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized73;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized75;design_1_system_ila_0_1_xsdbs_v1_0_4_reg__parameterized78;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_ctl;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_ctl_57;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_ctl_58;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_ctl_59;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_ctl_60;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_ctl_63;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_ctl_64;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_ctl_65;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_ctl_66;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_ctl_67;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_ctl_70;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_ctl_71;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_ctl__parameterized1;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_ctl__parameterized1_61;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_ctl__parameterized1_62;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized0;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized1;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized10;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized11;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized12;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized13;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized14;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized15;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized16;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized17;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized18;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized2;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized3;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized4;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized5;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized6;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized7;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized8;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_p2s__parameterized9;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_stat;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_stat_54;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_stat_55;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_stat_56;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_stat_68;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_stat_69;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_stream;design_1_system_ila_0_1_xsdbs_v1_0_4_reg_stream__parameterized0;design_1_system_ila_0_1_xsdbs_v1_0_4_xsdbs;design_1_wrapper;dmem;dmem_13;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_5;fifo_generator_v13_1_5__parameterized0;fifo_generator_v13_1_5_synth;fifo_generator_v13_1_5_synth__parameterized0;glbl;ltlib_v1_0_2_bscan;ltlib_v1_0_2_generic_mux;memory;memory__parameterized0;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_17;reset_blk_ramfifo;reset_blk_ramfifo_8;s00_couplers_imp_UYSKKA;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_19;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_4;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_2_addr_ctl;xsdbm_v3_0_2_bscan_switch;xsdbm_v3_0_2_burst_wdlen_ctl;xsdbm_v3_0_2_bus_ctl;xsdbm_v3_0_2_bus_ctl_cnt;xsdbm_v3_0_2_bus_ctl_flg;xsdbm_v3_0_2_bus_ctl_flg__parameterized0;xsdbm_v3_0_2_bus_mstr2sl_if;xsdbm_v3_0_2_cmd_decode;xsdbm_v3_0_2_ctl_reg;xsdbm_v3_0_2_ctl_reg__parameterized0;xsdbm_v3_0_2_ctl_reg__parameterized1;xsdbm_v3_0_2_ctl_reg__parameterized2;xsdbm_v3_0_2_icon;xsdbm_v3_0_2_icon2xsdb;xsdbm_v3_0_2_if;xsdbm_v3_0_2_if_static_status;xsdbm_v3_0_2_rdfifo;xsdbm_v3_0_2_rdreg;xsdbm_v3_0_2_stat;xsdbm_v3_0_2_stat_reg;xsdbm_v3_0_2_stat_reg__parameterized0;xsdbm_v3_0_2_stat_reg__parameterized0_0;xsdbm_v3_0_2_sync;xsdbm_v3_0_2_wrfifo;xsdbm_v3_0_2_wrreg;xsdbm_v3_0_2_xsdbm;xsdbm_v3_0_2_xsdbm_id,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;xilinx_vip,../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/d47c/hdl;../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
G:/verilog_home/axi_spi_test3/axi_spi_test3.srcs/sim_1/imports/imports/axi_tb.v,1731031990,verilog,,,,axi_sim,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;xilinx_vip,../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/d47c/hdl;../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
G:/verilog_home/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/my_axi_7seg/axi_slaveI.v,1731291939,verilog,,G:/verilog_home/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/imports/sources_1/new/fifo.v,,myip_v1_0_S_AXI,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;xilinx_vip,../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/d47c/hdl;../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
G:/verilog_home/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/imports/sources_1/new/fifo.v,1729734794,verilog,,G:/verilog_home/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v,,fifo,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;xilinx_vip,../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/d47c/hdl;../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
G:/verilog_home/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/imports/spi_source/spi_slave.v,1731457161,verilog,,G:/verilog_home/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/imports/spi_source/spi_top.v,,spi_slave,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;xilinx_vip,../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/d47c/hdl;../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
G:/verilog_home/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/imports/spi_source/spi_top.v,1731457249,verilog,,G:/verilog_home/axi_spi_test3/axi_spi_test3.srcs/sim_1/imports/imports/axi_tb.v,,spi_top,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;xilinx_vip,../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/d47c/hdl;../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
G:/verilog_home/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/new/spi_master.v,1731288343,verilog,,G:/verilog_home/axi_spi_test3/axi_spi_test3.srcs/sources_1/imports/sources_1/imports/spi_source/spi_slave.v,,spi_master,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;xilinx_vip,../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/d47c/hdl;../../../../../axi_spi_test3.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
