
MASTER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003330  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20000000  00403330  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002954  2000043c  0040376c  0002043c  2**2
                  ALLOC
  3 .stack        00000400  20002d90  004060c0  0002043c  2**0
                  ALLOC
  4 .heap         00000200  20003190  004064c0  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020466  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000574c  00000000  00000000  000204bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001335  00000000  00000000  00025c0b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000f42  00000000  00000000  00026f40  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000298  00000000  00000000  00027e82  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000218  00000000  00000000  0002811a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000110a8  00000000  00000000  00028332  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005099  00000000  00000000  000393da  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004360d  00000000  00000000  0003e473  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000d10  00000000  00000000  00081a80  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	90 31 00 20 31 06 40 00 2d 06 40 00 2d 06 40 00     .1. 1.@.-.@.-.@.
  400010:	2d 06 40 00 2d 06 40 00 2d 06 40 00 00 00 00 00     -.@.-.@.-.@.....
	...
  40002c:	2d 06 40 00 2d 06 40 00 00 00 00 00 2d 06 40 00     -.@.-.@.....-.@.
  40003c:	2d 06 40 00 2d 06 40 00 2d 06 40 00 2d 06 40 00     -.@.-.@.-.@.-.@.
  40004c:	fd 03 40 00 2d 06 40 00 2d 06 40 00 2d 06 40 00     ..@.-.@.-.@.-.@.
  40005c:	00 00 00 00 19 08 40 00 2d 06 40 00 00 00 00 00     ......@.-.@.....
  40006c:	2d 06 40 00 2d 06 40 00 00 00 00 00 2d 06 40 00     -.@.-.@.....-.@.
  40007c:	2d 06 40 00 00 00 00 00 00 00 00 00 2d 06 40 00     -.@.........-.@.
  40008c:	2d 06 40 00 2d 06 40 00 2d 06 40 00 2d 06 40 00     -.@.-.@.-.@.-.@.
  40009c:	2d 06 40 00 ed 04 40 00 2d 06 40 00 00 00 00 00     -.@...@.-.@.....
	...
  4000b4:	2d 06 40 00 2d 06 40 00 2d 06 40 00 2d 06 40 00     -.@.-.@.-.@.-.@.
  4000c4:	2d 06 40 00 2d 06 40 00                             -.@.-.@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000043c 	.word	0x2000043c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00403330 	.word	0x00403330

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00403330 	.word	0x00403330
  40012c:	20000440 	.word	0x20000440
  400130:	00403330 	.word	0x00403330
  400134:	00000000 	.word	0x00000000

00400138 <_Z8ADC_Initv>:
#include "sam.h"

void ADC_Init()
{
  400138:	b510      	push	{r4, lr}
	// DO NOT USE CH6 AND CH7 IN ADC IF USING UART1
	// Enable ADC channel 4, channel 5 and channel 15
	REG_ADC_CHER |= ADC_CHER_CH4 | ADC_CHER_CH5;
  40013a:	4b1d      	ldr	r3, [pc, #116]	; (4001b0 <_Z8ADC_Initv+0x78>)
  40013c:	681a      	ldr	r2, [r3, #0]
  40013e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
  400142:	601a      	str	r2, [r3, #0]
	REG_ADC_CHER |= ADC_CHER_CH6 | ADC_CHER_CH7;
  400144:	681a      	ldr	r2, [r3, #0]
  400146:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
  40014a:	601a      	str	r2, [r3, #0]
	
	// Set ADC clock to 1 MHz
	REG_ADC_ACR |= ADC_ACR_IBCTL(1);
  40014c:	4a19      	ldr	r2, [pc, #100]	; (4001b4 <_Z8ADC_Initv+0x7c>)
  40014e:	6813      	ldr	r3, [r2, #0]
  400150:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  400154:	6013      	str	r3, [r2, #0]
	
	// Clock prescaler = (fcpu / (2 * adc_freq)) - 1
	uint8_t PRS = SystemCoreClock / (2 * 1E6) - 1;
  400156:	4b18      	ldr	r3, [pc, #96]	; (4001b8 <_Z8ADC_Initv+0x80>)
  400158:	6818      	ldr	r0, [r3, #0]
  40015a:	4b18      	ldr	r3, [pc, #96]	; (4001bc <_Z8ADC_Initv+0x84>)
  40015c:	4798      	blx	r3
  40015e:	a312      	add	r3, pc, #72	; (adr r3, 4001a8 <_Z8ADC_Initv+0x70>)
  400160:	e9d3 2300 	ldrd	r2, r3, [r3]
  400164:	4c16      	ldr	r4, [pc, #88]	; (4001c0 <_Z8ADC_Initv+0x88>)
  400166:	47a0      	blx	r4
  400168:	2200      	movs	r2, #0
  40016a:	4b16      	ldr	r3, [pc, #88]	; (4001c4 <_Z8ADC_Initv+0x8c>)
  40016c:	4c16      	ldr	r4, [pc, #88]	; (4001c8 <_Z8ADC_Initv+0x90>)
  40016e:	47a0      	blx	r4
  400170:	4b16      	ldr	r3, [pc, #88]	; (4001cc <_Z8ADC_Initv+0x94>)
  400172:	4798      	blx	r3
  400174:	b2c0      	uxtb	r0, r0
	REG_ADC_MR |= ADC_MR_PRESCAL(PRS);
  400176:	4a16      	ldr	r2, [pc, #88]	; (4001d0 <_Z8ADC_Initv+0x98>)
  400178:	6813      	ldr	r3, [r2, #0]
  40017a:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  40017e:	6010      	str	r0, [r2, #0]
	
	// Enable ADC interrupts for end of conversion
	REG_ADC_IER |= ADC_IER_EOC4 | ADC_IER_EOC5 | ADC_IER_EOC6 | ADC_IER_EOC7;
  400180:	3220      	adds	r2, #32
  400182:	6813      	ldr	r3, [r2, #0]
  400184:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
  400188:	6013      	str	r3, [r2, #0]
	
	// Enable clock for ADC
	REG_PMC_PCER0|= PMC_PCER0_PID29;
  40018a:	f502 2228 	add.w	r2, r2, #688128	; 0xa8000
  40018e:	f502 727b 	add.w	r2, r2, #1004	; 0x3ec
  400192:	6813      	ldr	r3, [r2, #0]
  400194:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400198:	6013      	str	r3, [r2, #0]
	
	//ADC software reset
	//REG_ADC_CR |= ADC_CR_SWRST;
	//Autocalibration
	REG_ADC_CR |= ADC_CR_AUTOCAL;
  40019a:	4a0e      	ldr	r2, [pc, #56]	; (4001d4 <_Z8ADC_Initv+0x9c>)
  40019c:	6813      	ldr	r3, [r2, #0]
  40019e:	f043 0308 	orr.w	r3, r3, #8
  4001a2:	6013      	str	r3, [r2, #0]
  4001a4:	bd10      	pop	{r4, pc}
  4001a6:	bf00      	nop
  4001a8:	00000000 	.word	0x00000000
  4001ac:	413e8480 	.word	0x413e8480
  4001b0:	40038010 	.word	0x40038010
  4001b4:	40038094 	.word	0x40038094
  4001b8:	20000000 	.word	0x20000000
  4001bc:	00402391 	.word	0x00402391
  4001c0:	004026d1 	.word	0x004026d1
  4001c4:	3ff00000 	.word	0x3ff00000
  4001c8:	00402115 	.word	0x00402115
  4001cc:	004029dd 	.word	0x004029dd
  4001d0:	40038004 	.word	0x40038004
  4001d4:	40038000 	.word	0x40038000

004001d8 <_Z8CLK_Inithhhh>:
#define RC 0
#define XTAL 1
#define OSC 2

void CLK_Init(uint8_t source, uint8_t fsource, uint8_t num, uint8_t den)
{
  4001d8:	b470      	push	{r4, r5, r6}
	// Disable watchdog
	WDT->WDT_MR = WDT_MR_WDDIS;
  4001da:	f44f 4500 	mov.w	r5, #32768	; 0x8000
  4001de:	4c5e      	ldr	r4, [pc, #376]	; (400358 <_Z8CLK_Inithhhh+0x180>)
  4001e0:	6065      	str	r5, [r4, #4]
	
	//Embedded Flash Wait States for Worst-Case Conditions
	EFC0->EEFC_FMR = EEFC_FMR_FWS(7) | EEFC_FMR_CLOE;
  4001e2:	4d5e      	ldr	r5, [pc, #376]	; (40035c <_Z8CLK_Inithhhh+0x184>)
  4001e4:	f5a4 6425 	sub.w	r4, r4, #2640	; 0xa50
  4001e8:	6025      	str	r5, [r4, #0]
	
	#if defined(ID_EFC1)
	EFC1->EEFC_FMR = EEFC_FMR_FWS(7) | EEFC_FMR_CLOE;
	#endif
	switch(source)
  4001ea:	2801      	cmp	r0, #1
  4001ec:	d058      	beq.n	4002a0 <_Z8CLK_Inithhhh+0xc8>
  4001ee:	b1a0      	cbz	r0, 40021a <_Z8CLK_Inithhhh+0x42>
  4001f0:	2802      	cmp	r0, #2
  4001f2:	d075      	beq.n	4002e0 <_Z8CLK_Inithhhh+0x108>
		
		//Disable the on-chip fast RC oscillator
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
		break;
	}
	if(num == 0 || den == 0)
  4001f4:	b112      	cbz	r2, 4001fc <_Z8CLK_Inithhhh+0x24>
  4001f6:	2b00      	cmp	r3, #0
  4001f8:	f040 808e 	bne.w	400318 <_Z8CLK_Inithhhh+0x140>
	{
		// Select MCK and HCLK
		// CSS: 0 SLOW_CLK; 1 MAIN_CLK; 2 PLLA_CLK; 3 PLLB_CLK
		REG_PMC_MCKR = PMC_MCKR_CSS_MAIN_CLK;
  4001fc:	2201      	movs	r2, #1
  4001fe:	4b58      	ldr	r3, [pc, #352]	; (400360 <_Z8CLK_Inithhhh+0x188>)
  400200:	601a      	str	r2, [r3, #0]
		SystemCoreClock = fsource*1000000;
  400202:	4b58      	ldr	r3, [pc, #352]	; (400364 <_Z8CLK_Inithhhh+0x18c>)
  400204:	fb03 f101 	mul.w	r1, r3, r1
  400208:	4b57      	ldr	r3, [pc, #348]	; (400368 <_Z8CLK_Inithhhh+0x190>)
  40020a:	6019      	str	r1, [r3, #0]
		//Select MCK and HCLK
		// CSS: 0 SLOW_CLK; 1 MAIN_CLK; 2 PLLA_CLK; 3 PLLB_CLK
		REG_PMC_MCKR = PMC_MCKR_CSS_PLLA_CLK;
		SystemCoreClock = (fsource*(num)/den)*1000000;
	}
	while(!(REG_PMC_SR & PMC_SR_MCKRDY));
  40020c:	4b57      	ldr	r3, [pc, #348]	; (40036c <_Z8CLK_Inithhhh+0x194>)
  40020e:	681b      	ldr	r3, [r3, #0]
  400210:	f013 0f08 	tst.w	r3, #8
  400214:	d0fa      	beq.n	40020c <_Z8CLK_Inithhhh+0x34>
}
  400216:	bc70      	pop	{r4, r5, r6}
  400218:	4770      	bx	lr
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN;
  40021a:	4c55      	ldr	r4, [pc, #340]	; (400370 <_Z8CLK_Inithhhh+0x198>)
  40021c:	6820      	ldr	r0, [r4, #0]
  40021e:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400222:	f040 0008 	orr.w	r0, r0, #8
  400226:	6020      	str	r0, [r4, #0]
		PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN;
  400228:	4c52      	ldr	r4, [pc, #328]	; (400374 <_Z8CLK_Inithhhh+0x19c>)
  40022a:	4853      	ldr	r0, [pc, #332]	; (400378 <_Z8CLK_Inithhhh+0x1a0>)
  40022c:	6204      	str	r4, [r0, #32]
		while(!(REG_PMC_SR & PMC_SR_MOSCRCS));
  40022e:	484f      	ldr	r0, [pc, #316]	; (40036c <_Z8CLK_Inithhhh+0x194>)
  400230:	6800      	ldr	r0, [r0, #0]
  400232:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  400236:	d0fa      	beq.n	40022e <_Z8CLK_Inithhhh+0x56>
		switch(fsource)
  400238:	2904      	cmp	r1, #4
  40023a:	d00d      	beq.n	400258 <_Z8CLK_Inithhhh+0x80>
  40023c:	2908      	cmp	r1, #8
  40023e:	d023      	beq.n	400288 <_Z8CLK_Inithhhh+0xb0>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400240:	4c4b      	ldr	r4, [pc, #300]	; (400370 <_Z8CLK_Inithhhh+0x198>)
  400242:	6820      	ldr	r0, [r4, #0]
  400244:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  400248:	f020 0070 	bic.w	r0, r0, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF_12_MHz;
  40024c:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400250:	f040 0020 	orr.w	r0, r0, #32
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400254:	6020      	str	r0, [r4, #0]
			break;
  400256:	e008      	b.n	40026a <_Z8CLK_Inithhhh+0x92>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400258:	4c45      	ldr	r4, [pc, #276]	; (400370 <_Z8CLK_Inithhhh+0x198>)
  40025a:	6820      	ldr	r0, [r4, #0]
  40025c:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  400260:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  400264:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400268:	6020      	str	r0, [r4, #0]
		while(!(REG_PMC_SR & PMC_SR_MOSCRCS));
  40026a:	4840      	ldr	r0, [pc, #256]	; (40036c <_Z8CLK_Inithhhh+0x194>)
  40026c:	6800      	ldr	r0, [r0, #0]
  40026e:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  400272:	d0fa      	beq.n	40026a <_Z8CLK_Inithhhh+0x92>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400274:	4c3e      	ldr	r4, [pc, #248]	; (400370 <_Z8CLK_Inithhhh+0x198>)
  400276:	6820      	ldr	r0, [r4, #0]
  400278:	f020 709b 	bic.w	r0, r0, #20316160	; 0x1360000
  40027c:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
  400280:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400284:	6020      	str	r0, [r4, #0]
		break;
  400286:	e7b5      	b.n	4001f4 <_Z8CLK_Inithhhh+0x1c>
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400288:	4c39      	ldr	r4, [pc, #228]	; (400370 <_Z8CLK_Inithhhh+0x198>)
  40028a:	6820      	ldr	r0, [r4, #0]
  40028c:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  400290:	f020 0070 	bic.w	r0, r0, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCF_8_MHz;
  400294:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400298:	f040 0010 	orr.w	r0, r0, #16
			REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40029c:	6020      	str	r0, [r4, #0]
			break;
  40029e:	e7e4      	b.n	40026a <_Z8CLK_Inithhhh+0x92>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(0xff);
  4002a0:	4c33      	ldr	r4, [pc, #204]	; (400370 <_Z8CLK_Inithhhh+0x198>)
  4002a2:	6825      	ldr	r5, [r4, #0]
  4002a4:	4835      	ldr	r0, [pc, #212]	; (40037c <_Z8CLK_Inithhhh+0x1a4>)
  4002a6:	4328      	orrs	r0, r5
  4002a8:	6020      	str	r0, [r4, #0]
		while(!(REG_PMC_SR & PMC_SR_MOSCXTS));
  4002aa:	4830      	ldr	r0, [pc, #192]	; (40036c <_Z8CLK_Inithhhh+0x194>)
  4002ac:	6800      	ldr	r0, [r0, #0]
  4002ae:	f010 0f01 	tst.w	r0, #1
  4002b2:	d0fa      	beq.n	4002aa <_Z8CLK_Inithhhh+0xd2>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4002b4:	4c2e      	ldr	r4, [pc, #184]	; (400370 <_Z8CLK_Inithhhh+0x198>)
  4002b6:	6820      	ldr	r0, [r4, #0]
  4002b8:	f040 709b 	orr.w	r0, r0, #20316160	; 0x1360000
  4002bc:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
  4002c0:	6020      	str	r0, [r4, #0]
		while(!(REG_PMC_SR & PMC_SR_MOSCSELS));
  4002c2:	482a      	ldr	r0, [pc, #168]	; (40036c <_Z8CLK_Inithhhh+0x194>)
  4002c4:	6800      	ldr	r0, [r0, #0]
  4002c6:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  4002ca:	d0fa      	beq.n	4002c2 <_Z8CLK_Inithhhh+0xea>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
  4002cc:	4c28      	ldr	r4, [pc, #160]	; (400370 <_Z8CLK_Inithhhh+0x198>)
  4002ce:	6820      	ldr	r0, [r4, #0]
  4002d0:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  4002d4:	f020 0008 	bic.w	r0, r0, #8
  4002d8:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4002dc:	6020      	str	r0, [r4, #0]
		break;
  4002de:	e789      	b.n	4001f4 <_Z8CLK_Inithhhh+0x1c>
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY;
  4002e0:	4c23      	ldr	r4, [pc, #140]	; (400370 <_Z8CLK_Inithhhh+0x198>)
  4002e2:	6820      	ldr	r0, [r4, #0]
  4002e4:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  4002e8:	f040 0002 	orr.w	r0, r0, #2
  4002ec:	6020      	str	r0, [r4, #0]
		REG_CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4002ee:	6820      	ldr	r0, [r4, #0]
  4002f0:	f040 709b 	orr.w	r0, r0, #20316160	; 0x1360000
  4002f4:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
  4002f8:	6020      	str	r0, [r4, #0]
		while(!(REG_PMC_SR & PMC_SR_MOSCSELS));
  4002fa:	481c      	ldr	r0, [pc, #112]	; (40036c <_Z8CLK_Inithhhh+0x194>)
  4002fc:	6800      	ldr	r0, [r0, #0]
  4002fe:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  400302:	d0fa      	beq.n	4002fa <_Z8CLK_Inithhhh+0x122>
		REG_CKGR_MOR = (REG_CKGR_MOR & ~CKGR_MOR_MOSCRCEN) | CKGR_MOR_KEY_PASSWD;
  400304:	4c1a      	ldr	r4, [pc, #104]	; (400370 <_Z8CLK_Inithhhh+0x198>)
  400306:	6820      	ldr	r0, [r4, #0]
  400308:	f420 105c 	bic.w	r0, r0, #3604480	; 0x370000
  40030c:	f020 0008 	bic.w	r0, r0, #8
  400310:	f440 105c 	orr.w	r0, r0, #3604480	; 0x370000
  400314:	6020      	str	r0, [r4, #0]
		break;
  400316:	e76d      	b.n	4001f4 <_Z8CLK_Inithhhh+0x1c>
		REG_CKGR_PLLAR |= CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(num-1) | CKGR_PLLAR_DIVA(den) | CKGR_PLLAR_PLLACOUNT(0x3ful);
  400318:	4e19      	ldr	r6, [pc, #100]	; (400380 <_Z8CLK_Inithhhh+0x1a8>)
  40031a:	6830      	ldr	r0, [r6, #0]
  40031c:	1e54      	subs	r4, r2, #1
  40031e:	4d19      	ldr	r5, [pc, #100]	; (400384 <_Z8CLK_Inithhhh+0x1ac>)
  400320:	ea05 4404 	and.w	r4, r5, r4, lsl #16
  400324:	431c      	orrs	r4, r3
  400326:	4320      	orrs	r0, r4
  400328:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
  40032c:	f440 507c 	orr.w	r0, r0, #16128	; 0x3f00
  400330:	6030      	str	r0, [r6, #0]
		while(!(REG_PMC_SR & PMC_SR_LOCKA));
  400332:	480e      	ldr	r0, [pc, #56]	; (40036c <_Z8CLK_Inithhhh+0x194>)
  400334:	6800      	ldr	r0, [r0, #0]
  400336:	f010 0f02 	tst.w	r0, #2
  40033a:	d0fa      	beq.n	400332 <_Z8CLK_Inithhhh+0x15a>
		REG_PMC_MCKR = PMC_MCKR_CSS_PLLA_CLK;
  40033c:	2402      	movs	r4, #2
  40033e:	4808      	ldr	r0, [pc, #32]	; (400360 <_Z8CLK_Inithhhh+0x188>)
  400340:	6004      	str	r4, [r0, #0]
		SystemCoreClock = (fsource*(num)/den)*1000000;
  400342:	fb02 f101 	mul.w	r1, r2, r1
  400346:	fb91 f3f3 	sdiv	r3, r1, r3
  40034a:	4a06      	ldr	r2, [pc, #24]	; (400364 <_Z8CLK_Inithhhh+0x18c>)
  40034c:	fb02 f303 	mul.w	r3, r2, r3
  400350:	4a05      	ldr	r2, [pc, #20]	; (400368 <_Z8CLK_Inithhhh+0x190>)
  400352:	6013      	str	r3, [r2, #0]
  400354:	e75a      	b.n	40020c <_Z8CLK_Inithhhh+0x34>
  400356:	bf00      	nop
  400358:	400e1450 	.word	0x400e1450
  40035c:	04000700 	.word	0x04000700
  400360:	400e0430 	.word	0x400e0430
  400364:	000f4240 	.word	0x000f4240
  400368:	20000000 	.word	0x20000000
  40036c:	400e0468 	.word	0x400e0468
  400370:	400e0420 	.word	0x400e0420
  400374:	00370008 	.word	0x00370008
  400378:	400e0400 	.word	0x400e0400
  40037c:	0037ff01 	.word	0x0037ff01
  400380:	400e0428 	.word	0x400e0428
  400384:	07ff0000 	.word	0x07ff0000

00400388 <_Z14rtt_telemetriav>:
extern bool isTelemetriaActiva;

volatile uint8_t RTT_ISR = 0;

void rtt_telemetria(void)
{
  400388:	b510      	push	{r4, lr}
	//uint32_t ul_previous_time;
	
	/* Clear SR */
	rtt_get_status(RTT);
  40038a:	4c14      	ldr	r4, [pc, #80]	; (4003dc <_Z14rtt_telemetriav+0x54>)
  40038c:	4620      	mov	r0, r4
  40038e:	4b14      	ldr	r3, [pc, #80]	; (4003e0 <_Z14rtt_telemetriav+0x58>)
  400390:	4798      	blx	r3
	
	
	/* Configure RTT */
	rtt_sel_source(RTT, false);
  400392:	2100      	movs	r1, #0
  400394:	4620      	mov	r0, r4
  400396:	4b13      	ldr	r3, [pc, #76]	; (4003e4 <_Z14rtt_telemetriav+0x5c>)
  400398:	4798      	blx	r3
	rtt_init(RTT, RETARDO_TELEMETRIA / 1000.0 * 0x8000u);
  40039a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  40039e:	4620      	mov	r0, r4
  4003a0:	4b11      	ldr	r3, [pc, #68]	; (4003e8 <_Z14rtt_telemetriav+0x60>)
  4003a2:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4003a4:	4b11      	ldr	r3, [pc, #68]	; (4003ec <_Z14rtt_telemetriav+0x64>)
  4003a6:	2208      	movs	r2, #8
  4003a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4003ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4003b0:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4003b4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4003b8:	2100      	movs	r1, #0
  4003ba:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4003be:	601a      	str	r2, [r3, #0]
	/* Enable RTT interrupt */
	NVIC_DisableIRQ(RTT_IRQn);
	NVIC_ClearPendingIRQ(RTT_IRQn);
	NVIC_SetPriority(RTT_IRQn, 0);
	NVIC_EnableIRQ(RTT_IRQn);
	rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
  4003c0:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4003c4:	4620      	mov	r0, r4
  4003c6:	4b0a      	ldr	r3, [pc, #40]	; (4003f0 <_Z14rtt_telemetriav+0x68>)
  4003c8:	4798      	blx	r3
	rtt_enable(RTT);
  4003ca:	4620      	mov	r0, r4
  4003cc:	4b09      	ldr	r3, [pc, #36]	; (4003f4 <_Z14rtt_telemetriav+0x6c>)
  4003ce:	4798      	blx	r3
	
	RTT_ISR |= RTT_TELEMETRIA;
  4003d0:	4a09      	ldr	r2, [pc, #36]	; (4003f8 <_Z14rtt_telemetriav+0x70>)
  4003d2:	7813      	ldrb	r3, [r2, #0]
  4003d4:	f043 0301 	orr.w	r3, r3, #1
  4003d8:	7013      	strb	r3, [r2, #0]
  4003da:	bd10      	pop	{r4, pc}
  4003dc:	400e1430 	.word	0x400e1430
  4003e0:	004005a1 	.word	0x004005a1
  4003e4:	0040051d 	.word	0x0040051d
  4003e8:	00400509 	.word	0x00400509
  4003ec:	e000e100 	.word	0xe000e100
  4003f0:	00400579 	.word	0x00400579
  4003f4:	00400549 	.word	0x00400549
  4003f8:	20000458 	.word	0x20000458

004003fc <RTT_Handler>:
}

void RTT_Handler(void)
{
  4003fc:	b510      	push	{r4, lr}
	uint32_t ul_status;
	
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN);
  4003fe:	4c0e      	ldr	r4, [pc, #56]	; (400438 <RTT_Handler+0x3c>)
  400400:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400404:	4620      	mov	r0, r4
  400406:	4b0d      	ldr	r3, [pc, #52]	; (40043c <RTT_Handler+0x40>)
  400408:	4798      	blx	r3
	rtt_disable(RTT);	
  40040a:	4620      	mov	r0, r4
  40040c:	4b0c      	ldr	r3, [pc, #48]	; (400440 <RTT_Handler+0x44>)
  40040e:	4798      	blx	r3

	/* Get RTT status */
	ul_status = rtt_get_status(RTT);
  400410:	4620      	mov	r0, r4
  400412:	4b0c      	ldr	r3, [pc, #48]	; (400444 <RTT_Handler+0x48>)
  400414:	4798      	blx	r3

	/* Time has changed, refresh display */
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) 
  400416:	f010 0f02 	tst.w	r0, #2
  40041a:	d00c      	beq.n	400436 <RTT_Handler+0x3a>
	{
		if(RTT_ISR & RTT_TELEMETRIA)
  40041c:	4b0a      	ldr	r3, [pc, #40]	; (400448 <RTT_Handler+0x4c>)
  40041e:	781b      	ldrb	r3, [r3, #0]
  400420:	f013 0f01 	tst.w	r3, #1
  400424:	d007      	beq.n	400436 <RTT_Handler+0x3a>
		{
			isTelemetriaActiva = true;
  400426:	2201      	movs	r2, #1
  400428:	4b08      	ldr	r3, [pc, #32]	; (40044c <RTT_Handler+0x50>)
  40042a:	701a      	strb	r2, [r3, #0]
			RTT_ISR &= (~RTT_TELEMETRIA);
  40042c:	4a06      	ldr	r2, [pc, #24]	; (400448 <RTT_Handler+0x4c>)
  40042e:	7813      	ldrb	r3, [r2, #0]
  400430:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
  400434:	7013      	strb	r3, [r2, #0]
  400436:	bd10      	pop	{r4, pc}
  400438:	400e1430 	.word	0x400e1430
  40043c:	0040058d 	.word	0x0040058d
  400440:	00400561 	.word	0x00400561
  400444:	004005a1 	.word	0x004005a1
  400448:	20000458 	.word	0x20000458
  40044c:	20002d38 	.word	0x20002d38

00400450 <_Z9I2C_writeh>:


void I2C_write(uint8_t data)
{
	//write data or slave register to THR
	REG_TWI0_THR |= data;
  400450:	4a04      	ldr	r2, [pc, #16]	; (400464 <_Z9I2C_writeh+0x14>)
  400452:	6813      	ldr	r3, [r2, #0]
  400454:	4318      	orrs	r0, r3
  400456:	6010      	str	r0, [r2, #0]
	
	//wait for ack
	while(!(REG_TWI0_SR & TWI_SR_TXRDY));
  400458:	4b03      	ldr	r3, [pc, #12]	; (400468 <_Z9I2C_writeh+0x18>)
  40045a:	681b      	ldr	r3, [r3, #0]
  40045c:	f013 0f04 	tst.w	r3, #4
  400460:	d0fa      	beq.n	400458 <_Z9I2C_writeh+0x8>
}
  400462:	4770      	bx	lr
  400464:	40018034 	.word	0x40018034
  400468:	40018020 	.word	0x40018020

0040046c <_Z15I2C_master_Initt>:

// UPDATED LIBRARIES
void I2C_master_Init(uint16_t i2cclock)
{
	//enable i2c peripheral in PMC
	REG_PMC_PCER0 |= PMC_PCER0_PID19;
  40046c:	4a10      	ldr	r2, [pc, #64]	; (4004b0 <_Z15I2C_master_Initt+0x44>)
  40046e:	6813      	ldr	r3, [r2, #0]
  400470:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
  400474:	6013      	str	r3, [r2, #0]
	
	//disable PIO control of pins to enable peripheral control
	REG_PIOA_PDR  |= PIO_PDR_P3 | PIO_PDR_P4;
  400476:	f602 12f4 	addw	r2, r2, #2548	; 0x9f4
  40047a:	6813      	ldr	r3, [r2, #0]
  40047c:	f043 0318 	orr.w	r3, r3, #24
  400480:	6013      	str	r3, [r2, #0]
	
	// Configure Clock Waveform Generator Register
	// CLDIV = ((fmclk/fclk) -4)/(2^CKDIV); for 120 MHz, fclk = 400 KHz; ckdiv = 3, cldiv = 37
	uint8_t cldiv = ((SystemCoreClock / (i2cclock*1000))-4)/8;
  400482:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  400486:	fb03 f300 	mul.w	r3, r3, r0
  40048a:	4a0a      	ldr	r2, [pc, #40]	; (4004b4 <_Z15I2C_master_Initt+0x48>)
  40048c:	6810      	ldr	r0, [r2, #0]
  40048e:	fbb0 f0f3 	udiv	r0, r0, r3
  400492:	3804      	subs	r0, #4
  400494:	08c0      	lsrs	r0, r0, #3
	REG_TWI0_CWGR = TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(cldiv)| TWI_CWGR_CKDIV(3);
  400496:	0203      	lsls	r3, r0, #8
  400498:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  40049c:	b2c0      	uxtb	r0, r0
  40049e:	4318      	orrs	r0, r3
  4004a0:	f440 3040 	orr.w	r0, r0, #196608	; 0x30000
  4004a4:	4b04      	ldr	r3, [pc, #16]	; (4004b8 <_Z15I2C_master_Initt+0x4c>)
  4004a6:	6018      	str	r0, [r3, #0]
	
	// Configure Control Register (enable/disable master/slave)
	REG_TWI0_CR = TWI_CR_SVDIS | TWI_CR_MSEN;
  4004a8:	2224      	movs	r2, #36	; 0x24
  4004aa:	3b10      	subs	r3, #16
  4004ac:	601a      	str	r2, [r3, #0]
  4004ae:	4770      	bx	lr
  4004b0:	400e0410 	.word	0x400e0410
  4004b4:	20000000 	.word	0x20000000
  4004b8:	40018010 	.word	0x40018010

004004bc <_Z21I2C_beginTransmissionh>:
}

void I2C_beginTransmission(uint8_t ID)
{
	// Configure Master Mode Register
	REG_TWI0_MMR = TWI_MMR_DADR(ID);
  4004bc:	0400      	lsls	r0, r0, #16
  4004be:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
  4004c2:	4b04      	ldr	r3, [pc, #16]	; (4004d4 <_Z21I2C_beginTransmissionh+0x18>)
  4004c4:	6018      	str	r0, [r3, #0]
	
	// Send start
	REG_TWI0_CR |= TWI_CR_START;
  4004c6:	4a04      	ldr	r2, [pc, #16]	; (4004d8 <_Z21I2C_beginTransmissionh+0x1c>)
  4004c8:	6813      	ldr	r3, [r2, #0]
  4004ca:	f043 0301 	orr.w	r3, r3, #1
  4004ce:	6013      	str	r3, [r2, #0]
  4004d0:	4770      	bx	lr
  4004d2:	bf00      	nop
  4004d4:	40018004 	.word	0x40018004
  4004d8:	40018000 	.word	0x40018000

004004dc <_Z19I2C_endTransmissionv>:
	REG_TWI0_CR |= TWI_CR_START;
}

void I2C_endTransmission()
{
	REG_TWI0_CR |= TWI_CR_STOP;
  4004dc:	4a02      	ldr	r2, [pc, #8]	; (4004e8 <_Z19I2C_endTransmissionv+0xc>)
  4004de:	6813      	ldr	r3, [r2, #0]
  4004e0:	f043 0302 	orr.w	r3, r3, #2
  4004e4:	6013      	str	r3, [r2, #0]
  4004e6:	4770      	bx	lr
  4004e8:	40018000 	.word	0x40018000

004004ec <TC1_Handler>:
 */

void TC1_Handler(void)
{
	//read status register - this clears interrupt flags
	uint32_t status = REG_TC0_SR1;
  4004ec:	4b04      	ldr	r3, [pc, #16]	; (400500 <TC1_Handler+0x14>)
  4004ee:	681b      	ldr	r3, [r3, #0]
	if (status & TC_SR_CPCS)
  4004f0:	f013 0f10 	tst.w	r3, #16
  4004f4:	d003      	beq.n	4004fe <TC1_Handler+0x12>
	{
		// Increment counter
		CS++;
  4004f6:	4a03      	ldr	r2, [pc, #12]	; (400504 <TC1_Handler+0x18>)
  4004f8:	6853      	ldr	r3, [r2, #4]
  4004fa:	3301      	adds	r3, #1
  4004fc:	6053      	str	r3, [r2, #4]
  4004fe:	4770      	bx	lr
  400500:	40010060 	.word	0x40010060
  400504:	2000045c 	.word	0x2000045c

00400508 <_Z8rtt_initP3Rttt>:
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  400508:	4b03      	ldr	r3, [pc, #12]	; (400518 <_Z8rtt_initP3Rttt+0x10>)
  40050a:	681b      	ldr	r3, [r3, #0]
  40050c:	4319      	orrs	r1, r3
  40050e:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
  400512:	6001      	str	r1, [r0, #0]
	return 0;
}
  400514:	2000      	movs	r0, #0
  400516:	4770      	bx	lr
  400518:	20000464 	.word	0x20000464

0040051c <_Z14rtt_sel_sourceP3Rttb>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  40051c:	b941      	cbnz	r1, 400530 <_Z14rtt_sel_sourceP3Rttb+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  40051e:	4a09      	ldr	r2, [pc, #36]	; (400544 <_Z14rtt_sel_sourceP3Rttb+0x28>)
  400520:	6813      	ldr	r3, [r2, #0]
  400522:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  400526:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  400528:	6802      	ldr	r2, [r0, #0]
  40052a:	4313      	orrs	r3, r2
  40052c:	6003      	str	r3, [r0, #0]
  40052e:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  400530:	4a04      	ldr	r2, [pc, #16]	; (400544 <_Z14rtt_sel_sourceP3Rttb+0x28>)
  400532:	6813      	ldr	r3, [r2, #0]
  400534:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400538:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40053a:	6802      	ldr	r2, [r0, #0]
  40053c:	4313      	orrs	r3, r2
  40053e:	6003      	str	r3, [r0, #0]
  400540:	4770      	bx	lr
  400542:	bf00      	nop
  400544:	20000464 	.word	0x20000464

00400548 <_Z10rtt_enableP3Rtt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 */
void rtt_enable(Rtt *p_rtt)
{
	g_wobits_in_rtt_mr &= ~RTT_MR_RTTDIS;
  400548:	4a04      	ldr	r2, [pc, #16]	; (40055c <_Z10rtt_enableP3Rtt+0x14>)
  40054a:	6813      	ldr	r3, [r2, #0]
  40054c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
  400550:	6013      	str	r3, [r2, #0]
	p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  400552:	6802      	ldr	r2, [r0, #0]
  400554:	4313      	orrs	r3, r2
  400556:	6003      	str	r3, [r0, #0]
  400558:	4770      	bx	lr
  40055a:	bf00      	nop
  40055c:	20000464 	.word	0x20000464

00400560 <_Z11rtt_disableP3Rtt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 */
void rtt_disable(Rtt *p_rtt)
{
	g_wobits_in_rtt_mr |= RTT_MR_RTTDIS;
  400560:	4a04      	ldr	r2, [pc, #16]	; (400574 <_Z11rtt_disableP3Rtt+0x14>)
  400562:	6813      	ldr	r3, [r2, #0]
  400564:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400568:	6013      	str	r3, [r2, #0]
	p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40056a:	6802      	ldr	r2, [r0, #0]
  40056c:	4313      	orrs	r3, r2
  40056e:	6003      	str	r3, [r0, #0]
  400570:	4770      	bx	lr
  400572:	bf00      	nop
  400574:	20000464 	.word	0x20000464

00400578 <_Z20rtt_enable_interruptP3Rttm>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  400578:	6803      	ldr	r3, [r0, #0]
	temp |= ul_sources;
  40057a:	4319      	orrs	r1, r3
	temp |= g_wobits_in_rtt_mr;
  40057c:	4b02      	ldr	r3, [pc, #8]	; (400588 <_Z20rtt_enable_interruptP3Rttm+0x10>)
  40057e:	681b      	ldr	r3, [r3, #0]
  400580:	4319      	orrs	r1, r3
	p_rtt->RTT_MR = temp;
  400582:	6001      	str	r1, [r0, #0]
  400584:	4770      	bx	lr
  400586:	bf00      	nop
  400588:	20000464 	.word	0x20000464

0040058c <_Z21rtt_disable_interruptP3Rttm>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  40058c:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  40058e:	ea23 0101 	bic.w	r1, r3, r1
	temp |= g_wobits_in_rtt_mr;
  400592:	4b02      	ldr	r3, [pc, #8]	; (40059c <_Z21rtt_disable_interruptP3Rttm+0x10>)
  400594:	681b      	ldr	r3, [r3, #0]
  400596:	4319      	orrs	r1, r3
	p_rtt->RTT_MR = temp;
  400598:	6001      	str	r1, [r0, #0]
  40059a:	4770      	bx	lr
  40059c:	20000464 	.word	0x20000464

004005a0 <_Z14rtt_get_statusP3Rtt>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  4005a0:	68c0      	ldr	r0, [r0, #12]
}
  4005a2:	4770      	bx	lr

004005a4 <_Z14UART0_fullInitm>:
}

void UART0_fullInit(uint32_t baudrate)
{
	// Disable watchdog
	REG_WDT_MR |= WDT_MR_WDDIS;
  4005a4:	4a15      	ldr	r2, [pc, #84]	; (4005fc <_Z14UART0_fullInitm+0x58>)
  4005a6:	6813      	ldr	r3, [r2, #0]
  4005a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  4005ac:	6013      	str	r3, [r2, #0]
	
	// Configure PIO controller A
	REG_PIOA_PDR |= PIO_PDR_P9 | PIO_PDR_P10;
  4005ae:	f5a2 62ca 	sub.w	r2, r2, #1616	; 0x650
  4005b2:	6813      	ldr	r3, [r2, #0]
  4005b4:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
  4005b8:	6013      	str	r3, [r2, #0]
	
	// Configure PMC UART Clock
	REG_PMC_PCER0 |= PMC_PCER0_PID8;
  4005ba:	f6a2 12f4 	subw	r2, r2, #2548	; 0x9f4
  4005be:	6813      	ldr	r3, [r2, #0]
  4005c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4005c4:	6013      	str	r3, [r2, #0]
	
	// Configure baud rate
	REG_UART0_BRGR = SystemCoreClock / (baudrate * 16);
  4005c6:	0100      	lsls	r0, r0, #4
  4005c8:	4b0d      	ldr	r3, [pc, #52]	; (400600 <_Z14UART0_fullInitm+0x5c>)
  4005ca:	681b      	ldr	r3, [r3, #0]
  4005cc:	fbb3 f0f0 	udiv	r0, r3, r0
  4005d0:	4b0c      	ldr	r3, [pc, #48]	; (400604 <_Z14UART0_fullInitm+0x60>)
  4005d2:	6018      	str	r0, [r3, #0]
	
	// Configure Mode Register (Parity and Channel mode)
	REG_UART0_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;
  4005d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4005d8:	3b1c      	subs	r3, #28
  4005da:	601a      	str	r2, [r3, #0]

	// Configure Control Register (enable/disable TX/RX)
	REG_UART0_CR |= UART_CR_TXEN | UART_CR_RXEN;
  4005dc:	4a0a      	ldr	r2, [pc, #40]	; (400608 <_Z14UART0_fullInitm+0x64>)
  4005de:	6813      	ldr	r3, [r2, #0]
  4005e0:	f043 0350 	orr.w	r3, r3, #80	; 0x50
  4005e4:	6013      	str	r3, [r2, #0]

	// Enable interrupt on receive
	REG_UART0_IER |= UART_IER_RXRDY;
  4005e6:	3208      	adds	r2, #8
  4005e8:	6813      	ldr	r3, [r2, #0]
  4005ea:	f043 0301 	orr.w	r3, r3, #1
  4005ee:	6013      	str	r3, [r2, #0]
  4005f0:	f44f 7280 	mov.w	r2, #256	; 0x100
  4005f4:	4b05      	ldr	r3, [pc, #20]	; (40060c <_Z14UART0_fullInitm+0x68>)
  4005f6:	601a      	str	r2, [r3, #0]
  4005f8:	4770      	bx	lr
  4005fa:	bf00      	nop
  4005fc:	400e1454 	.word	0x400e1454
  400600:	20000000 	.word	0x20000000
  400604:	400e0620 	.word	0x400e0620
  400608:	400e0600 	.word	0x400e0600
  40060c:	e000e100 	.word	0xe000e100

00400610 <_Z10UART0_byteh>:
	NVIC_EnableIRQ(UART0_IRQn);
}

void UART0_byte(uint8_t data)
{
		while(!(REG_UART0_SR & UART_SR_TXRDY));	// Wait for transmitter to be ready
  400610:	4b04      	ldr	r3, [pc, #16]	; (400624 <_Z10UART0_byteh+0x14>)
  400612:	681b      	ldr	r3, [r3, #0]
  400614:	f013 0f02 	tst.w	r3, #2
  400618:	d0fa      	beq.n	400610 <_Z10UART0_byteh>
		REG_UART0_THR |= data;						// Put data into buffer, sends the data
  40061a:	4b03      	ldr	r3, [pc, #12]	; (400628 <_Z10UART0_byteh+0x18>)
  40061c:	681a      	ldr	r2, [r3, #0]
  40061e:	4310      	orrs	r0, r2
  400620:	6018      	str	r0, [r3, #0]
  400622:	4770      	bx	lr
  400624:	400e0614 	.word	0x400e0614
  400628:	400e061c 	.word	0x400e061c

0040062c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40062c:	e7fe      	b.n	40062c <Dummy_Handler>
	...

00400630 <Reset_Handler>:
{
  400630:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  400632:	4b10      	ldr	r3, [pc, #64]	; (400674 <Reset_Handler+0x44>)
  400634:	4a10      	ldr	r2, [pc, #64]	; (400678 <Reset_Handler+0x48>)
  400636:	429a      	cmp	r2, r3
  400638:	d009      	beq.n	40064e <Reset_Handler+0x1e>
  40063a:	4b0e      	ldr	r3, [pc, #56]	; (400674 <Reset_Handler+0x44>)
  40063c:	4a0e      	ldr	r2, [pc, #56]	; (400678 <Reset_Handler+0x48>)
  40063e:	e003      	b.n	400648 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  400640:	6811      	ldr	r1, [r2, #0]
  400642:	6019      	str	r1, [r3, #0]
  400644:	3304      	adds	r3, #4
  400646:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  400648:	490c      	ldr	r1, [pc, #48]	; (40067c <Reset_Handler+0x4c>)
  40064a:	428b      	cmp	r3, r1
  40064c:	d3f8      	bcc.n	400640 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  40064e:	4b0c      	ldr	r3, [pc, #48]	; (400680 <Reset_Handler+0x50>)
  400650:	e002      	b.n	400658 <Reset_Handler+0x28>
                *pDest++ = 0;
  400652:	2200      	movs	r2, #0
  400654:	601a      	str	r2, [r3, #0]
  400656:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400658:	4a0a      	ldr	r2, [pc, #40]	; (400684 <Reset_Handler+0x54>)
  40065a:	4293      	cmp	r3, r2
  40065c:	d3f9      	bcc.n	400652 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40065e:	4a0a      	ldr	r2, [pc, #40]	; (400688 <Reset_Handler+0x58>)
  400660:	4b0a      	ldr	r3, [pc, #40]	; (40068c <Reset_Handler+0x5c>)
  400662:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400666:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  400668:	4b09      	ldr	r3, [pc, #36]	; (400690 <Reset_Handler+0x60>)
  40066a:	4798      	blx	r3
        main();
  40066c:	4b09      	ldr	r3, [pc, #36]	; (400694 <Reset_Handler+0x64>)
  40066e:	4798      	blx	r3
  400670:	e7fe      	b.n	400670 <Reset_Handler+0x40>
  400672:	bf00      	nop
  400674:	20000000 	.word	0x20000000
  400678:	00403330 	.word	0x00403330
  40067c:	2000043c 	.word	0x2000043c
  400680:	2000043c 	.word	0x2000043c
  400684:	20002d90 	.word	0x20002d90
  400688:	e000ed00 	.word	0xe000ed00
  40068c:	00400000 	.word	0x00400000
  400690:	004030dd 	.word	0x004030dd
  400694:	00400699 	.word	0x00400699

00400698 <main>:

uint8_t r1 = 0;
uint8_t r2 = 0;				

int main(void)
{
  400698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int contadorSaltosTelemetria = 0;

	// Inicializaciones
	CLK_Init(OSC, FOSC, 15, 2);
  40069a:	2302      	movs	r3, #2
  40069c:	220f      	movs	r2, #15
  40069e:	2110      	movs	r1, #16
  4006a0:	4618      	mov	r0, r3
  4006a2:	4c4f      	ldr	r4, [pc, #316]	; (4007e0 <main+0x148>)
  4006a4:	47a0      	blx	r4
	I2C_master_Init(I2CCLOCK);
  4006a6:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4006aa:	4b4e      	ldr	r3, [pc, #312]	; (4007e4 <main+0x14c>)
  4006ac:	4798      	blx	r3
	ADC_Init();
  4006ae:	4b4e      	ldr	r3, [pc, #312]	; (4007e8 <main+0x150>)
  4006b0:	4798      	blx	r3
	UART0_fullInit(BAUDRATE);
  4006b2:	f44f 4096 	mov.w	r0, #19200	; 0x4b00
  4006b6:	4b4d      	ldr	r3, [pc, #308]	; (4007ec <main+0x154>)
  4006b8:	4798      	blx	r3

	DPIN->PIO_OER |= ENA | END;
  4006ba:	4b4d      	ldr	r3, [pc, #308]	; (4007f0 <main+0x158>)
  4006bc:	691a      	ldr	r2, [r3, #16]
  4006be:	f442 0210 	orr.w	r2, r2, #9437184	; 0x900000
  4006c2:	611a      	str	r2, [r3, #16]
	
	// Se enciende el DC-DC al encender el sistema
	DPIN->PIO_SODR |= END;
  4006c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4006c6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  4006ca:	631a      	str	r2, [r3, #48]	; 0x30
	
	apagarEtapaPotencia();
  4006cc:	4b49      	ldr	r3, [pc, #292]	; (4007f4 <main+0x15c>)
  4006ce:	4798      	blx	r3
	int contadorSaltosTelemetria = 0;
  4006d0:	2700      	movs	r7, #0
  4006d2:	e042      	b.n	40075a <main+0xc2>
				contadorSaltosTelemetria++;
			}
			else
			{
				contadorSaltosTelemetria = 0;
				procesarTelemetria();
  4006d4:	4b48      	ldr	r3, [pc, #288]	; (4007f8 <main+0x160>)
  4006d6:	4798      	blx	r3
				contadorSaltosTelemetria = 0;
  4006d8:	2700      	movs	r7, #0
  4006da:	e044      	b.n	400766 <main+0xce>
				case 2:					
	
					// Envio de configuracion de parametros de inhibicion al esclavo
					I2C_beginTransmission(IDR1);
					I2C_write(W << 3 | 2);
					for(uint8_t i = 0; i < W; i++)
  4006dc:	3601      	adds	r6, #1
  4006de:	b2f6      	uxtb	r6, r6
  4006e0:	4635      	mov	r5, r6
  4006e2:	4b46      	ldr	r3, [pc, #280]	; (4007fc <main+0x164>)
  4006e4:	789b      	ldrb	r3, [r3, #2]
  4006e6:	429e      	cmp	r6, r3
  4006e8:	da0f      	bge.n	40070a <main+0x72>
					{
						for(uint8_t u = 9 * i; u < 9 * (i + 1); u++)
  4006ea:	eb06 04c6 	add.w	r4, r6, r6, lsl #3
  4006ee:	b2e4      	uxtb	r4, r4
  4006f0:	1c6b      	adds	r3, r5, #1
  4006f2:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
  4006f6:	429c      	cmp	r4, r3
  4006f8:	daf0      	bge.n	4006dc <main+0x44>
						{
							I2C_write(reg[u]);
  4006fa:	4b40      	ldr	r3, [pc, #256]	; (4007fc <main+0x164>)
  4006fc:	4423      	add	r3, r4
  4006fe:	7918      	ldrb	r0, [r3, #4]
  400700:	4b3f      	ldr	r3, [pc, #252]	; (400800 <main+0x168>)
  400702:	4798      	blx	r3
						for(uint8_t u = 9 * i; u < 9 * (i + 1); u++)
  400704:	3401      	adds	r4, #1
  400706:	b2e4      	uxtb	r4, r4
  400708:	e7f2      	b.n	4006f0 <main+0x58>
					{
						I2C_write(reg[i]);
					}
#endif
					// Fin
					I2C_endTransmission();
  40070a:	4b3e      	ldr	r3, [pc, #248]	; (400804 <main+0x16c>)
  40070c:	4798      	blx	r3
					
					thROE = reg[9 * W] << 8 | reg[9 * W + 1];
  40070e:	4a3b      	ldr	r2, [pc, #236]	; (4007fc <main+0x164>)
  400710:	7893      	ldrb	r3, [r2, #2]
  400712:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
  400716:	18d1      	adds	r1, r2, r3
  400718:	790c      	ldrb	r4, [r1, #4]
  40071a:	1c59      	adds	r1, r3, #1
  40071c:	4411      	add	r1, r2
  40071e:	7908      	ldrb	r0, [r1, #4]
  400720:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
  400724:	4938      	ldr	r1, [pc, #224]	; (400808 <main+0x170>)
  400726:	8008      	strh	r0, [r1, #0]
					thTemp = reg[9 * W + 2] << 8 | reg[9 * W + 3];
  400728:	1c98      	adds	r0, r3, #2
  40072a:	4410      	add	r0, r2
  40072c:	7904      	ldrb	r4, [r0, #4]
  40072e:	1cd8      	adds	r0, r3, #3
  400730:	4410      	add	r0, r2
  400732:	7900      	ldrb	r0, [r0, #4]
  400734:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
  400738:	8048      	strh	r0, [r1, #2]
					thIdc = reg[9 * W + 4] << 8 | reg[9 * W + 5];
  40073a:	1d18      	adds	r0, r3, #4
  40073c:	4410      	add	r0, r2
  40073e:	7900      	ldrb	r0, [r0, #4]
  400740:	3305      	adds	r3, #5
  400742:	4413      	add	r3, r2
  400744:	791b      	ldrb	r3, [r3, #4]
  400746:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  40074a:	808b      	strh	r3, [r1, #4]
					I2C_beginTransmission(IDR1);
					I2C_write(0x07);
					I2C_endTransmission();
				break;
			}
			locki2c = false;
  40074c:	2200      	movs	r2, #0
  40074e:	4b2b      	ldr	r3, [pc, #172]	; (4007fc <main+0x164>)
  400750:	701a      	strb	r2, [r3, #0]
  400752:	f44f 7280 	mov.w	r2, #256	; 0x100
  400756:	4b2d      	ldr	r3, [pc, #180]	; (40080c <main+0x174>)
  400758:	601a      	str	r2, [r3, #0]
		if(isTelemetriaActiva)
  40075a:	4b2d      	ldr	r3, [pc, #180]	; (400810 <main+0x178>)
  40075c:	781b      	ldrb	r3, [r3, #0]
  40075e:	b113      	cbz	r3, 400766 <main+0xce>
			if(contadorSaltosTelemetria < SKIP_TELEMETRIA)
  400760:	2f13      	cmp	r7, #19
  400762:	dcb7      	bgt.n	4006d4 <main+0x3c>
				contadorSaltosTelemetria++;
  400764:	3701      	adds	r7, #1
		if(locki2c)
  400766:	4b25      	ldr	r3, [pc, #148]	; (4007fc <main+0x164>)
  400768:	781b      	ldrb	r3, [r3, #0]
  40076a:	2b00      	cmp	r3, #0
  40076c:	d035      	beq.n	4007da <main+0x142>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40076e:	f44f 7280 	mov.w	r2, #256	; 0x100
  400772:	4b26      	ldr	r3, [pc, #152]	; (40080c <main+0x174>)
  400774:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400778:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40077c:	f3bf 8f6f 	isb	sy
			switch(command)
  400780:	4b1e      	ldr	r3, [pc, #120]	; (4007fc <main+0x164>)
  400782:	785b      	ldrb	r3, [r3, #1]
  400784:	2b04      	cmp	r3, #4
  400786:	d011      	beq.n	4007ac <main+0x114>
  400788:	2b07      	cmp	r3, #7
  40078a:	d01d      	beq.n	4007c8 <main+0x130>
  40078c:	2b02      	cmp	r3, #2
  40078e:	d1dd      	bne.n	40074c <main+0xb4>
					I2C_beginTransmission(IDR1);
  400790:	2001      	movs	r0, #1
  400792:	4b20      	ldr	r3, [pc, #128]	; (400814 <main+0x17c>)
  400794:	4798      	blx	r3
					I2C_write(W << 3 | 2);
  400796:	4b19      	ldr	r3, [pc, #100]	; (4007fc <main+0x164>)
  400798:	7898      	ldrb	r0, [r3, #2]
  40079a:	00c0      	lsls	r0, r0, #3
  40079c:	f040 0002 	orr.w	r0, r0, #2
  4007a0:	f000 00fa 	and.w	r0, r0, #250	; 0xfa
  4007a4:	4b16      	ldr	r3, [pc, #88]	; (400800 <main+0x168>)
  4007a6:	4798      	blx	r3
					for(uint8_t i = 0; i < W; i++)
  4007a8:	2600      	movs	r6, #0
  4007aa:	e799      	b.n	4006e0 <main+0x48>
					I2C_beginTransmission(IDR1);
  4007ac:	2001      	movs	r0, #1
  4007ae:	4b19      	ldr	r3, [pc, #100]	; (400814 <main+0x17c>)
  4007b0:	4798      	blx	r3
					I2C_write(r1);
  4007b2:	4d12      	ldr	r5, [pc, #72]	; (4007fc <main+0x164>)
  4007b4:	f895 0064 	ldrb.w	r0, [r5, #100]	; 0x64
  4007b8:	4c11      	ldr	r4, [pc, #68]	; (400800 <main+0x168>)
  4007ba:	47a0      	blx	r4
					I2C_write(r2);
  4007bc:	f895 0065 	ldrb.w	r0, [r5, #101]	; 0x65
  4007c0:	47a0      	blx	r4
					I2C_endTransmission();
  4007c2:	4b10      	ldr	r3, [pc, #64]	; (400804 <main+0x16c>)
  4007c4:	4798      	blx	r3
				break;
  4007c6:	e7c1      	b.n	40074c <main+0xb4>
					I2C_beginTransmission(IDR1);
  4007c8:	2001      	movs	r0, #1
  4007ca:	4b12      	ldr	r3, [pc, #72]	; (400814 <main+0x17c>)
  4007cc:	4798      	blx	r3
					I2C_write(0x07);
  4007ce:	2007      	movs	r0, #7
  4007d0:	4b0b      	ldr	r3, [pc, #44]	; (400800 <main+0x168>)
  4007d2:	4798      	blx	r3
					I2C_endTransmission();
  4007d4:	4b0b      	ldr	r3, [pc, #44]	; (400804 <main+0x16c>)
  4007d6:	4798      	blx	r3
				break;
  4007d8:	e7b8      	b.n	40074c <main+0xb4>
			NVIC_EnableIRQ(UART0_IRQn);
		}
		else
		{
			asm("nop");
  4007da:	bf00      	nop
  4007dc:	e7bd      	b.n	40075a <main+0xc2>
  4007de:	bf00      	nop
  4007e0:	004001d9 	.word	0x004001d9
  4007e4:	0040046d 	.word	0x0040046d
  4007e8:	00400139 	.word	0x00400139
  4007ec:	004005a5 	.word	0x004005a5
  4007f0:	400e0e00 	.word	0x400e0e00
  4007f4:	00400a75 	.word	0x00400a75
  4007f8:	00400bd9 	.word	0x00400bd9
  4007fc:	20000468 	.word	0x20000468
  400800:	00400451 	.word	0x00400451
  400804:	004004dd 	.word	0x004004dd
  400808:	20000004 	.word	0x20000004
  40080c:	e000e100 	.word	0xe000e100
  400810:	20002d38 	.word	0x20002d38
  400814:	004004bd 	.word	0x004004bd

00400818 <UART0_Handler>:
 *  \brief UART0 Interrupt handler.
 */
void UART0_Handler(void) 
{
	// when we receive a byte, transmit that byte back
	uint32_t status = REG_UART0_SR;
  400818:	4b67      	ldr	r3, [pc, #412]	; (4009b8 <UART0_Handler+0x1a0>)
  40081a:	681b      	ldr	r3, [r3, #0]
	if(status & UART_SR_RXRDY)
  40081c:	f013 0f01 	tst.w	r3, #1
  400820:	f000 80c2 	beq.w	4009a8 <UART0_Handler+0x190>
	{
		// read receive holding register
		readByte = REG_UART0_RHR;
  400824:	4b65      	ldr	r3, [pc, #404]	; (4009bc <UART0_Handler+0x1a4>)
  400826:	6818      	ldr	r0, [r3, #0]
  400828:	b2c0      	uxtb	r0, r0
  40082a:	4b65      	ldr	r3, [pc, #404]	; (4009c0 <UART0_Handler+0x1a8>)
  40082c:	f883 0066 	strb.w	r0, [r3, #102]	; 0x66
		if(lockRS232)
  400830:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
  400834:	b33b      	cbz	r3, 400886 <UART0_Handler+0x6e>
		{
			if(command == 2) 
  400836:	4b62      	ldr	r3, [pc, #392]	; (4009c0 <UART0_Handler+0x1a8>)
  400838:	785b      	ldrb	r3, [r3, #1]
  40083a:	2b02      	cmp	r3, #2
  40083c:	d008      	beq.n	400850 <UART0_Handler+0x38>
					regAlarm = 0;
				}
			}
			else // Activacion/desactivacion de tonos/ventanas de barrido
			{				
				r2 = readByte;
  40083e:	4b60      	ldr	r3, [pc, #384]	; (4009c0 <UART0_Handler+0x1a8>)
  400840:	f883 0065 	strb.w	r0, [r3, #101]	; 0x65
				lockRS232 = false;
  400844:	2200      	movs	r2, #0
  400846:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
				locki2c = true;
  40084a:	2201      	movs	r2, #1
  40084c:	701a      	strb	r2, [r3, #0]
  40084e:	4770      	bx	lr
				reg[it] = readByte;
  400850:	4a5b      	ldr	r2, [pc, #364]	; (4009c0 <UART0_Handler+0x1a8>)
  400852:	f892 3068 	ldrb.w	r3, [r2, #104]	; 0x68
  400856:	18d1      	adds	r1, r2, r3
  400858:	7108      	strb	r0, [r1, #4]
				it++;
  40085a:	3301      	adds	r3, #1
  40085c:	b2db      	uxtb	r3, r3
  40085e:	f882 3068 	strb.w	r3, [r2, #104]	; 0x68
				if(it >= 9 * W + 6)
  400862:	7892      	ldrb	r2, [r2, #2]
  400864:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
  400868:	3206      	adds	r2, #6
  40086a:	4293      	cmp	r3, r2
  40086c:	f2c0 809c 	blt.w	4009a8 <UART0_Handler+0x190>
					it = 0;
  400870:	4a53      	ldr	r2, [pc, #332]	; (4009c0 <UART0_Handler+0x1a8>)
  400872:	2300      	movs	r3, #0
  400874:	f882 3068 	strb.w	r3, [r2, #104]	; 0x68
					lockRS232 = false;
  400878:	f882 3067 	strb.w	r3, [r2, #103]	; 0x67
					locki2c = true;
  40087c:	2101      	movs	r1, #1
  40087e:	7011      	strb	r1, [r2, #0]
					regAlarm = 0;
  400880:	4a50      	ldr	r2, [pc, #320]	; (4009c4 <UART0_Handler+0x1ac>)
  400882:	7013      	strb	r3, [r2, #0]
  400884:	4770      	bx	lr
{
  400886:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
			}
		}
		else
		{
			command = readByte & 7;
  40088a:	f000 0307 	and.w	r3, r0, #7
  40088e:	4a4c      	ldr	r2, [pc, #304]	; (4009c0 <UART0_Handler+0x1a8>)
  400890:	7053      	strb	r3, [r2, #1]
			switch(command) 
  400892:	2b07      	cmp	r3, #7
  400894:	f200 8086 	bhi.w	4009a4 <UART0_Handler+0x18c>
  400898:	e8df f003 	tbb	[pc, r3]
  40089c:	20160d04 	.word	0x20160d04
  4008a0:	7b767169 	.word	0x7b767169
			{
				case 0: // Encender etapa de potencia del modulo
					encenderEtapaPotencia();
  4008a4:	4b48      	ldr	r3, [pc, #288]	; (4009c8 <UART0_Handler+0x1b0>)
  4008a6:	4798      	blx	r3
					UART0_byte(readByte);
  4008a8:	4b45      	ldr	r3, [pc, #276]	; (4009c0 <UART0_Handler+0x1a8>)
  4008aa:	f893 0066 	ldrb.w	r0, [r3, #102]	; 0x66
  4008ae:	4b47      	ldr	r3, [pc, #284]	; (4009cc <UART0_Handler+0x1b4>)
  4008b0:	4798      	blx	r3
				break;
  4008b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 1: // Apagar etapa de potencia del modulo
					apagarEtapaPotencia();
  4008b6:	4b46      	ldr	r3, [pc, #280]	; (4009d0 <UART0_Handler+0x1b8>)
  4008b8:	4798      	blx	r3
					UART0_byte(readByte);
  4008ba:	4b41      	ldr	r3, [pc, #260]	; (4009c0 <UART0_Handler+0x1a8>)
  4008bc:	f893 0066 	ldrb.w	r0, [r3, #102]	; 0x66
  4008c0:	4b42      	ldr	r3, [pc, #264]	; (4009cc <UART0_Handler+0x1b4>)
  4008c2:	4798      	blx	r3
				break;
  4008c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 2: // 1er byte de configuracion de parametros de inhibicion
					W = readByte >> 3;	//N = NUMBER OF WINDOWS
  4008c8:	08c2      	lsrs	r2, r0, #3
  4008ca:	4b3d      	ldr	r3, [pc, #244]	; (4009c0 <UART0_Handler+0x1a8>)
  4008cc:	709a      	strb	r2, [r3, #2]
					lockRS232 = true;
  4008ce:	2201      	movs	r2, #1
  4008d0:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
					UART0_byte(readByte);
  4008d4:	4b3d      	ldr	r3, [pc, #244]	; (4009cc <UART0_Handler+0x1b4>)
  4008d6:	4798      	blx	r3
				break;
  4008d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						PR
							Entero sin signo directamente. W
					*/
					
					// Resolucion ROE: 0.003
					UART0_byte((uint16_t(floatMediaROE * (65535.0 / ROE_MAX)) >> 8) & 0xFF);
  4008dc:	f8df 8114 	ldr.w	r8, [pc, #276]	; 4009f4 <UART0_Handler+0x1dc>
  4008e0:	4f3c      	ldr	r7, [pc, #240]	; (4009d4 <UART0_Handler+0x1bc>)
  4008e2:	f8d8 0000 	ldr.w	r0, [r8]
  4008e6:	47b8      	blx	r7
  4008e8:	4e3b      	ldr	r6, [pc, #236]	; (4009d8 <UART0_Handler+0x1c0>)
  4008ea:	a331      	add	r3, pc, #196	; (adr r3, 4009b0 <UART0_Handler+0x198>)
  4008ec:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008f0:	47b0      	blx	r6
  4008f2:	4d3a      	ldr	r5, [pc, #232]	; (4009dc <UART0_Handler+0x1c4>)
  4008f4:	47a8      	blx	r5
  4008f6:	f3c0 2007 	ubfx	r0, r0, #8, #8
  4008fa:	4c34      	ldr	r4, [pc, #208]	; (4009cc <UART0_Handler+0x1b4>)
  4008fc:	47a0      	blx	r4
					UART0_byte(uint16_t(floatMediaROE * (65535.0 / ROE_MAX)) & 0xFF);
  4008fe:	f8d8 0000 	ldr.w	r0, [r8]
  400902:	47b8      	blx	r7
  400904:	a32a      	add	r3, pc, #168	; (adr r3, 4009b0 <UART0_Handler+0x198>)
  400906:	e9d3 2300 	ldrd	r2, r3, [r3]
  40090a:	47b0      	blx	r6
  40090c:	47a8      	blx	r5
  40090e:	b2c0      	uxtb	r0, r0
  400910:	47a0      	blx	r4
					UART0_byte((uint16_t(floatMediaTemp) >> 8) & 0xFF);
  400912:	4e33      	ldr	r6, [pc, #204]	; (4009e0 <UART0_Handler+0x1c8>)
  400914:	4d33      	ldr	r5, [pc, #204]	; (4009e4 <UART0_Handler+0x1cc>)
  400916:	6830      	ldr	r0, [r6, #0]
  400918:	47a8      	blx	r5
  40091a:	f3c0 2007 	ubfx	r0, r0, #8, #8
  40091e:	47a0      	blx	r4
					UART0_byte(uint16_t(floatMediaTemp) & 0xFF);
  400920:	6830      	ldr	r0, [r6, #0]
  400922:	47a8      	blx	r5
  400924:	b2c0      	uxtb	r0, r0
  400926:	47a0      	blx	r4
					UART0_byte((uint16_t(floatMediaIdc) >> 8) & 0xFF);
  400928:	4e2f      	ldr	r6, [pc, #188]	; (4009e8 <UART0_Handler+0x1d0>)
  40092a:	6830      	ldr	r0, [r6, #0]
  40092c:	47a8      	blx	r5
  40092e:	f3c0 2007 	ubfx	r0, r0, #8, #8
  400932:	47a0      	blx	r4
					UART0_byte(uint16_t(floatMediaIdc) & 0xFF);
  400934:	6830      	ldr	r0, [r6, #0]
  400936:	47a8      	blx	r5
  400938:	b2c0      	uxtb	r0, r0
  40093a:	47a0      	blx	r4
					UART0_byte((uint16_t(floatMediaPD) >> 8) & 0xFF);
  40093c:	4e2b      	ldr	r6, [pc, #172]	; (4009ec <UART0_Handler+0x1d4>)
  40093e:	6830      	ldr	r0, [r6, #0]
  400940:	47a8      	blx	r5
  400942:	f3c0 2007 	ubfx	r0, r0, #8, #8
  400946:	47a0      	blx	r4
					UART0_byte(uint16_t(floatMediaPD) & 0xFF);
  400948:	6830      	ldr	r0, [r6, #0]
  40094a:	47a8      	blx	r5
  40094c:	b2c0      	uxtb	r0, r0
  40094e:	47a0      	blx	r4
					UART0_byte((uint16_t(floatMediaPR) >> 8) & 0xFF);
  400950:	4e27      	ldr	r6, [pc, #156]	; (4009f0 <UART0_Handler+0x1d8>)
  400952:	6830      	ldr	r0, [r6, #0]
  400954:	47a8      	blx	r5
  400956:	f3c0 2007 	ubfx	r0, r0, #8, #8
  40095a:	47a0      	blx	r4
					UART0_byte(uint16_t(floatMediaPR) & 0xFF);
  40095c:	6830      	ldr	r0, [r6, #0]
  40095e:	47a8      	blx	r5
  400960:	b2c0      	uxtb	r0, r0
  400962:	47a0      	blx	r4
					UART0_byte(regAlarm);
  400964:	4b17      	ldr	r3, [pc, #92]	; (4009c4 <UART0_Handler+0x1ac>)
  400966:	7818      	ldrb	r0, [r3, #0]
  400968:	47a0      	blx	r4
					UART0_byte((uintMediaPD >> 8) & 0xFF);
					UART0_byte(uintMediaPD & 0xFF);
					UART0_byte((uintMediaPR >> 8) & 0xFF);
					UART0_byte(uintMediaPR & 0xFF);
#endif
				break;
  40096a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 4: // Activacion/Desactivacion ventanas
					lockRS232 = true;
  40096e:	4b14      	ldr	r3, [pc, #80]	; (4009c0 <UART0_Handler+0x1a8>)
  400970:	2201      	movs	r2, #1
  400972:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
					r1 = readByte;
  400976:	f883 0064 	strb.w	r0, [r3, #100]	; 0x64
				break;	
  40097a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 5: // Test alarma
					alarmTest = readByte;
  40097e:	4b10      	ldr	r3, [pc, #64]	; (4009c0 <UART0_Handler+0x1a8>)
  400980:	f883 0069 	strb.w	r0, [r3, #105]	; 0x69
				break;
  400984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 6: // Comprobar ID
					UART0_byte(IDG);
  400988:	205a      	movs	r0, #90	; 0x5a
  40098a:	4b10      	ldr	r3, [pc, #64]	; (4009cc <UART0_Handler+0x1b4>)
  40098c:	4798      	blx	r3
				break;
  40098e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case 7: // Apagado de la generadora (modo bajo consumo)
					apagarEtapaPotencia();
  400992:	4b0f      	ldr	r3, [pc, #60]	; (4009d0 <UART0_Handler+0x1b8>)
  400994:	4798      	blx	r3
					locki2c = true;
  400996:	4b0a      	ldr	r3, [pc, #40]	; (4009c0 <UART0_Handler+0x1a8>)
  400998:	2201      	movs	r2, #1
  40099a:	701a      	strb	r2, [r3, #0]
					UART0_byte(readByte);
  40099c:	f893 0066 	ldrb.w	r0, [r3, #102]	; 0x66
  4009a0:	4b0a      	ldr	r3, [pc, #40]	; (4009cc <UART0_Handler+0x1b4>)
  4009a2:	4798      	blx	r3
  4009a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009a8:	4770      	bx	lr
  4009aa:	bf00      	nop
  4009ac:	f3af 8000 	nop.w
  4009b0:	cccccccd 	.word	0xcccccccd
  4009b4:	40747acc 	.word	0x40747acc
  4009b8:	400e0614 	.word	0x400e0614
  4009bc:	400e0618 	.word	0x400e0618
  4009c0:	20000468 	.word	0x20000468
  4009c4:	20000533 	.word	0x20000533
  4009c8:	004009f9 	.word	0x004009f9
  4009cc:	00400611 	.word	0x00400611
  4009d0:	00400a75 	.word	0x00400a75
  4009d4:	004023d5 	.word	0x004023d5
  4009d8:	0040247d 	.word	0x0040247d
  4009dc:	004029dd 	.word	0x004029dd
  4009e0:	20002d40 	.word	0x20002d40
  4009e4:	00403091 	.word	0x00403091
  4009e8:	20002d44 	.word	0x20002d44
  4009ec:	20002d58 	.word	0x20002d58
  4009f0:	20002d5c 	.word	0x20002d5c
  4009f4:	20002d3c 	.word	0x20002d3c

004009f8 <_Z21encenderEtapaPotenciav>:
float bufferIdc[BUFFER_SIZE] = {};
float bufferTemp[BUFFER_SIZE] = {};
float bufferROE[BUFFER_SIZE] = {};

void encenderEtapaPotencia()
{
  4009f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if defined(MALETA_1) || defined(MALETA_2) || defined(MALETA_3)
	DPIN->PIO_CODR |= ENA;
#else
	DPIN->PIO_SODR |= ENA;
  4009fa:	4b19      	ldr	r3, [pc, #100]	; (400a60 <_Z21encenderEtapaPotenciav+0x68>)
  4009fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4009fe:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  400a02:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	DPIN->PIO_SODR |= END;
  400a04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400a06:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  400a0a:	631a      	str	r2, [r3, #48]	; 0x30

	// Reseteo de alarmas
	flagROE	= false;
  400a0c:	4d15      	ldr	r5, [pc, #84]	; (400a64 <_Z21encenderEtapaPotenciav+0x6c>)
  400a0e:	2400      	movs	r4, #0
  400a10:	702c      	strb	r4, [r5, #0]
	flagTemp = false;
  400a12:	706c      	strb	r4, [r5, #1]
	flagIdc = false;
  400a14:	70ac      	strb	r4, [r5, #2]
	regAlarm = 0;
  400a16:	70ec      	strb	r4, [r5, #3]
	
	contadorAlarmasTemp = 0; 
  400a18:	712c      	strb	r4, [r5, #4]
	contadorAlarmasIdc = 0;
  400a1a:	716c      	strb	r4, [r5, #5]
	contadorAlarmasROE = 0;
  400a1c:	71ac      	strb	r4, [r5, #6]
	
	// Limpieza de bufferes
	memset(bufferPD, 0.0, sizeof bufferPD);
  400a1e:	f44f 6700 	mov.w	r7, #2048	; 0x800
  400a22:	463a      	mov	r2, r7
  400a24:	4621      	mov	r1, r4
  400a26:	f105 0008 	add.w	r0, r5, #8
  400a2a:	4e0f      	ldr	r6, [pc, #60]	; (400a68 <_Z21encenderEtapaPotenciav+0x70>)
  400a2c:	47b0      	blx	r6
	memset(bufferPR, 0.0, sizeof bufferPR);
  400a2e:	463a      	mov	r2, r7
  400a30:	4621      	mov	r1, r4
  400a32:	f605 0008 	addw	r0, r5, #2056	; 0x808
  400a36:	47b0      	blx	r6
	memset(bufferIdc, 0.0, sizeof bufferIdc);
  400a38:	4d0c      	ldr	r5, [pc, #48]	; (400a6c <_Z21encenderEtapaPotenciav+0x74>)
  400a3a:	463a      	mov	r2, r7
  400a3c:	4621      	mov	r1, r4
  400a3e:	f1a5 00f0 	sub.w	r0, r5, #240	; 0xf0
  400a42:	47b0      	blx	r6
	memset(bufferTemp, 0.0, sizeof bufferTemp);
  400a44:	463a      	mov	r2, r7
  400a46:	4621      	mov	r1, r4
  400a48:	f505 60e2 	add.w	r0, r5, #1808	; 0x710
  400a4c:	47b0      	blx	r6
	memset(bufferROE, 0.0, sizeof bufferROE);
  400a4e:	463a      	mov	r2, r7
  400a50:	4621      	mov	r1, r4
  400a52:	f505 6071 	add.w	r0, r5, #3856	; 0xf10
  400a56:	47b0      	blx	r6
	
	// Activacion de timer de telemetria
	rtt_telemetria();	
  400a58:	4b05      	ldr	r3, [pc, #20]	; (400a70 <_Z21encenderEtapaPotenciav+0x78>)
  400a5a:	4798      	blx	r3
  400a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a5e:	bf00      	nop
  400a60:	400e0e00 	.word	0x400e0e00
  400a64:	20000530 	.word	0x20000530
  400a68:	0040312d 	.word	0x0040312d
  400a6c:	20001628 	.word	0x20001628
  400a70:	00400389 	.word	0x00400389

00400a74 <_Z19apagarEtapaPotenciav>:
void apagarEtapaPotencia()
{
#if defined(MALETA_1) || defined(MALETA_2) || defined(MALETA_3)
	DPIN->PIO_SODR |= ENA;
#else
	DPIN->PIO_CODR |= ENA;
  400a74:	4a04      	ldr	r2, [pc, #16]	; (400a88 <_Z19apagarEtapaPotenciav+0x14>)
  400a76:	6b53      	ldr	r3, [r2, #52]	; 0x34
  400a78:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  400a7c:	6353      	str	r3, [r2, #52]	; 0x34
#endif

	// Desactivacion de telemetria
	isTelemetriaActiva = false;
  400a7e:	2200      	movs	r2, #0
  400a80:	4b02      	ldr	r3, [pc, #8]	; (400a8c <_Z19apagarEtapaPotenciav+0x18>)
  400a82:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
  400a86:	4770      	bx	lr
  400a88:	400e0e00 	.word	0x400e0e00
  400a8c:	20002720 	.word	0x20002720

00400a90 <_Z8alarmSetv>:

/*
 * Comprobacion de alarmas
 */
void alarmSet()
{	
  400a90:	b508      	push	{r3, lr}
	if(alarmTest == 0)	//Alarm test not enabled
  400a92:	4b35      	ldr	r3, [pc, #212]	; (400b68 <_Z8alarmSetv+0xd8>)
  400a94:	781b      	ldrb	r3, [r3, #0]
  400a96:	2b00      	cmp	r3, #0
  400a98:	d13c      	bne.n	400b14 <_Z8alarmSetv+0x84>
	{
		if(floatMediaROE > thROE)
  400a9a:	4b34      	ldr	r3, [pc, #208]	; (400b6c <_Z8alarmSetv+0xdc>)
  400a9c:	8818      	ldrh	r0, [r3, #0]
  400a9e:	4b34      	ldr	r3, [pc, #208]	; (400b70 <_Z8alarmSetv+0xe0>)
  400aa0:	4798      	blx	r3
  400aa2:	4b34      	ldr	r3, [pc, #208]	; (400b74 <_Z8alarmSetv+0xe4>)
  400aa4:	f8d3 161c 	ldr.w	r1, [r3, #1564]	; 0x61c
  400aa8:	4b33      	ldr	r3, [pc, #204]	; (400b78 <_Z8alarmSetv+0xe8>)
  400aaa:	4798      	blx	r3
  400aac:	b148      	cbz	r0, 400ac2 <_Z8alarmSetv+0x32>
		{
			contadorAlarmasROE++;
  400aae:	4a33      	ldr	r2, [pc, #204]	; (400b7c <_Z8alarmSetv+0xec>)
  400ab0:	7993      	ldrb	r3, [r2, #6]
  400ab2:	3301      	adds	r3, #1
  400ab4:	b2db      	uxtb	r3, r3
  400ab6:	7193      	strb	r3, [r2, #6]
			if(contadorAlarmasROE >= UMBRAL_ALARMAS)
  400ab8:	2b31      	cmp	r3, #49	; 0x31
  400aba:	dd02      	ble.n	400ac2 <_Z8alarmSetv+0x32>
			{
				flagROE = true;					
  400abc:	2201      	movs	r2, #1
  400abe:	4b2f      	ldr	r3, [pc, #188]	; (400b7c <_Z8alarmSetv+0xec>)
  400ac0:	701a      	strb	r2, [r3, #0]
			}			
		}
		if(floatMediaTemp > thTemp)
  400ac2:	4b2f      	ldr	r3, [pc, #188]	; (400b80 <_Z8alarmSetv+0xf0>)
  400ac4:	8818      	ldrh	r0, [r3, #0]
  400ac6:	4b2a      	ldr	r3, [pc, #168]	; (400b70 <_Z8alarmSetv+0xe0>)
  400ac8:	4798      	blx	r3
  400aca:	4b2a      	ldr	r3, [pc, #168]	; (400b74 <_Z8alarmSetv+0xe4>)
  400acc:	f8d3 1620 	ldr.w	r1, [r3, #1568]	; 0x620
  400ad0:	4b29      	ldr	r3, [pc, #164]	; (400b78 <_Z8alarmSetv+0xe8>)
  400ad2:	4798      	blx	r3
  400ad4:	b148      	cbz	r0, 400aea <_Z8alarmSetv+0x5a>
		{
			contadorAlarmasTemp++;
  400ad6:	4a29      	ldr	r2, [pc, #164]	; (400b7c <_Z8alarmSetv+0xec>)
  400ad8:	7913      	ldrb	r3, [r2, #4]
  400ada:	3301      	adds	r3, #1
  400adc:	b2db      	uxtb	r3, r3
  400ade:	7113      	strb	r3, [r2, #4]
			if(contadorAlarmasTemp >= UMBRAL_ALARMAS)
  400ae0:	2b31      	cmp	r3, #49	; 0x31
  400ae2:	dd02      	ble.n	400aea <_Z8alarmSetv+0x5a>
			{
				flagTemp = true;
  400ae4:	2201      	movs	r2, #1
  400ae6:	4b25      	ldr	r3, [pc, #148]	; (400b7c <_Z8alarmSetv+0xec>)
  400ae8:	705a      	strb	r2, [r3, #1]
			}
		}
		if(floatMediaIdc > thIdc)
  400aea:	4b26      	ldr	r3, [pc, #152]	; (400b84 <_Z8alarmSetv+0xf4>)
  400aec:	8818      	ldrh	r0, [r3, #0]
  400aee:	4b20      	ldr	r3, [pc, #128]	; (400b70 <_Z8alarmSetv+0xe0>)
  400af0:	4798      	blx	r3
  400af2:	4b20      	ldr	r3, [pc, #128]	; (400b74 <_Z8alarmSetv+0xe4>)
  400af4:	f8d3 1624 	ldr.w	r1, [r3, #1572]	; 0x624
  400af8:	4b1f      	ldr	r3, [pc, #124]	; (400b78 <_Z8alarmSetv+0xe8>)
  400afa:	4798      	blx	r3
  400afc:	b1d8      	cbz	r0, 400b36 <_Z8alarmSetv+0xa6>
		{
			contadorAlarmasIdc++;
  400afe:	4a1f      	ldr	r2, [pc, #124]	; (400b7c <_Z8alarmSetv+0xec>)
  400b00:	7953      	ldrb	r3, [r2, #5]
  400b02:	3301      	adds	r3, #1
  400b04:	b2db      	uxtb	r3, r3
  400b06:	7153      	strb	r3, [r2, #5]
			if(contadorAlarmasIdc >= UMBRAL_ALARMAS)
  400b08:	2b31      	cmp	r3, #49	; 0x31
  400b0a:	dd14      	ble.n	400b36 <_Z8alarmSetv+0xa6>
			{
				flagIdc = true;
  400b0c:	2201      	movs	r2, #1
  400b0e:	4b1b      	ldr	r3, [pc, #108]	; (400b7c <_Z8alarmSetv+0xec>)
  400b10:	709a      	strb	r2, [r3, #2]
  400b12:	e010      	b.n	400b36 <_Z8alarmSetv+0xa6>
			}
		}
	}
	else	//Alarm test enabled
	{
		flagROE = (alarmTest >> 7) & 1;
  400b14:	09d8      	lsrs	r0, r3, #7
  400b16:	4919      	ldr	r1, [pc, #100]	; (400b7c <_Z8alarmSetv+0xec>)
  400b18:	7008      	strb	r0, [r1, #0]
		flagTemp = (alarmTest >> 6) & 1;
  400b1a:	f3c3 1280 	ubfx	r2, r3, #6, #1
  400b1e:	704a      	strb	r2, [r1, #1]
		flagIdc = (alarmTest >> 5) & 1;
  400b20:	f3c3 1340 	ubfx	r3, r3, #5, #1
  400b24:	708b      	strb	r3, [r1, #2]
		regAlarm = flagROE << 2 | flagTemp << 1 | flagIdc;
  400b26:	0052      	lsls	r2, r2, #1
  400b28:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
  400b2c:	4313      	orrs	r3, r2
  400b2e:	70cb      	strb	r3, [r1, #3]
		alarmTest = 0;
  400b30:	2200      	movs	r2, #0
  400b32:	4b0d      	ldr	r3, [pc, #52]	; (400b68 <_Z8alarmSetv+0xd8>)
  400b34:	701a      	strb	r2, [r3, #0]
	}
	if(flagROE || flagTemp || flagIdc)
  400b36:	4b11      	ldr	r3, [pc, #68]	; (400b7c <_Z8alarmSetv+0xec>)
  400b38:	7819      	ldrb	r1, [r3, #0]
  400b3a:	b921      	cbnz	r1, 400b46 <_Z8alarmSetv+0xb6>
  400b3c:	785b      	ldrb	r3, [r3, #1]
  400b3e:	b913      	cbnz	r3, 400b46 <_Z8alarmSetv+0xb6>
  400b40:	4b0e      	ldr	r3, [pc, #56]	; (400b7c <_Z8alarmSetv+0xec>)
  400b42:	789b      	ldrb	r3, [r3, #2]
  400b44:	b17b      	cbz	r3, 400b66 <_Z8alarmSetv+0xd6>
	{
		// En los estandares actuales de C, se entiende que un bool true es 1
		regAlarm = flagROE << 2 | flagTemp << 1 | flagIdc;
  400b46:	4a0d      	ldr	r2, [pc, #52]	; (400b7c <_Z8alarmSetv+0xec>)
  400b48:	7853      	ldrb	r3, [r2, #1]
  400b4a:	005b      	lsls	r3, r3, #1
  400b4c:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
  400b50:	b25b      	sxtb	r3, r3
  400b52:	7891      	ldrb	r1, [r2, #2]
  400b54:	430b      	orrs	r3, r1
  400b56:	70d3      	strb	r3, [r2, #3]
		DPIN->PIO_CODR |= END;
  400b58:	4a0b      	ldr	r2, [pc, #44]	; (400b88 <_Z8alarmSetv+0xf8>)
  400b5a:	6b53      	ldr	r3, [r2, #52]	; 0x34
  400b5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400b60:	6353      	str	r3, [r2, #52]	; 0x34
		apagarEtapaPotencia();
  400b62:	4b0a      	ldr	r3, [pc, #40]	; (400b8c <_Z8alarmSetv+0xfc>)
  400b64:	4798      	blx	r3
  400b66:	bd08      	pop	{r3, pc}
  400b68:	200004d1 	.word	0x200004d1
  400b6c:	20000004 	.word	0x20000004
  400b70:	00402c31 	.word	0x00402c31
  400b74:	20002720 	.word	0x20002720
  400b78:	00403015 	.word	0x00403015
  400b7c:	20000530 	.word	0x20000530
  400b80:	20000006 	.word	0x20000006
  400b84:	20000008 	.word	0x20000008
  400b88:	400e0e00 	.word	0x400e0e00
  400b8c:	00400a75 	.word	0x00400a75

00400b90 <_Z26insertarTelemetriaEnBufferPffPi>:
	De esta manera nos evitamos movimientos costosos de memoria y el unico overhead en la memoria es la de un
	puntero. (O quiz, ms que usar un puntero valga con guardar el valor de indice)
*/
void insertarTelemetriaEnBuffer(float buffer[], float telemetria, int * bufferBottom)
{
	buffer[*bufferBottom] = telemetria;
  400b90:	6813      	ldr	r3, [r2, #0]
  400b92:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
	(*bufferBottom)++;
  400b96:	6813      	ldr	r3, [r2, #0]
  400b98:	3301      	adds	r3, #1
  400b9a:	6013      	str	r3, [r2, #0]
	if((*bufferBottom) >= BUFFER_SIZE)
  400b9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  400ba0:	db01      	blt.n	400ba6 <_Z26insertarTelemetriaEnBufferPffPi+0x16>
	{
		*bufferBottom = 0;
  400ba2:	2300      	movs	r3, #0
  400ba4:	6013      	str	r3, [r2, #0]
  400ba6:	4770      	bx	lr

00400ba8 <_Z10mediaMovilPf>:
	}
}

float mediaMovil(float buffer[])
{
  400ba8:	b538      	push	{r3, r4, r5, lr}
  400baa:	4605      	mov	r5, r0
	float acumulador = 0;
	
	for(int i = 0; i < BUFFER_SIZE; i++)
  400bac:	2400      	movs	r4, #0
	float acumulador = 0;
  400bae:	2000      	movs	r0, #0
	for(int i = 0; i < BUFFER_SIZE; i++)
  400bb0:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
  400bb4:	da05      	bge.n	400bc2 <_Z10mediaMovilPf+0x1a>
	{
		acumulador += buffer[i];
  400bb6:	f855 1024 	ldr.w	r1, [r5, r4, lsl #2]
  400bba:	4b04      	ldr	r3, [pc, #16]	; (400bcc <_Z10mediaMovilPf+0x24>)
  400bbc:	4798      	blx	r3
	for(int i = 0; i < BUFFER_SIZE; i++)
  400bbe:	3401      	adds	r4, #1
  400bc0:	e7f6      	b.n	400bb0 <_Z10mediaMovilPf+0x8>
	}
	
	return acumulador / BUFFER_SIZE;
  400bc2:	f04f 516c 	mov.w	r1, #989855744	; 0x3b000000
  400bc6:	4b02      	ldr	r3, [pc, #8]	; (400bd0 <_Z10mediaMovilPf+0x28>)
  400bc8:	4798      	blx	r3
}
  400bca:	bd38      	pop	{r3, r4, r5, pc}
  400bcc:	00402ac9 	.word	0x00402ac9
  400bd0:	00402cd9 	.word	0x00402cd9
  400bd4:	00000000 	.word	0x00000000

00400bd8 <_Z18procesarTelemetriav>:
	tambien con la corriente, la temperatura y las potencias
	acordando un margen util de estas magnitudes y haciendo que los limites
	de este margen coincidan con el margen 0-65535 de los 16 bits
*/
void procesarTelemetria()
{	
  400bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400bdc:	b083      	sub	sp, #12
	uint16_t uintPD = 65535, uintPR = 65535, uintIdc = 65535, uintTemp = 65535;
	
	// PD = Potencia directa; PR = Potencia reflejada
	float floatPD = 0, floatPR = 0, floatIdc = 0, floatTemp = 0;
	
	REG_ADC_CR |= ADC_CR_START;
  400bde:	4a8a      	ldr	r2, [pc, #552]	; (400e08 <_Z18procesarTelemetriav+0x230>)
  400be0:	6813      	ldr	r3, [r2, #0]
  400be2:	f043 0302 	orr.w	r3, r3, #2
  400be6:	6013      	str	r3, [r2, #0]
	while (!(REG_ADC_ISR & ADC_IMR_EOC4));
  400be8:	4b88      	ldr	r3, [pc, #544]	; (400e0c <_Z18procesarTelemetriav+0x234>)
  400bea:	681b      	ldr	r3, [r3, #0]
  400bec:	f013 0f10 	tst.w	r3, #16
  400bf0:	d0fa      	beq.n	400be8 <_Z18procesarTelemetriav+0x10>
	while (!(REG_ADC_ISR & ADC_IMR_EOC5));
  400bf2:	4b86      	ldr	r3, [pc, #536]	; (400e0c <_Z18procesarTelemetriav+0x234>)
  400bf4:	681b      	ldr	r3, [r3, #0]
  400bf6:	f013 0f20 	tst.w	r3, #32
  400bfa:	d0fa      	beq.n	400bf2 <_Z18procesarTelemetriav+0x1a>
	while (!(REG_ADC_ISR & ADC_IMR_EOC6));
  400bfc:	4b83      	ldr	r3, [pc, #524]	; (400e0c <_Z18procesarTelemetriav+0x234>)
  400bfe:	681b      	ldr	r3, [r3, #0]
  400c00:	f013 0f40 	tst.w	r3, #64	; 0x40
  400c04:	d0fa      	beq.n	400bfc <_Z18procesarTelemetriav+0x24>
	while (!(REG_ADC_ISR & ADC_IMR_EOC7));
  400c06:	4b81      	ldr	r3, [pc, #516]	; (400e0c <_Z18procesarTelemetriav+0x234>)
  400c08:	681b      	ldr	r3, [r3, #0]
  400c0a:	f013 0f80 	tst.w	r3, #128	; 0x80
  400c0e:	d0fa      	beq.n	400c06 <_Z18procesarTelemetriav+0x2e>
					
	uintPD = ADC->ADC_CDR[4];
  400c10:	4b7d      	ldr	r3, [pc, #500]	; (400e08 <_Z18procesarTelemetriav+0x230>)
  400c12:	6e18      	ldr	r0, [r3, #96]	; 0x60
	uintPR = ADC->ADC_CDR[5];
  400c14:	6e5e      	ldr	r6, [r3, #100]	; 0x64
	uintIdc = ADC->ADC_CDR[6];
  400c16:	6e9d      	ldr	r5, [r3, #104]	; 0x68
	uintTemp = ADC->ADC_CDR[7];
  400c18:	6edc      	ldr	r4, [r3, #108]	; 0x6c
					
	floatPD = uintPD * ANALOG_REF / 4096; // 12 bit ADC, 806 uV resolucion
  400c1a:	b283      	uxth	r3, r0
  400c1c:	f640 40e4 	movw	r0, #3300	; 0xce4
  400c20:	fb00 f003 	mul.w	r0, r0, r3
  400c24:	2800      	cmp	r0, #0
  400c26:	f2c0 80d6 	blt.w	400dd6 <_Z18procesarTelemetriav+0x1fe>
  400c2a:	1300      	asrs	r0, r0, #12
  400c2c:	4b78      	ldr	r3, [pc, #480]	; (400e10 <_Z18procesarTelemetriav+0x238>)
  400c2e:	4798      	blx	r3
  400c30:	4607      	mov	r7, r0
	floatPR = uintPR * ANALOG_REF / 4096;
  400c32:	b2b6      	uxth	r6, r6
  400c34:	f640 40e4 	movw	r0, #3300	; 0xce4
  400c38:	fb00 f006 	mul.w	r0, r0, r6
  400c3c:	2800      	cmp	r0, #0
  400c3e:	f2c0 80cd 	blt.w	400ddc <_Z18procesarTelemetriav+0x204>
  400c42:	1300      	asrs	r0, r0, #12
  400c44:	4b72      	ldr	r3, [pc, #456]	; (400e10 <_Z18procesarTelemetriav+0x238>)
  400c46:	4798      	blx	r3
  400c48:	4606      	mov	r6, r0
	floatIdc = uintIdc * ANALOG_REF / 4096;
  400c4a:	b2ad      	uxth	r5, r5
  400c4c:	f640 40e4 	movw	r0, #3300	; 0xce4
  400c50:	fb00 f005 	mul.w	r0, r0, r5
  400c54:	2800      	cmp	r0, #0
  400c56:	f2c0 80c4 	blt.w	400de2 <_Z18procesarTelemetriav+0x20a>
  400c5a:	1300      	asrs	r0, r0, #12
  400c5c:	4b6c      	ldr	r3, [pc, #432]	; (400e10 <_Z18procesarTelemetriav+0x238>)
  400c5e:	4798      	blx	r3
  400c60:	4605      	mov	r5, r0
	floatTemp = uintTemp * ANALOG_REF / 4096;
  400c62:	b2a4      	uxth	r4, r4
  400c64:	f640 40e4 	movw	r0, #3300	; 0xce4
  400c68:	fb00 f004 	mul.w	r0, r0, r4
  400c6c:	2800      	cmp	r0, #0
  400c6e:	f2c0 80bb 	blt.w	400de8 <_Z18procesarTelemetriav+0x210>
  400c72:	1300      	asrs	r0, r0, #12
  400c74:	4b66      	ldr	r3, [pc, #408]	; (400e10 <_Z18procesarTelemetriav+0x238>)
  400c76:	4798      	blx	r3
  400c78:	9000      	str	r0, [sp, #0]
					
#elif defined(MALETA_4A) || defined(MALETA_5A)

	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + A_acoplos [dB] = P_EP [dBm]
	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + 40 [dB] = P_EP [dBm]
	floatPD = (-floatPD * 41.7e-3 + 73.3);
  400c7a:	f107 4000 	add.w	r0, r7, #2147483648	; 0x80000000
  400c7e:	f8df 91e8 	ldr.w	r9, [pc, #488]	; 400e68 <_Z18procesarTelemetriav+0x290>
  400c82:	47c8      	blx	r9
  400c84:	4c63      	ldr	r4, [pc, #396]	; (400e14 <_Z18procesarTelemetriav+0x23c>)
  400c86:	a35c      	add	r3, pc, #368	; (adr r3, 400df8 <_Z18procesarTelemetriav+0x220>)
  400c88:	e9d3 2300 	ldrd	r2, r3, [r3]
  400c8c:	47a0      	blx	r4
  400c8e:	4f62      	ldr	r7, [pc, #392]	; (400e18 <_Z18procesarTelemetriav+0x240>)
  400c90:	a35b      	add	r3, pc, #364	; (adr r3, 400e00 <_Z18procesarTelemetriav+0x228>)
  400c92:	e9d3 2300 	ldrd	r2, r3, [r3]
  400c96:	47b8      	blx	r7
  400c98:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 400e6c <_Z18procesarTelemetriav+0x294>
  400c9c:	47c0      	blx	r8
  400c9e:	4682      	mov	sl, r0

	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + A_acoplos [dB] = P_EP [dBm]
	//([Sensor Voltage [mV]] - 800 [mV]) / (-24 [mv / dBm]) + 40 [dB] = P_EP [dBm]
	floatPR = (-floatPR * 41.7e-3 + 73.3);
  400ca0:	f106 4000 	add.w	r0, r6, #2147483648	; 0x80000000
  400ca4:	47c8      	blx	r9
  400ca6:	a354      	add	r3, pc, #336	; (adr r3, 400df8 <_Z18procesarTelemetriav+0x220>)
  400ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
  400cac:	47a0      	blx	r4
  400cae:	a354      	add	r3, pc, #336	; (adr r3, 400e00 <_Z18procesarTelemetriav+0x228>)
  400cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
  400cb4:	47b8      	blx	r7
  400cb6:	47c0      	blx	r8
  400cb8:	9001      	str	r0, [sp, #4]

	// [Sensor Voltage [mV]] * 10 = [Current [mV]]
	floatIdc = 10 * floatIdc;
  400cba:	4958      	ldr	r1, [pc, #352]	; (400e1c <_Z18procesarTelemetriav+0x244>)
  400cbc:	4628      	mov	r0, r5
  400cbe:	4b58      	ldr	r3, [pc, #352]	; (400e20 <_Z18procesarTelemetriav+0x248>)
  400cc0:	4798      	blx	r3
  400cc2:	4683      	mov	fp, r0

	// ([Sensor Voltage [mV]] - 500 mV) / 10 = [Temperature [C]]
	floatTemp = (floatTemp - 500) / 10;
  400cc4:	4957      	ldr	r1, [pc, #348]	; (400e24 <_Z18procesarTelemetriav+0x24c>)
  400cc6:	9800      	ldr	r0, [sp, #0]
  400cc8:	4b57      	ldr	r3, [pc, #348]	; (400e28 <_Z18procesarTelemetriav+0x250>)
  400cca:	4798      	blx	r3
  400ccc:	4d57      	ldr	r5, [pc, #348]	; (400e2c <_Z18procesarTelemetriav+0x254>)
  400cce:	4953      	ldr	r1, [pc, #332]	; (400e1c <_Z18procesarTelemetriav+0x244>)
  400cd0:	47a8      	blx	r5
	floatTemp = floatTemp * 85 / ANALOG_REF;

	floatIdc = floatIdc * 8000 / ANALOG_REF;
#endif
	
	insertarTelemetriaEnBuffer(bufferTemp, floatTemp, &bufferTempBottom);
  400cd2:	4c57      	ldr	r4, [pc, #348]	; (400e30 <_Z18procesarTelemetriav+0x258>)
  400cd4:	4e57      	ldr	r6, [pc, #348]	; (400e34 <_Z18procesarTelemetriav+0x25c>)
  400cd6:	f504 62c5 	add.w	r2, r4, #1576	; 0x628
  400cda:	4601      	mov	r1, r0
  400cdc:	f506 60e2 	add.w	r0, r6, #1808	; 0x710
  400ce0:	4f55      	ldr	r7, [pc, #340]	; (400e38 <_Z18procesarTelemetriav+0x260>)
  400ce2:	47b8      	blx	r7
	insertarTelemetriaEnBuffer(bufferIdc, floatIdc, &bufferIdcBottom);
  400ce4:	f1a6 03f0 	sub.w	r3, r6, #240	; 0xf0
  400ce8:	f204 622c 	addw	r2, r4, #1580	; 0x62c
  400cec:	4659      	mov	r1, fp
  400cee:	9300      	str	r3, [sp, #0]
  400cf0:	4618      	mov	r0, r3
  400cf2:	47b8      	blx	r7

#if defined(MALETA_1) || defined(MALETA_2) || defined(MALETA_3) || \
	defined(MALETA_4A) || defined(MALETA_5A)
	
	// Al guardar en el buffer, se pasa la potencia a [W] para hacer una media con sentido fisico
	insertarTelemetriaEnBuffer(bufferPD, pow(10, floatPD / 10) / 1000, &bufferPDBottom);
  400cf4:	4949      	ldr	r1, [pc, #292]	; (400e1c <_Z18procesarTelemetriav+0x244>)
  400cf6:	4650      	mov	r0, sl
  400cf8:	47a8      	blx	r5
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
  400cfa:	47c8      	blx	r9
  400cfc:	4602      	mov	r2, r0
  400cfe:	460b      	mov	r3, r1
  400d00:	2000      	movs	r0, #0
  400d02:	494e      	ldr	r1, [pc, #312]	; (400e3c <_Z18procesarTelemetriav+0x264>)
  400d04:	f8df b168 	ldr.w	fp, [pc, #360]	; 400e70 <_Z18procesarTelemetriav+0x298>
  400d08:	47d8      	blx	fp
  400d0a:	f8df a168 	ldr.w	sl, [pc, #360]	; 400e74 <_Z18procesarTelemetriav+0x29c>
  400d0e:	2200      	movs	r2, #0
  400d10:	4b4b      	ldr	r3, [pc, #300]	; (400e40 <_Z18procesarTelemetriav+0x268>)
  400d12:	47d0      	blx	sl
  400d14:	47c0      	blx	r8
  400d16:	4e4b      	ldr	r6, [pc, #300]	; (400e44 <_Z18procesarTelemetriav+0x26c>)
  400d18:	f504 62c6 	add.w	r2, r4, #1584	; 0x630
  400d1c:	4601      	mov	r1, r0
  400d1e:	f106 0008 	add.w	r0, r6, #8
  400d22:	47b8      	blx	r7
	insertarTelemetriaEnBuffer(bufferPR, pow(10, floatPR / 10) / 1000, &bufferPRBottom);
  400d24:	493d      	ldr	r1, [pc, #244]	; (400e1c <_Z18procesarTelemetriav+0x244>)
  400d26:	9801      	ldr	r0, [sp, #4]
  400d28:	47a8      	blx	r5
  400d2a:	47c8      	blx	r9
  400d2c:	4602      	mov	r2, r0
  400d2e:	460b      	mov	r3, r1
  400d30:	2000      	movs	r0, #0
  400d32:	4942      	ldr	r1, [pc, #264]	; (400e3c <_Z18procesarTelemetriav+0x264>)
  400d34:	47d8      	blx	fp
  400d36:	2200      	movs	r2, #0
  400d38:	4b41      	ldr	r3, [pc, #260]	; (400e40 <_Z18procesarTelemetriav+0x268>)
  400d3a:	47d0      	blx	sl
  400d3c:	47c0      	blx	r8
  400d3e:	f606 0608 	addw	r6, r6, #2056	; 0x808
  400d42:	f204 6234 	addw	r2, r4, #1588	; 0x634
  400d46:	4601      	mov	r1, r0
  400d48:	4630      	mov	r0, r6
  400d4a:	47b8      	blx	r7
	// Potencia en [mW]
	insertarTelemetriaEnBuffer(bufferPD, floatPD, &bufferPDBottom);
	insertarTelemetriaEnBuffer(bufferPR, floatPR, &bufferPRBottom);
#endif

	floatMediaTemp = mediaMovil(bufferTemp);
  400d4c:	483e      	ldr	r0, [pc, #248]	; (400e48 <_Z18procesarTelemetriav+0x270>)
  400d4e:	4f3f      	ldr	r7, [pc, #252]	; (400e4c <_Z18procesarTelemetriav+0x274>)
  400d50:	47b8      	blx	r7
  400d52:	f8c4 0620 	str.w	r0, [r4, #1568]	; 0x620
	floatMediaIdc = mediaMovil(bufferIdc);
  400d56:	9800      	ldr	r0, [sp, #0]
  400d58:	47b8      	blx	r7
  400d5a:	f8c4 0624 	str.w	r0, [r4, #1572]	; 0x624
	floatMediaPD = mediaMovil(bufferPD);
  400d5e:	f5a6 6000 	sub.w	r0, r6, #2048	; 0x800
  400d62:	47b8      	blx	r7
  400d64:	4680      	mov	r8, r0
  400d66:	f8c4 0638 	str.w	r0, [r4, #1592]	; 0x638
	floatMediaPR = mediaMovil(bufferPR);
  400d6a:	4630      	mov	r0, r6
  400d6c:	47b8      	blx	r7
  400d6e:	f8c4 063c 	str.w	r0, [r4, #1596]	; 0x63c
#if !defined(MALETA_4B) && !defined(ENRACKABLE_4B) && \
	!defined(MALETA_5B) && !defined(ENRACKABLE_5B)
	
	// El valor maximo de ROE es ROE_MAX
	// En esta ecuacion la potencia es en dimensiones lineales, no en dB
	floatROEtemp = (1 + sqrt(floatMediaPR / floatMediaPD)) / (1 - sqrt(floatMediaPR / floatMediaPD));
  400d72:	4641      	mov	r1, r8
  400d74:	47a8      	blx	r5
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
  400d76:	4e36      	ldr	r6, [pc, #216]	; (400e50 <_Z18procesarTelemetriav+0x278>)
  400d78:	47b0      	blx	r6
  400d7a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  400d7e:	4b35      	ldr	r3, [pc, #212]	; (400e54 <_Z18procesarTelemetriav+0x27c>)
  400d80:	4798      	blx	r3
  400d82:	4607      	mov	r7, r0
  400d84:	f8d4 1638 	ldr.w	r1, [r4, #1592]	; 0x638
  400d88:	f8d4 063c 	ldr.w	r0, [r4, #1596]	; 0x63c
  400d8c:	47a8      	blx	r5
  400d8e:	47b0      	blx	r6
  400d90:	4601      	mov	r1, r0
  400d92:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  400d96:	4b24      	ldr	r3, [pc, #144]	; (400e28 <_Z18procesarTelemetriav+0x250>)
  400d98:	4798      	blx	r3
  400d9a:	4601      	mov	r1, r0
  400d9c:	4638      	mov	r0, r7
  400d9e:	47a8      	blx	r5
  400da0:	4605      	mov	r5, r0
  400da2:	f8c4 0640 	str.w	r0, [r4, #1600]	; 0x640
	floatROE = floatROEtemp <= ROE_MAX ? floatROEtemp : ROE_MAX;
  400da6:	492c      	ldr	r1, [pc, #176]	; (400e58 <_Z18procesarTelemetriav+0x280>)
  400da8:	4b2c      	ldr	r3, [pc, #176]	; (400e5c <_Z18procesarTelemetriav+0x284>)
  400daa:	4798      	blx	r3
  400dac:	b1f8      	cbz	r0, 400dee <_Z18procesarTelemetriav+0x216>
  400dae:	4c20      	ldr	r4, [pc, #128]	; (400e30 <_Z18procesarTelemetriav+0x258>)
  400db0:	f8c4 5644 	str.w	r5, [r4, #1604]	; 0x644
	insertarTelemetriaEnBuffer(bufferROE, floatROE, &bufferROEBottom);
  400db4:	4e2a      	ldr	r6, [pc, #168]	; (400e60 <_Z18procesarTelemetriav+0x288>)
  400db6:	f504 62c9 	add.w	r2, r4, #1608	; 0x648
  400dba:	4629      	mov	r1, r5
  400dbc:	4630      	mov	r0, r6
  400dbe:	4b1e      	ldr	r3, [pc, #120]	; (400e38 <_Z18procesarTelemetriav+0x260>)
  400dc0:	4798      	blx	r3
	floatMediaROE = mediaMovil(bufferROE);
  400dc2:	4630      	mov	r0, r6
  400dc4:	4b21      	ldr	r3, [pc, #132]	; (400e4c <_Z18procesarTelemetriav+0x274>)
  400dc6:	4798      	blx	r3
  400dc8:	f8c4 061c 	str.w	r0, [r4, #1564]	; 0x61c
	
	alarmSet();
  400dcc:	4b25      	ldr	r3, [pc, #148]	; (400e64 <_Z18procesarTelemetriav+0x28c>)
  400dce:	4798      	blx	r3
#endif
  400dd0:	b003      	add	sp, #12
  400dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	floatPD = uintPD * ANALOG_REF / 4096; // 12 bit ADC, 806 uV resolucion
  400dd6:	f600 70ff 	addw	r0, r0, #4095	; 0xfff
  400dda:	e726      	b.n	400c2a <_Z18procesarTelemetriav+0x52>
	floatPR = uintPR * ANALOG_REF / 4096;
  400ddc:	f600 70ff 	addw	r0, r0, #4095	; 0xfff
  400de0:	e72f      	b.n	400c42 <_Z18procesarTelemetriav+0x6a>
	floatIdc = uintIdc * ANALOG_REF / 4096;
  400de2:	f600 70ff 	addw	r0, r0, #4095	; 0xfff
  400de6:	e738      	b.n	400c5a <_Z18procesarTelemetriav+0x82>
	floatTemp = uintTemp * ANALOG_REF / 4096;
  400de8:	f600 70ff 	addw	r0, r0, #4095	; 0xfff
  400dec:	e741      	b.n	400c72 <_Z18procesarTelemetriav+0x9a>
	floatROE = floatROEtemp <= ROE_MAX ? floatROEtemp : ROE_MAX;
  400dee:	4d1a      	ldr	r5, [pc, #104]	; (400e58 <_Z18procesarTelemetriav+0x280>)
  400df0:	e7dd      	b.n	400dae <_Z18procesarTelemetriav+0x1d6>
  400df2:	bf00      	nop
  400df4:	f3af 8000 	nop.w
  400df8:	d07c84b6 	.word	0xd07c84b6
  400dfc:	3fa559b3 	.word	0x3fa559b3
  400e00:	33333333 	.word	0x33333333
  400e04:	40525333 	.word	0x40525333
  400e08:	40038000 	.word	0x40038000
  400e0c:	40038030 	.word	0x40038030
  400e10:	00402c31 	.word	0x00402c31
  400e14:	0040247d 	.word	0x0040247d
  400e18:	00402119 	.word	0x00402119
  400e1c:	41200000 	.word	0x41200000
  400e20:	00402cd9 	.word	0x00402cd9
  400e24:	43fa0000 	.word	0x43fa0000
  400e28:	00402ac5 	.word	0x00402ac5
  400e2c:	00402e41 	.word	0x00402e41
  400e30:	20002720 	.word	0x20002720
  400e34:	20001628 	.word	0x20001628
  400e38:	00400b91 	.word	0x00400b91
  400e3c:	40240000 	.word	0x40240000
  400e40:	408f4000 	.word	0x408f4000
  400e44:	20000530 	.word	0x20000530
  400e48:	20001d38 	.word	0x20001d38
  400e4c:	00400ba9 	.word	0x00400ba9
  400e50:	00401175 	.word	0x00401175
  400e54:	00402ac9 	.word	0x00402ac9
  400e58:	43480000 	.word	0x43480000
  400e5c:	00403029 	.word	0x00403029
  400e60:	20002538 	.word	0x20002538
  400e64:	00400a91 	.word	0x00400a91
  400e68:	004023d5 	.word	0x004023d5
  400e6c:	00402a1d 	.word	0x00402a1d
  400e70:	00400e79 	.word	0x00400e79
  400e74:	004026d1 	.word	0x004026d1

00400e78 <pow>:
  400e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400e7c:	f8df 92f0 	ldr.w	r9, [pc, #752]	; 401170 <pow+0x2f8>
  400e80:	b08d      	sub	sp, #52	; 0x34
  400e82:	4606      	mov	r6, r0
  400e84:	460f      	mov	r7, r1
  400e86:	4614      	mov	r4, r2
  400e88:	461d      	mov	r5, r3
  400e8a:	f000 f9c5 	bl	401218 <__ieee754_pow>
  400e8e:	f999 8000 	ldrsb.w	r8, [r9]
  400e92:	f1b8 3fff 	cmp.w	r8, #4294967295
  400e96:	e9cd 0100 	strd	r0, r1, [sp]
  400e9a:	d036      	beq.n	400f0a <pow+0x92>
  400e9c:	4622      	mov	r2, r4
  400e9e:	462b      	mov	r3, r5
  400ea0:	4620      	mov	r0, r4
  400ea2:	4629      	mov	r1, r5
  400ea4:	f001 fd84 	bl	4029b0 <__aeabi_dcmpun>
  400ea8:	4683      	mov	fp, r0
  400eaa:	bb70      	cbnz	r0, 400f0a <pow+0x92>
  400eac:	4632      	mov	r2, r6
  400eae:	463b      	mov	r3, r7
  400eb0:	4630      	mov	r0, r6
  400eb2:	4639      	mov	r1, r7
  400eb4:	f001 fd7c 	bl	4029b0 <__aeabi_dcmpun>
  400eb8:	2200      	movs	r2, #0
  400eba:	4682      	mov	sl, r0
  400ebc:	2300      	movs	r3, #0
  400ebe:	2800      	cmp	r0, #0
  400ec0:	f040 80a0 	bne.w	401004 <pow+0x18c>
  400ec4:	4630      	mov	r0, r6
  400ec6:	4639      	mov	r1, r7
  400ec8:	f001 fd40 	bl	40294c <__aeabi_dcmpeq>
  400ecc:	b310      	cbz	r0, 400f14 <pow+0x9c>
  400ece:	2200      	movs	r2, #0
  400ed0:	2300      	movs	r3, #0
  400ed2:	4620      	mov	r0, r4
  400ed4:	4629      	mov	r1, r5
  400ed6:	f001 fd39 	bl	40294c <__aeabi_dcmpeq>
  400eda:	4683      	mov	fp, r0
  400edc:	2800      	cmp	r0, #0
  400ede:	d06a      	beq.n	400fb6 <pow+0x13e>
  400ee0:	2201      	movs	r2, #1
  400ee2:	4b9c      	ldr	r3, [pc, #624]	; (401154 <pow+0x2dc>)
  400ee4:	9202      	str	r2, [sp, #8]
  400ee6:	2100      	movs	r1, #0
  400ee8:	2200      	movs	r2, #0
  400eea:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  400eee:	e9cd 6704 	strd	r6, r7, [sp, #16]
  400ef2:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400ef6:	e9cd 1208 	strd	r1, r2, [sp, #32]
  400efa:	9303      	str	r3, [sp, #12]
  400efc:	f1b8 0f00 	cmp.w	r8, #0
  400f00:	d045      	beq.n	400f8e <pow+0x116>
  400f02:	4c95      	ldr	r4, [pc, #596]	; (401158 <pow+0x2e0>)
  400f04:	2300      	movs	r3, #0
  400f06:	e9cd 3400 	strd	r3, r4, [sp]
  400f0a:	e9dd 0100 	ldrd	r0, r1, [sp]
  400f0e:	b00d      	add	sp, #52	; 0x34
  400f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400f14:	e9dd 0100 	ldrd	r0, r1, [sp]
  400f18:	f000 ffd8 	bl	401ecc <finite>
  400f1c:	4680      	mov	r8, r0
  400f1e:	2800      	cmp	r0, #0
  400f20:	f000 808b 	beq.w	40103a <pow+0x1c2>
  400f24:	f04f 0a00 	mov.w	sl, #0
  400f28:	f04f 0b00 	mov.w	fp, #0
  400f2c:	4652      	mov	r2, sl
  400f2e:	465b      	mov	r3, fp
  400f30:	e9dd 0100 	ldrd	r0, r1, [sp]
  400f34:	f001 fd0a 	bl	40294c <__aeabi_dcmpeq>
  400f38:	2800      	cmp	r0, #0
  400f3a:	d0e6      	beq.n	400f0a <pow+0x92>
  400f3c:	4630      	mov	r0, r6
  400f3e:	4639      	mov	r1, r7
  400f40:	f000 ffc4 	bl	401ecc <finite>
  400f44:	2800      	cmp	r0, #0
  400f46:	d0e0      	beq.n	400f0a <pow+0x92>
  400f48:	4620      	mov	r0, r4
  400f4a:	4629      	mov	r1, r5
  400f4c:	f000 ffbe 	bl	401ecc <finite>
  400f50:	2800      	cmp	r0, #0
  400f52:	d0da      	beq.n	400f0a <pow+0x92>
  400f54:	f999 3000 	ldrsb.w	r3, [r9]
  400f58:	4a7e      	ldr	r2, [pc, #504]	; (401154 <pow+0x2dc>)
  400f5a:	9203      	str	r2, [sp, #12]
  400f5c:	2104      	movs	r1, #4
  400f5e:	2200      	movs	r2, #0
  400f60:	2b02      	cmp	r3, #2
  400f62:	e9cd 6704 	strd	r6, r7, [sp, #16]
  400f66:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400f6a:	e9cd ab08 	strd	sl, fp, [sp, #32]
  400f6e:	9102      	str	r1, [sp, #8]
  400f70:	920a      	str	r2, [sp, #40]	; 0x28
  400f72:	d003      	beq.n	400f7c <pow+0x104>
  400f74:	a802      	add	r0, sp, #8
  400f76:	f000 ffaf 	bl	401ed8 <matherr>
  400f7a:	b968      	cbnz	r0, 400f98 <pow+0x120>
  400f7c:	f002 f8a8 	bl	4030d0 <__errno>
  400f80:	2322      	movs	r3, #34	; 0x22
  400f82:	6003      	str	r3, [r0, #0]
  400f84:	e008      	b.n	400f98 <pow+0x120>
  400f86:	2300      	movs	r3, #0
  400f88:	2400      	movs	r4, #0
  400f8a:	e9cd 3408 	strd	r3, r4, [sp, #32]
  400f8e:	a802      	add	r0, sp, #8
  400f90:	f000 ffa2 	bl	401ed8 <matherr>
  400f94:	2800      	cmp	r0, #0
  400f96:	d030      	beq.n	400ffa <pow+0x182>
  400f98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  400f9a:	b11b      	cbz	r3, 400fa4 <pow+0x12c>
  400f9c:	f002 f898 	bl	4030d0 <__errno>
  400fa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  400fa2:	6003      	str	r3, [r0, #0]
  400fa4:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
  400fa8:	e9cd 3400 	strd	r3, r4, [sp]
  400fac:	e9dd 0100 	ldrd	r0, r1, [sp]
  400fb0:	b00d      	add	sp, #52	; 0x34
  400fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400fb6:	4620      	mov	r0, r4
  400fb8:	4629      	mov	r1, r5
  400fba:	f000 ff87 	bl	401ecc <finite>
  400fbe:	2800      	cmp	r0, #0
  400fc0:	d0a3      	beq.n	400f0a <pow+0x92>
  400fc2:	2200      	movs	r2, #0
  400fc4:	2300      	movs	r3, #0
  400fc6:	4620      	mov	r0, r4
  400fc8:	4629      	mov	r1, r5
  400fca:	f001 fcc9 	bl	402960 <__aeabi_dcmplt>
  400fce:	2800      	cmp	r0, #0
  400fd0:	d09b      	beq.n	400f0a <pow+0x92>
  400fd2:	f999 3000 	ldrsb.w	r3, [r9]
  400fd6:	4a5f      	ldr	r2, [pc, #380]	; (401154 <pow+0x2dc>)
  400fd8:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  400fdc:	2101      	movs	r1, #1
  400fde:	e9cd 6704 	strd	r6, r7, [sp, #16]
  400fe2:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400fe6:	9102      	str	r1, [sp, #8]
  400fe8:	9203      	str	r2, [sp, #12]
  400fea:	2b00      	cmp	r3, #0
  400fec:	d0cb      	beq.n	400f86 <pow+0x10e>
  400fee:	495b      	ldr	r1, [pc, #364]	; (40115c <pow+0x2e4>)
  400ff0:	2000      	movs	r0, #0
  400ff2:	2b02      	cmp	r3, #2
  400ff4:	e9cd 0108 	strd	r0, r1, [sp, #32]
  400ff8:	d1c9      	bne.n	400f8e <pow+0x116>
  400ffa:	f002 f869 	bl	4030d0 <__errno>
  400ffe:	2321      	movs	r3, #33	; 0x21
  401000:	6003      	str	r3, [r0, #0]
  401002:	e7c9      	b.n	400f98 <pow+0x120>
  401004:	4620      	mov	r0, r4
  401006:	4629      	mov	r1, r5
  401008:	f001 fca0 	bl	40294c <__aeabi_dcmpeq>
  40100c:	2800      	cmp	r0, #0
  40100e:	f43f af7c 	beq.w	400f0a <pow+0x92>
  401012:	4b51      	ldr	r3, [pc, #324]	; (401158 <pow+0x2e0>)
  401014:	494f      	ldr	r1, [pc, #316]	; (401154 <pow+0x2dc>)
  401016:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  40101a:	2001      	movs	r0, #1
  40101c:	2200      	movs	r2, #0
  40101e:	f1b8 0f02 	cmp.w	r8, #2
  401022:	e9cd 6704 	strd	r6, r7, [sp, #16]
  401026:	e9cd 4506 	strd	r4, r5, [sp, #24]
  40102a:	9002      	str	r0, [sp, #8]
  40102c:	9103      	str	r1, [sp, #12]
  40102e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  401032:	d1ac      	bne.n	400f8e <pow+0x116>
  401034:	e9cd 2300 	strd	r2, r3, [sp]
  401038:	e767      	b.n	400f0a <pow+0x92>
  40103a:	4630      	mov	r0, r6
  40103c:	4639      	mov	r1, r7
  40103e:	f000 ff45 	bl	401ecc <finite>
  401042:	2800      	cmp	r0, #0
  401044:	f43f af6e 	beq.w	400f24 <pow+0xac>
  401048:	4620      	mov	r0, r4
  40104a:	4629      	mov	r1, r5
  40104c:	f000 ff3e 	bl	401ecc <finite>
  401050:	2800      	cmp	r0, #0
  401052:	f43f af67 	beq.w	400f24 <pow+0xac>
  401056:	e9dd 2300 	ldrd	r2, r3, [sp]
  40105a:	4610      	mov	r0, r2
  40105c:	4619      	mov	r1, r3
  40105e:	f001 fca7 	bl	4029b0 <__aeabi_dcmpun>
  401062:	2800      	cmp	r0, #0
  401064:	d158      	bne.n	401118 <pow+0x2a0>
  401066:	2303      	movs	r3, #3
  401068:	f999 8000 	ldrsb.w	r8, [r9]
  40106c:	9302      	str	r3, [sp, #8]
  40106e:	4b39      	ldr	r3, [pc, #228]	; (401154 <pow+0x2dc>)
  401070:	900a      	str	r0, [sp, #40]	; 0x28
  401072:	9303      	str	r3, [sp, #12]
  401074:	e9cd 6704 	strd	r6, r7, [sp, #16]
  401078:	e9cd 4506 	strd	r4, r5, [sp, #24]
  40107c:	2200      	movs	r2, #0
  40107e:	2300      	movs	r3, #0
  401080:	4630      	mov	r0, r6
  401082:	4639      	mov	r1, r7
  401084:	f1b8 0f00 	cmp.w	r8, #0
  401088:	d126      	bne.n	4010d8 <pow+0x260>
  40108a:	4f35      	ldr	r7, [pc, #212]	; (401160 <pow+0x2e8>)
  40108c:	f04f 4660 	mov.w	r6, #3758096384	; 0xe0000000
  401090:	e9cd 6708 	strd	r6, r7, [sp, #32]
  401094:	f001 fc64 	bl	402960 <__aeabi_dcmplt>
  401098:	2800      	cmp	r0, #0
  40109a:	f43f af6b 	beq.w	400f74 <pow+0xfc>
  40109e:	2200      	movs	r2, #0
  4010a0:	4b30      	ldr	r3, [pc, #192]	; (401164 <pow+0x2ec>)
  4010a2:	4620      	mov	r0, r4
  4010a4:	4629      	mov	r1, r5
  4010a6:	f001 f9e9 	bl	40247c <__aeabi_dmul>
  4010aa:	4604      	mov	r4, r0
  4010ac:	460d      	mov	r5, r1
  4010ae:	f000 ff1b 	bl	401ee8 <rint>
  4010b2:	4602      	mov	r2, r0
  4010b4:	460b      	mov	r3, r1
  4010b6:	4620      	mov	r0, r4
  4010b8:	4629      	mov	r1, r5
  4010ba:	f001 fc47 	bl	40294c <__aeabi_dcmpeq>
  4010be:	bb40      	cbnz	r0, 401112 <pow+0x29a>
  4010c0:	4b29      	ldr	r3, [pc, #164]	; (401168 <pow+0x2f0>)
  4010c2:	f999 8000 	ldrsb.w	r8, [r9]
  4010c6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
  4010ca:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4010ce:	f1b8 0f02 	cmp.w	r8, #2
  4010d2:	f47f af4f 	bne.w	400f74 <pow+0xfc>
  4010d6:	e751      	b.n	400f7c <pow+0x104>
  4010d8:	4f24      	ldr	r7, [pc, #144]	; (40116c <pow+0x2f4>)
  4010da:	2600      	movs	r6, #0
  4010dc:	e9cd 6708 	strd	r6, r7, [sp, #32]
  4010e0:	f001 fc3e 	bl	402960 <__aeabi_dcmplt>
  4010e4:	2800      	cmp	r0, #0
  4010e6:	d0f2      	beq.n	4010ce <pow+0x256>
  4010e8:	2200      	movs	r2, #0
  4010ea:	4b1e      	ldr	r3, [pc, #120]	; (401164 <pow+0x2ec>)
  4010ec:	4620      	mov	r0, r4
  4010ee:	4629      	mov	r1, r5
  4010f0:	f001 f9c4 	bl	40247c <__aeabi_dmul>
  4010f4:	4604      	mov	r4, r0
  4010f6:	460d      	mov	r5, r1
  4010f8:	f000 fef6 	bl	401ee8 <rint>
  4010fc:	4602      	mov	r2, r0
  4010fe:	460b      	mov	r3, r1
  401100:	4620      	mov	r0, r4
  401102:	4629      	mov	r1, r5
  401104:	f001 fc22 	bl	40294c <__aeabi_dcmpeq>
  401108:	b918      	cbnz	r0, 401112 <pow+0x29a>
  40110a:	4b14      	ldr	r3, [pc, #80]	; (40115c <pow+0x2e4>)
  40110c:	2200      	movs	r2, #0
  40110e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  401112:	f999 8000 	ldrsb.w	r8, [r9]
  401116:	e7da      	b.n	4010ce <pow+0x256>
  401118:	f999 9000 	ldrsb.w	r9, [r9]
  40111c:	4b0d      	ldr	r3, [pc, #52]	; (401154 <pow+0x2dc>)
  40111e:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  401122:	2201      	movs	r2, #1
  401124:	e9cd 6704 	strd	r6, r7, [sp, #16]
  401128:	e9cd 4506 	strd	r4, r5, [sp, #24]
  40112c:	9202      	str	r2, [sp, #8]
  40112e:	9303      	str	r3, [sp, #12]
  401130:	f1b9 0f00 	cmp.w	r9, #0
  401134:	f43f af27 	beq.w	400f86 <pow+0x10e>
  401138:	2200      	movs	r2, #0
  40113a:	2300      	movs	r3, #0
  40113c:	4610      	mov	r0, r2
  40113e:	4619      	mov	r1, r3
  401140:	f001 fac6 	bl	4026d0 <__aeabi_ddiv>
  401144:	f1b9 0f02 	cmp.w	r9, #2
  401148:	e9cd 0108 	strd	r0, r1, [sp, #32]
  40114c:	f43f af55 	beq.w	400ffa <pow+0x182>
  401150:	e71d      	b.n	400f8e <pow+0x116>
  401152:	bf00      	nop
  401154:	004032e8 	.word	0x004032e8
  401158:	3ff00000 	.word	0x3ff00000
  40115c:	fff00000 	.word	0xfff00000
  401160:	47efffff 	.word	0x47efffff
  401164:	3fe00000 	.word	0x3fe00000
  401168:	c7efffff 	.word	0xc7efffff
  40116c:	7ff00000 	.word	0x7ff00000
  401170:	2000000a 	.word	0x2000000a

00401174 <sqrtf>:
  401174:	b5f0      	push	{r4, r5, r6, r7, lr}
  401176:	b08b      	sub	sp, #44	; 0x2c
  401178:	4604      	mov	r4, r0
  40117a:	f000 fe4f 	bl	401e1c <__ieee754_sqrtf>
  40117e:	4b23      	ldr	r3, [pc, #140]	; (40120c <sqrtf+0x98>)
  401180:	f993 5000 	ldrsb.w	r5, [r3]
  401184:	1c6b      	adds	r3, r5, #1
  401186:	4606      	mov	r6, r0
  401188:	d00a      	beq.n	4011a0 <sqrtf+0x2c>
  40118a:	4621      	mov	r1, r4
  40118c:	4620      	mov	r0, r4
  40118e:	f001 ff69 	bl	403064 <__aeabi_fcmpun>
  401192:	4607      	mov	r7, r0
  401194:	b920      	cbnz	r0, 4011a0 <sqrtf+0x2c>
  401196:	2100      	movs	r1, #0
  401198:	4620      	mov	r0, r4
  40119a:	f001 ff3b 	bl	403014 <__aeabi_fcmplt>
  40119e:	b910      	cbnz	r0, 4011a6 <sqrtf+0x32>
  4011a0:	4630      	mov	r0, r6
  4011a2:	b00b      	add	sp, #44	; 0x2c
  4011a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4011a6:	4b1a      	ldr	r3, [pc, #104]	; (401210 <sqrtf+0x9c>)
  4011a8:	9708      	str	r7, [sp, #32]
  4011aa:	2201      	movs	r2, #1
  4011ac:	4620      	mov	r0, r4
  4011ae:	e88d 000c 	stmia.w	sp, {r2, r3}
  4011b2:	f001 f90f 	bl	4023d4 <__aeabi_f2d>
  4011b6:	2200      	movs	r2, #0
  4011b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4011bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4011c0:	2300      	movs	r3, #0
  4011c2:	b1ad      	cbz	r5, 4011f0 <sqrtf+0x7c>
  4011c4:	4610      	mov	r0, r2
  4011c6:	4619      	mov	r1, r3
  4011c8:	f001 fa82 	bl	4026d0 <__aeabi_ddiv>
  4011cc:	2d02      	cmp	r5, #2
  4011ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4011d2:	d10f      	bne.n	4011f4 <sqrtf+0x80>
  4011d4:	f001 ff7c 	bl	4030d0 <__errno>
  4011d8:	2321      	movs	r3, #33	; 0x21
  4011da:	6003      	str	r3, [r0, #0]
  4011dc:	9b08      	ldr	r3, [sp, #32]
  4011de:	b97b      	cbnz	r3, 401200 <sqrtf+0x8c>
  4011e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4011e4:	f001 fc1a 	bl	402a1c <__aeabi_d2f>
  4011e8:	4606      	mov	r6, r0
  4011ea:	4630      	mov	r0, r6
  4011ec:	b00b      	add	sp, #44	; 0x2c
  4011ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4011f0:	e9cd 2306 	strd	r2, r3, [sp, #24]
  4011f4:	4668      	mov	r0, sp
  4011f6:	f000 fe6f 	bl	401ed8 <matherr>
  4011fa:	2800      	cmp	r0, #0
  4011fc:	d1ee      	bne.n	4011dc <sqrtf+0x68>
  4011fe:	e7e9      	b.n	4011d4 <sqrtf+0x60>
  401200:	f001 ff66 	bl	4030d0 <__errno>
  401204:	9b08      	ldr	r3, [sp, #32]
  401206:	6003      	str	r3, [r0, #0]
  401208:	e7ea      	b.n	4011e0 <sqrtf+0x6c>
  40120a:	bf00      	nop
  40120c:	2000000a 	.word	0x2000000a
  401210:	004032ec 	.word	0x004032ec
  401214:	00000000 	.word	0x00000000

00401218 <__ieee754_pow>:
  401218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40121c:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  401220:	ea57 0402 	orrs.w	r4, r7, r2
  401224:	b093      	sub	sp, #76	; 0x4c
  401226:	d037      	beq.n	401298 <__ieee754_pow+0x80>
  401228:	4c67      	ldr	r4, [pc, #412]	; (4013c8 <__ieee754_pow+0x1b0>)
  40122a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  40122e:	42a6      	cmp	r6, r4
  401230:	4683      	mov	fp, r0
  401232:	460d      	mov	r5, r1
  401234:	dc29      	bgt.n	40128a <__ieee754_pow+0x72>
  401236:	469a      	mov	sl, r3
  401238:	4696      	mov	lr, r2
  40123a:	d025      	beq.n	401288 <__ieee754_pow+0x70>
  40123c:	42a7      	cmp	r7, r4
  40123e:	dc24      	bgt.n	40128a <__ieee754_pow+0x72>
  401240:	4c61      	ldr	r4, [pc, #388]	; (4013c8 <__ieee754_pow+0x1b0>)
  401242:	42a7      	cmp	r7, r4
  401244:	d079      	beq.n	40133a <__ieee754_pow+0x122>
  401246:	2d00      	cmp	r5, #0
  401248:	4689      	mov	r9, r1
  40124a:	4680      	mov	r8, r0
  40124c:	e9cd 2300 	strd	r2, r3, [sp]
  401250:	db77      	blt.n	401342 <__ieee754_pow+0x12a>
  401252:	2400      	movs	r4, #0
  401254:	f1be 0f00 	cmp.w	lr, #0
  401258:	d12c      	bne.n	4012b4 <__ieee754_pow+0x9c>
  40125a:	4b5b      	ldr	r3, [pc, #364]	; (4013c8 <__ieee754_pow+0x1b0>)
  40125c:	429f      	cmp	r7, r3
  40125e:	f000 808b 	beq.w	401378 <__ieee754_pow+0x160>
  401262:	4b5a      	ldr	r3, [pc, #360]	; (4013cc <__ieee754_pow+0x1b4>)
  401264:	429f      	cmp	r7, r3
  401266:	d061      	beq.n	40132c <__ieee754_pow+0x114>
  401268:	f1ba 4f80 	cmp.w	sl, #1073741824	; 0x40000000
  40126c:	f000 83ba 	beq.w	4019e4 <__ieee754_pow+0x7cc>
  401270:	4b57      	ldr	r3, [pc, #348]	; (4013d0 <__ieee754_pow+0x1b8>)
  401272:	459a      	cmp	sl, r3
  401274:	d11e      	bne.n	4012b4 <__ieee754_pow+0x9c>
  401276:	2d00      	cmp	r5, #0
  401278:	db1c      	blt.n	4012b4 <__ieee754_pow+0x9c>
  40127a:	4640      	mov	r0, r8
  40127c:	4649      	mov	r1, r9
  40127e:	b013      	add	sp, #76	; 0x4c
  401280:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401284:	f000 bd0e 	b.w	401ca4 <__ieee754_sqrt>
  401288:	b158      	cbz	r0, 4012a2 <__ieee754_pow+0x8a>
  40128a:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
  40128e:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
  401292:	ea56 030b 	orrs.w	r3, r6, fp
  401296:	d106      	bne.n	4012a6 <__ieee754_pow+0x8e>
  401298:	494c      	ldr	r1, [pc, #304]	; (4013cc <__ieee754_pow+0x1b4>)
  40129a:	2000      	movs	r0, #0
  40129c:	b013      	add	sp, #76	; 0x4c
  40129e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4012a2:	42b7      	cmp	r7, r6
  4012a4:	ddcc      	ble.n	401240 <__ieee754_pow+0x28>
  4012a6:	484b      	ldr	r0, [pc, #300]	; (4013d4 <__ieee754_pow+0x1bc>)
  4012a8:	b013      	add	sp, #76	; 0x4c
  4012aa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4012ae:	f000 be15 	b.w	401edc <nan>
  4012b2:	2400      	movs	r4, #0
  4012b4:	4640      	mov	r0, r8
  4012b6:	4649      	mov	r1, r9
  4012b8:	f000 fe04 	bl	401ec4 <fabs>
  4012bc:	f1bb 0f00 	cmp.w	fp, #0
  4012c0:	d119      	bne.n	4012f6 <__ieee754_pow+0xde>
  4012c2:	b126      	cbz	r6, 4012ce <__ieee754_pow+0xb6>
  4012c4:	4b41      	ldr	r3, [pc, #260]	; (4013cc <__ieee754_pow+0x1b4>)
  4012c6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
  4012ca:	429a      	cmp	r2, r3
  4012cc:	d113      	bne.n	4012f6 <__ieee754_pow+0xde>
  4012ce:	f1ba 0f00 	cmp.w	sl, #0
  4012d2:	f2c0 83bc 	blt.w	401a4e <__ieee754_pow+0x836>
  4012d6:	2d00      	cmp	r5, #0
  4012d8:	dae0      	bge.n	40129c <__ieee754_pow+0x84>
  4012da:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
  4012de:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
  4012e2:	ea56 0304 	orrs.w	r3, r6, r4
  4012e6:	f000 848f 	beq.w	401c08 <__ieee754_pow+0x9f0>
  4012ea:	2c01      	cmp	r4, #1
  4012ec:	d1d6      	bne.n	40129c <__ieee754_pow+0x84>
  4012ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  4012f2:	4619      	mov	r1, r3
  4012f4:	e7d2      	b.n	40129c <__ieee754_pow+0x84>
  4012f6:	0fed      	lsrs	r5, r5, #31
  4012f8:	3d01      	subs	r5, #1
  4012fa:	ea54 0305 	orrs.w	r3, r4, r5
  4012fe:	d04e      	beq.n	40139e <__ieee754_pow+0x186>
  401300:	4b35      	ldr	r3, [pc, #212]	; (4013d8 <__ieee754_pow+0x1c0>)
  401302:	429f      	cmp	r7, r3
  401304:	dd6e      	ble.n	4013e4 <__ieee754_pow+0x1cc>
  401306:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
  40130a:	429f      	cmp	r7, r3
  40130c:	f340 83e8 	ble.w	401ae0 <__ieee754_pow+0x8c8>
  401310:	4b32      	ldr	r3, [pc, #200]	; (4013dc <__ieee754_pow+0x1c4>)
  401312:	429e      	cmp	r6, r3
  401314:	dd4e      	ble.n	4013b4 <__ieee754_pow+0x19c>
  401316:	f1ba 0f00 	cmp.w	sl, #0
  40131a:	dd4e      	ble.n	4013ba <__ieee754_pow+0x1a2>
  40131c:	a328      	add	r3, pc, #160	; (adr r3, 4013c0 <__ieee754_pow+0x1a8>)
  40131e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401322:	4610      	mov	r0, r2
  401324:	4619      	mov	r1, r3
  401326:	f001 f8a9 	bl	40247c <__aeabi_dmul>
  40132a:	e7b7      	b.n	40129c <__ieee754_pow+0x84>
  40132c:	f1ba 0f00 	cmp.w	sl, #0
  401330:	f2c0 843c 	blt.w	401bac <__ieee754_pow+0x994>
  401334:	4640      	mov	r0, r8
  401336:	4649      	mov	r1, r9
  401338:	e7b0      	b.n	40129c <__ieee754_pow+0x84>
  40133a:	f1be 0f00 	cmp.w	lr, #0
  40133e:	d082      	beq.n	401246 <__ieee754_pow+0x2e>
  401340:	e7a3      	b.n	40128a <__ieee754_pow+0x72>
  401342:	4b27      	ldr	r3, [pc, #156]	; (4013e0 <__ieee754_pow+0x1c8>)
  401344:	429f      	cmp	r7, r3
  401346:	dc28      	bgt.n	40139a <__ieee754_pow+0x182>
  401348:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
  40134c:	429f      	cmp	r7, r3
  40134e:	dd80      	ble.n	401252 <__ieee754_pow+0x3a>
  401350:	153b      	asrs	r3, r7, #20
  401352:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
  401356:	2b14      	cmp	r3, #20
  401358:	f340 843e 	ble.w	401bd8 <__ieee754_pow+0x9c0>
  40135c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
  401360:	fa2e f203 	lsr.w	r2, lr, r3
  401364:	fa02 f303 	lsl.w	r3, r2, r3
  401368:	459e      	cmp	lr, r3
  40136a:	f47f af72 	bne.w	401252 <__ieee754_pow+0x3a>
  40136e:	f002 0201 	and.w	r2, r2, #1
  401372:	f1c2 0402 	rsb	r4, r2, #2
  401376:	e76d      	b.n	401254 <__ieee754_pow+0x3c>
  401378:	f106 4340 	add.w	r3, r6, #3221225472	; 0xc0000000
  40137c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  401380:	ea53 030b 	orrs.w	r3, r3, fp
  401384:	d088      	beq.n	401298 <__ieee754_pow+0x80>
  401386:	4b15      	ldr	r3, [pc, #84]	; (4013dc <__ieee754_pow+0x1c4>)
  401388:	429e      	cmp	r6, r3
  40138a:	f340 8332 	ble.w	4019f2 <__ieee754_pow+0x7da>
  40138e:	f1ba 0f00 	cmp.w	sl, #0
  401392:	db12      	blt.n	4013ba <__ieee754_pow+0x1a2>
  401394:	e9dd 0100 	ldrd	r0, r1, [sp]
  401398:	e780      	b.n	40129c <__ieee754_pow+0x84>
  40139a:	2402      	movs	r4, #2
  40139c:	e75a      	b.n	401254 <__ieee754_pow+0x3c>
  40139e:	4642      	mov	r2, r8
  4013a0:	464b      	mov	r3, r9
  4013a2:	4640      	mov	r0, r8
  4013a4:	4649      	mov	r1, r9
  4013a6:	f000 feb5 	bl	402114 <__aeabi_dsub>
  4013aa:	4602      	mov	r2, r0
  4013ac:	460b      	mov	r3, r1
  4013ae:	f001 f98f 	bl	4026d0 <__aeabi_ddiv>
  4013b2:	e773      	b.n	40129c <__ieee754_pow+0x84>
  4013b4:	f1ba 0f00 	cmp.w	sl, #0
  4013b8:	dbb0      	blt.n	40131c <__ieee754_pow+0x104>
  4013ba:	2000      	movs	r0, #0
  4013bc:	2100      	movs	r1, #0
  4013be:	e76d      	b.n	40129c <__ieee754_pow+0x84>
  4013c0:	8800759c 	.word	0x8800759c
  4013c4:	7e37e43c 	.word	0x7e37e43c
  4013c8:	7ff00000 	.word	0x7ff00000
  4013cc:	3ff00000 	.word	0x3ff00000
  4013d0:	3fe00000 	.word	0x3fe00000
  4013d4:	004032f4 	.word	0x004032f4
  4013d8:	41e00000 	.word	0x41e00000
  4013dc:	3fefffff 	.word	0x3fefffff
  4013e0:	433fffff 	.word	0x433fffff
  4013e4:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
  4013e8:	f04f 0200 	mov.w	r2, #0
  4013ec:	da05      	bge.n	4013fa <__ieee754_pow+0x1e2>
  4013ee:	4bd4      	ldr	r3, [pc, #848]	; (401740 <__ieee754_pow+0x528>)
  4013f0:	f001 f844 	bl	40247c <__aeabi_dmul>
  4013f4:	f06f 0234 	mvn.w	r2, #52	; 0x34
  4013f8:	460e      	mov	r6, r1
  4013fa:	1533      	asrs	r3, r6, #20
  4013fc:	4fd1      	ldr	r7, [pc, #836]	; (401744 <__ieee754_pow+0x52c>)
  4013fe:	f3c6 0613 	ubfx	r6, r6, #0, #20
  401402:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
  401406:	4413      	add	r3, r2
  401408:	f046 5a7f 	orr.w	sl, r6, #1069547520	; 0x3fc00000
  40140c:	42be      	cmp	r6, r7
  40140e:	461a      	mov	r2, r3
  401410:	930d      	str	r3, [sp, #52]	; 0x34
  401412:	f44a 1a40 	orr.w	sl, sl, #3145728	; 0x300000
  401416:	f340 8321 	ble.w	401a5c <__ieee754_pow+0x844>
  40141a:	4bcb      	ldr	r3, [pc, #812]	; (401748 <__ieee754_pow+0x530>)
  40141c:	429e      	cmp	r6, r3
  40141e:	f340 83fd 	ble.w	401c1c <__ieee754_pow+0xa04>
  401422:	4613      	mov	r3, r2
  401424:	3301      	adds	r3, #1
  401426:	930d      	str	r3, [sp, #52]	; 0x34
  401428:	4bc8      	ldr	r3, [pc, #800]	; (40174c <__ieee754_pow+0x534>)
  40142a:	2200      	movs	r2, #0
  40142c:	e9cd 2306 	strd	r2, r3, [sp, #24]
  401430:	2700      	movs	r7, #0
  401432:	2600      	movs	r6, #0
  401434:	e9cd 6708 	strd	r6, r7, [sp, #32]
  401438:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
  40143c:	f5aa 1a80 	sub.w	sl, sl, #1048576	; 0x100000
  401440:	2700      	movs	r7, #0
  401442:	4602      	mov	r2, r0
  401444:	4653      	mov	r3, sl
  401446:	4651      	mov	r1, sl
  401448:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  40144c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401450:	f000 fe60 	bl	402114 <__aeabi_dsub>
  401454:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401458:	4680      	mov	r8, r0
  40145a:	4689      	mov	r9, r1
  40145c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  401460:	f000 fe5a 	bl	402118 <__adddf3>
  401464:	4602      	mov	r2, r0
  401466:	460b      	mov	r3, r1
  401468:	2000      	movs	r0, #0
  40146a:	49b8      	ldr	r1, [pc, #736]	; (40174c <__ieee754_pow+0x534>)
  40146c:	f001 f930 	bl	4026d0 <__aeabi_ddiv>
  401470:	460a      	mov	r2, r1
  401472:	4601      	mov	r1, r0
  401474:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  401478:	4613      	mov	r3, r2
  40147a:	4649      	mov	r1, r9
  40147c:	4602      	mov	r2, r0
  40147e:	4640      	mov	r0, r8
  401480:	f000 fffc 	bl	40247c <__aeabi_dmul>
  401484:	ea4f 036a 	mov.w	r3, sl, asr #1
  401488:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40148c:	468c      	mov	ip, r1
  40148e:	4683      	mov	fp, r0
  401490:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
  401494:	e9cd bc04 	strd	fp, ip, [sp, #16]
  401498:	46da      	mov	sl, fp
  40149a:	468b      	mov	fp, r1
  40149c:	19d9      	adds	r1, r3, r7
  40149e:	2300      	movs	r3, #0
  4014a0:	e9cd ab02 	strd	sl, fp, [sp, #8]
  4014a4:	9302      	str	r3, [sp, #8]
  4014a6:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  4014aa:	2000      	movs	r0, #0
  4014ac:	4606      	mov	r6, r0
  4014ae:	460f      	mov	r7, r1
  4014b0:	4602      	mov	r2, r0
  4014b2:	460b      	mov	r3, r1
  4014b4:	4650      	mov	r0, sl
  4014b6:	4659      	mov	r1, fp
  4014b8:	f000 ffe0 	bl	40247c <__aeabi_dmul>
  4014bc:	4602      	mov	r2, r0
  4014be:	460b      	mov	r3, r1
  4014c0:	4640      	mov	r0, r8
  4014c2:	4649      	mov	r1, r9
  4014c4:	f000 fe26 	bl	402114 <__aeabi_dsub>
  4014c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  4014cc:	4680      	mov	r8, r0
  4014ce:	4689      	mov	r9, r1
  4014d0:	4630      	mov	r0, r6
  4014d2:	4639      	mov	r1, r7
  4014d4:	f000 fe1e 	bl	402114 <__aeabi_dsub>
  4014d8:	4602      	mov	r2, r0
  4014da:	460b      	mov	r3, r1
  4014dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4014e0:	f000 fe18 	bl	402114 <__aeabi_dsub>
  4014e4:	4652      	mov	r2, sl
  4014e6:	465b      	mov	r3, fp
  4014e8:	f000 ffc8 	bl	40247c <__aeabi_dmul>
  4014ec:	4602      	mov	r2, r0
  4014ee:	460b      	mov	r3, r1
  4014f0:	4640      	mov	r0, r8
  4014f2:	4649      	mov	r1, r9
  4014f4:	f000 fe0e 	bl	402114 <__aeabi_dsub>
  4014f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4014fc:	f000 ffbe 	bl	40247c <__aeabi_dmul>
  401500:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  401504:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401508:	4632      	mov	r2, r6
  40150a:	463b      	mov	r3, r7
  40150c:	4630      	mov	r0, r6
  40150e:	4639      	mov	r1, r7
  401510:	f000 ffb4 	bl	40247c <__aeabi_dmul>
  401514:	a378      	add	r3, pc, #480	; (adr r3, 4016f8 <__ieee754_pow+0x4e0>)
  401516:	e9d3 2300 	ldrd	r2, r3, [r3]
  40151a:	4606      	mov	r6, r0
  40151c:	460f      	mov	r7, r1
  40151e:	f000 ffad 	bl	40247c <__aeabi_dmul>
  401522:	a377      	add	r3, pc, #476	; (adr r3, 401700 <__ieee754_pow+0x4e8>)
  401524:	e9d3 2300 	ldrd	r2, r3, [r3]
  401528:	f000 fdf6 	bl	402118 <__adddf3>
  40152c:	4632      	mov	r2, r6
  40152e:	463b      	mov	r3, r7
  401530:	f000 ffa4 	bl	40247c <__aeabi_dmul>
  401534:	a374      	add	r3, pc, #464	; (adr r3, 401708 <__ieee754_pow+0x4f0>)
  401536:	e9d3 2300 	ldrd	r2, r3, [r3]
  40153a:	f000 fded 	bl	402118 <__adddf3>
  40153e:	4632      	mov	r2, r6
  401540:	463b      	mov	r3, r7
  401542:	f000 ff9b 	bl	40247c <__aeabi_dmul>
  401546:	a372      	add	r3, pc, #456	; (adr r3, 401710 <__ieee754_pow+0x4f8>)
  401548:	e9d3 2300 	ldrd	r2, r3, [r3]
  40154c:	f000 fde4 	bl	402118 <__adddf3>
  401550:	4632      	mov	r2, r6
  401552:	463b      	mov	r3, r7
  401554:	f000 ff92 	bl	40247c <__aeabi_dmul>
  401558:	a36f      	add	r3, pc, #444	; (adr r3, 401718 <__ieee754_pow+0x500>)
  40155a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40155e:	f000 fddb 	bl	402118 <__adddf3>
  401562:	4632      	mov	r2, r6
  401564:	463b      	mov	r3, r7
  401566:	f000 ff89 	bl	40247c <__aeabi_dmul>
  40156a:	a36d      	add	r3, pc, #436	; (adr r3, 401720 <__ieee754_pow+0x508>)
  40156c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401570:	f000 fdd2 	bl	402118 <__adddf3>
  401574:	4632      	mov	r2, r6
  401576:	4680      	mov	r8, r0
  401578:	4689      	mov	r9, r1
  40157a:	463b      	mov	r3, r7
  40157c:	4630      	mov	r0, r6
  40157e:	4639      	mov	r1, r7
  401580:	f000 ff7c 	bl	40247c <__aeabi_dmul>
  401584:	4602      	mov	r2, r0
  401586:	460b      	mov	r3, r1
  401588:	4640      	mov	r0, r8
  40158a:	4649      	mov	r1, r9
  40158c:	f000 ff76 	bl	40247c <__aeabi_dmul>
  401590:	4652      	mov	r2, sl
  401592:	4606      	mov	r6, r0
  401594:	460f      	mov	r7, r1
  401596:	465b      	mov	r3, fp
  401598:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40159c:	f000 fdbc 	bl	402118 <__adddf3>
  4015a0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  4015a4:	f000 ff6a 	bl	40247c <__aeabi_dmul>
  4015a8:	4632      	mov	r2, r6
  4015aa:	463b      	mov	r3, r7
  4015ac:	f000 fdb4 	bl	402118 <__adddf3>
  4015b0:	4652      	mov	r2, sl
  4015b2:	4680      	mov	r8, r0
  4015b4:	4689      	mov	r9, r1
  4015b6:	465b      	mov	r3, fp
  4015b8:	4650      	mov	r0, sl
  4015ba:	4659      	mov	r1, fp
  4015bc:	f000 ff5e 	bl	40247c <__aeabi_dmul>
  4015c0:	2200      	movs	r2, #0
  4015c2:	4b63      	ldr	r3, [pc, #396]	; (401750 <__ieee754_pow+0x538>)
  4015c4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  4015c8:	f000 fda6 	bl	402118 <__adddf3>
  4015cc:	4642      	mov	r2, r8
  4015ce:	464b      	mov	r3, r9
  4015d0:	f000 fda2 	bl	402118 <__adddf3>
  4015d4:	9802      	ldr	r0, [sp, #8]
  4015d6:	460f      	mov	r7, r1
  4015d8:	4606      	mov	r6, r0
  4015da:	4632      	mov	r2, r6
  4015dc:	463b      	mov	r3, r7
  4015de:	4650      	mov	r0, sl
  4015e0:	4659      	mov	r1, fp
  4015e2:	f000 ff4b 	bl	40247c <__aeabi_dmul>
  4015e6:	2200      	movs	r2, #0
  4015e8:	4682      	mov	sl, r0
  4015ea:	468b      	mov	fp, r1
  4015ec:	4b58      	ldr	r3, [pc, #352]	; (401750 <__ieee754_pow+0x538>)
  4015ee:	4630      	mov	r0, r6
  4015f0:	4639      	mov	r1, r7
  4015f2:	f000 fd8f 	bl	402114 <__aeabi_dsub>
  4015f6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  4015fa:	f000 fd8b 	bl	402114 <__aeabi_dsub>
  4015fe:	4602      	mov	r2, r0
  401600:	460b      	mov	r3, r1
  401602:	4640      	mov	r0, r8
  401604:	4649      	mov	r1, r9
  401606:	f000 fd85 	bl	402114 <__aeabi_dsub>
  40160a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40160e:	f000 ff35 	bl	40247c <__aeabi_dmul>
  401612:	4632      	mov	r2, r6
  401614:	4680      	mov	r8, r0
  401616:	4689      	mov	r9, r1
  401618:	463b      	mov	r3, r7
  40161a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40161e:	f000 ff2d 	bl	40247c <__aeabi_dmul>
  401622:	4602      	mov	r2, r0
  401624:	460b      	mov	r3, r1
  401626:	4640      	mov	r0, r8
  401628:	4649      	mov	r1, r9
  40162a:	f000 fd75 	bl	402118 <__adddf3>
  40162e:	4680      	mov	r8, r0
  401630:	4689      	mov	r9, r1
  401632:	4602      	mov	r2, r0
  401634:	460b      	mov	r3, r1
  401636:	4650      	mov	r0, sl
  401638:	4659      	mov	r1, fp
  40163a:	e9cd ab04 	strd	sl, fp, [sp, #16]
  40163e:	f000 fd6b 	bl	402118 <__adddf3>
  401642:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  401646:	a338      	add	r3, pc, #224	; (adr r3, 401728 <__ieee754_pow+0x510>)
  401648:	e9d3 2300 	ldrd	r2, r3, [r3]
  40164c:	4650      	mov	r0, sl
  40164e:	460f      	mov	r7, r1
  401650:	f000 ff14 	bl	40247c <__aeabi_dmul>
  401654:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401658:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40165c:	4639      	mov	r1, r7
  40165e:	4650      	mov	r0, sl
  401660:	f000 fd58 	bl	402114 <__aeabi_dsub>
  401664:	4602      	mov	r2, r0
  401666:	460b      	mov	r3, r1
  401668:	4640      	mov	r0, r8
  40166a:	4649      	mov	r1, r9
  40166c:	f000 fd52 	bl	402114 <__aeabi_dsub>
  401670:	a32f      	add	r3, pc, #188	; (adr r3, 401730 <__ieee754_pow+0x518>)
  401672:	e9d3 2300 	ldrd	r2, r3, [r3]
  401676:	f000 ff01 	bl	40247c <__aeabi_dmul>
  40167a:	a32f      	add	r3, pc, #188	; (adr r3, 401738 <__ieee754_pow+0x520>)
  40167c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401680:	4680      	mov	r8, r0
  401682:	4689      	mov	r9, r1
  401684:	4650      	mov	r0, sl
  401686:	4639      	mov	r1, r7
  401688:	f000 fef8 	bl	40247c <__aeabi_dmul>
  40168c:	4602      	mov	r2, r0
  40168e:	460b      	mov	r3, r1
  401690:	4640      	mov	r0, r8
  401692:	4649      	mov	r1, r9
  401694:	f000 fd40 	bl	402118 <__adddf3>
  401698:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  40169c:	f000 fd3c 	bl	402118 <__adddf3>
  4016a0:	4680      	mov	r8, r0
  4016a2:	980d      	ldr	r0, [sp, #52]	; 0x34
  4016a4:	4689      	mov	r9, r1
  4016a6:	f000 fe83 	bl	4023b0 <__aeabi_i2d>
  4016aa:	4642      	mov	r2, r8
  4016ac:	4606      	mov	r6, r0
  4016ae:	460f      	mov	r7, r1
  4016b0:	464b      	mov	r3, r9
  4016b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4016b6:	f000 fd2f 	bl	402118 <__adddf3>
  4016ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  4016be:	f000 fd2b 	bl	402118 <__adddf3>
  4016c2:	4632      	mov	r2, r6
  4016c4:	463b      	mov	r3, r7
  4016c6:	f000 fd27 	bl	402118 <__adddf3>
  4016ca:	4632      	mov	r2, r6
  4016cc:	463b      	mov	r3, r7
  4016ce:	4650      	mov	r0, sl
  4016d0:	468b      	mov	fp, r1
  4016d2:	f000 fd1f 	bl	402114 <__aeabi_dsub>
  4016d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  4016da:	f000 fd1b 	bl	402114 <__aeabi_dsub>
  4016de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4016e2:	f000 fd17 	bl	402114 <__aeabi_dsub>
  4016e6:	4602      	mov	r2, r0
  4016e8:	460b      	mov	r3, r1
  4016ea:	4640      	mov	r0, r8
  4016ec:	4649      	mov	r1, r9
  4016ee:	f000 fd11 	bl	402114 <__aeabi_dsub>
  4016f2:	4680      	mov	r8, r0
  4016f4:	e02e      	b.n	401754 <__ieee754_pow+0x53c>
  4016f6:	bf00      	nop
  4016f8:	4a454eef 	.word	0x4a454eef
  4016fc:	3fca7e28 	.word	0x3fca7e28
  401700:	93c9db65 	.word	0x93c9db65
  401704:	3fcd864a 	.word	0x3fcd864a
  401708:	a91d4101 	.word	0xa91d4101
  40170c:	3fd17460 	.word	0x3fd17460
  401710:	518f264d 	.word	0x518f264d
  401714:	3fd55555 	.word	0x3fd55555
  401718:	db6fabff 	.word	0xdb6fabff
  40171c:	3fdb6db6 	.word	0x3fdb6db6
  401720:	33333303 	.word	0x33333303
  401724:	3fe33333 	.word	0x3fe33333
  401728:	e0000000 	.word	0xe0000000
  40172c:	3feec709 	.word	0x3feec709
  401730:	dc3a03fd 	.word	0xdc3a03fd
  401734:	3feec709 	.word	0x3feec709
  401738:	145b01f5 	.word	0x145b01f5
  40173c:	be3e2fe0 	.word	0xbe3e2fe0
  401740:	43400000 	.word	0x43400000
  401744:	0003988e 	.word	0x0003988e
  401748:	000bb679 	.word	0x000bb679
  40174c:	3ff00000 	.word	0x3ff00000
  401750:	40080000 	.word	0x40080000
  401754:	4689      	mov	r9, r1
  401756:	3c01      	subs	r4, #1
  401758:	ea54 0305 	orrs.w	r3, r4, r5
  40175c:	e9dd 0100 	ldrd	r0, r1, [sp]
  401760:	bf14      	ite	ne
  401762:	4cd9      	ldrne	r4, [pc, #868]	; (401ac8 <__ieee754_pow+0x8b0>)
  401764:	4cd9      	ldreq	r4, [pc, #868]	; (401acc <__ieee754_pow+0x8b4>)
  401766:	2300      	movs	r3, #0
  401768:	e9cd 3404 	strd	r3, r4, [sp, #16]
  40176c:	4603      	mov	r3, r0
  40176e:	460c      	mov	r4, r1
  401770:	e9cd 3402 	strd	r3, r4, [sp, #8]
  401774:	2300      	movs	r3, #0
  401776:	9302      	str	r3, [sp, #8]
  401778:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  40177c:	4622      	mov	r2, r4
  40177e:	462b      	mov	r3, r5
  401780:	f000 fcc8 	bl	402114 <__aeabi_dsub>
  401784:	4652      	mov	r2, sl
  401786:	465b      	mov	r3, fp
  401788:	f000 fe78 	bl	40247c <__aeabi_dmul>
  40178c:	e9dd 2300 	ldrd	r2, r3, [sp]
  401790:	4606      	mov	r6, r0
  401792:	460f      	mov	r7, r1
  401794:	4640      	mov	r0, r8
  401796:	4649      	mov	r1, r9
  401798:	f000 fe70 	bl	40247c <__aeabi_dmul>
  40179c:	4602      	mov	r2, r0
  40179e:	460b      	mov	r3, r1
  4017a0:	4630      	mov	r0, r6
  4017a2:	4639      	mov	r1, r7
  4017a4:	f000 fcb8 	bl	402118 <__adddf3>
  4017a8:	4622      	mov	r2, r4
  4017aa:	4680      	mov	r8, r0
  4017ac:	4689      	mov	r9, r1
  4017ae:	462b      	mov	r3, r5
  4017b0:	4650      	mov	r0, sl
  4017b2:	4659      	mov	r1, fp
  4017b4:	e9cd 8900 	strd	r8, r9, [sp]
  4017b8:	f000 fe60 	bl	40247c <__aeabi_dmul>
  4017bc:	460b      	mov	r3, r1
  4017be:	4602      	mov	r2, r0
  4017c0:	4606      	mov	r6, r0
  4017c2:	460f      	mov	r7, r1
  4017c4:	4640      	mov	r0, r8
  4017c6:	4649      	mov	r1, r9
  4017c8:	f000 fca6 	bl	402118 <__adddf3>
  4017cc:	4bc0      	ldr	r3, [pc, #768]	; (401ad0 <__ieee754_pow+0x8b8>)
  4017ce:	4299      	cmp	r1, r3
  4017d0:	4604      	mov	r4, r0
  4017d2:	460d      	mov	r5, r1
  4017d4:	468a      	mov	sl, r1
  4017d6:	f340 8116 	ble.w	401a06 <__ieee754_pow+0x7ee>
  4017da:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
  4017de:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
  4017e2:	4303      	orrs	r3, r0
  4017e4:	f040 81ea 	bne.w	401bbc <__ieee754_pow+0x9a4>
  4017e8:	a3a3      	add	r3, pc, #652	; (adr r3, 401a78 <__ieee754_pow+0x860>)
  4017ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4017ee:	e9dd 0100 	ldrd	r0, r1, [sp]
  4017f2:	f000 fc91 	bl	402118 <__adddf3>
  4017f6:	4632      	mov	r2, r6
  4017f8:	4680      	mov	r8, r0
  4017fa:	4689      	mov	r9, r1
  4017fc:	463b      	mov	r3, r7
  4017fe:	4620      	mov	r0, r4
  401800:	4629      	mov	r1, r5
  401802:	f000 fc87 	bl	402114 <__aeabi_dsub>
  401806:	4602      	mov	r2, r0
  401808:	460b      	mov	r3, r1
  40180a:	4640      	mov	r0, r8
  40180c:	4649      	mov	r1, r9
  40180e:	f001 f8c5 	bl	40299c <__aeabi_dcmpgt>
  401812:	2800      	cmp	r0, #0
  401814:	f040 81d2 	bne.w	401bbc <__ieee754_pow+0x9a4>
  401818:	46a8      	mov	r8, r5
  40181a:	ea4f 5328 	mov.w	r3, r8, asr #20
  40181e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  401822:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
  401826:	fa42 f303 	asr.w	r3, r2, r3
  40182a:	4453      	add	r3, sl
  40182c:	f3c3 520a 	ubfx	r2, r3, #20, #11
  401830:	4da8      	ldr	r5, [pc, #672]	; (401ad4 <__ieee754_pow+0x8bc>)
  401832:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
  401836:	4115      	asrs	r5, r2
  401838:	f3c3 0413 	ubfx	r4, r3, #0, #20
  40183c:	ea23 0105 	bic.w	r1, r3, r5
  401840:	2000      	movs	r0, #0
  401842:	f1c2 0b14 	rsb	fp, r2, #20
  401846:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40184a:	f1ba 0f00 	cmp.w	sl, #0
  40184e:	4602      	mov	r2, r0
  401850:	460b      	mov	r3, r1
  401852:	fa44 fb0b 	asr.w	fp, r4, fp
  401856:	4630      	mov	r0, r6
  401858:	4639      	mov	r1, r7
  40185a:	bfb8      	it	lt
  40185c:	f1cb 0b00 	rsblt	fp, fp, #0
  401860:	f000 fc58 	bl	402114 <__aeabi_dsub>
  401864:	4602      	mov	r2, r0
  401866:	460b      	mov	r3, r1
  401868:	4606      	mov	r6, r0
  40186a:	460f      	mov	r7, r1
  40186c:	e9dd 0100 	ldrd	r0, r1, [sp]
  401870:	f000 fc52 	bl	402118 <__adddf3>
  401874:	ea4f 5a0b 	mov.w	sl, fp, lsl #20
  401878:	460d      	mov	r5, r1
  40187a:	2400      	movs	r4, #0
  40187c:	a380      	add	r3, pc, #512	; (adr r3, 401a80 <__ieee754_pow+0x868>)
  40187e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401882:	4620      	mov	r0, r4
  401884:	4629      	mov	r1, r5
  401886:	f000 fdf9 	bl	40247c <__aeabi_dmul>
  40188a:	4632      	mov	r2, r6
  40188c:	4680      	mov	r8, r0
  40188e:	4689      	mov	r9, r1
  401890:	463b      	mov	r3, r7
  401892:	4620      	mov	r0, r4
  401894:	4629      	mov	r1, r5
  401896:	f000 fc3d 	bl	402114 <__aeabi_dsub>
  40189a:	4602      	mov	r2, r0
  40189c:	460b      	mov	r3, r1
  40189e:	e9dd 0100 	ldrd	r0, r1, [sp]
  4018a2:	f000 fc37 	bl	402114 <__aeabi_dsub>
  4018a6:	a378      	add	r3, pc, #480	; (adr r3, 401a88 <__ieee754_pow+0x870>)
  4018a8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018ac:	f000 fde6 	bl	40247c <__aeabi_dmul>
  4018b0:	a377      	add	r3, pc, #476	; (adr r3, 401a90 <__ieee754_pow+0x878>)
  4018b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018b6:	4606      	mov	r6, r0
  4018b8:	460f      	mov	r7, r1
  4018ba:	4620      	mov	r0, r4
  4018bc:	4629      	mov	r1, r5
  4018be:	f000 fddd 	bl	40247c <__aeabi_dmul>
  4018c2:	4602      	mov	r2, r0
  4018c4:	460b      	mov	r3, r1
  4018c6:	4630      	mov	r0, r6
  4018c8:	4639      	mov	r1, r7
  4018ca:	f000 fc25 	bl	402118 <__adddf3>
  4018ce:	4606      	mov	r6, r0
  4018d0:	460f      	mov	r7, r1
  4018d2:	4602      	mov	r2, r0
  4018d4:	460b      	mov	r3, r1
  4018d6:	4640      	mov	r0, r8
  4018d8:	4649      	mov	r1, r9
  4018da:	f000 fc1d 	bl	402118 <__adddf3>
  4018de:	4642      	mov	r2, r8
  4018e0:	464b      	mov	r3, r9
  4018e2:	4604      	mov	r4, r0
  4018e4:	460d      	mov	r5, r1
  4018e6:	f000 fc15 	bl	402114 <__aeabi_dsub>
  4018ea:	4602      	mov	r2, r0
  4018ec:	460b      	mov	r3, r1
  4018ee:	4630      	mov	r0, r6
  4018f0:	4639      	mov	r1, r7
  4018f2:	f000 fc0f 	bl	402114 <__aeabi_dsub>
  4018f6:	4622      	mov	r2, r4
  4018f8:	4680      	mov	r8, r0
  4018fa:	4689      	mov	r9, r1
  4018fc:	462b      	mov	r3, r5
  4018fe:	4620      	mov	r0, r4
  401900:	4629      	mov	r1, r5
  401902:	f000 fdbb 	bl	40247c <__aeabi_dmul>
  401906:	a364      	add	r3, pc, #400	; (adr r3, 401a98 <__ieee754_pow+0x880>)
  401908:	e9d3 2300 	ldrd	r2, r3, [r3]
  40190c:	4606      	mov	r6, r0
  40190e:	460f      	mov	r7, r1
  401910:	f000 fdb4 	bl	40247c <__aeabi_dmul>
  401914:	a362      	add	r3, pc, #392	; (adr r3, 401aa0 <__ieee754_pow+0x888>)
  401916:	e9d3 2300 	ldrd	r2, r3, [r3]
  40191a:	f000 fbfb 	bl	402114 <__aeabi_dsub>
  40191e:	4632      	mov	r2, r6
  401920:	463b      	mov	r3, r7
  401922:	f000 fdab 	bl	40247c <__aeabi_dmul>
  401926:	a360      	add	r3, pc, #384	; (adr r3, 401aa8 <__ieee754_pow+0x890>)
  401928:	e9d3 2300 	ldrd	r2, r3, [r3]
  40192c:	f000 fbf4 	bl	402118 <__adddf3>
  401930:	4632      	mov	r2, r6
  401932:	463b      	mov	r3, r7
  401934:	f000 fda2 	bl	40247c <__aeabi_dmul>
  401938:	a35d      	add	r3, pc, #372	; (adr r3, 401ab0 <__ieee754_pow+0x898>)
  40193a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40193e:	f000 fbe9 	bl	402114 <__aeabi_dsub>
  401942:	4632      	mov	r2, r6
  401944:	463b      	mov	r3, r7
  401946:	f000 fd99 	bl	40247c <__aeabi_dmul>
  40194a:	a35b      	add	r3, pc, #364	; (adr r3, 401ab8 <__ieee754_pow+0x8a0>)
  40194c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401950:	f000 fbe2 	bl	402118 <__adddf3>
  401954:	4632      	mov	r2, r6
  401956:	463b      	mov	r3, r7
  401958:	f000 fd90 	bl	40247c <__aeabi_dmul>
  40195c:	4602      	mov	r2, r0
  40195e:	460b      	mov	r3, r1
  401960:	4620      	mov	r0, r4
  401962:	4629      	mov	r1, r5
  401964:	f000 fbd6 	bl	402114 <__aeabi_dsub>
  401968:	4606      	mov	r6, r0
  40196a:	460f      	mov	r7, r1
  40196c:	4602      	mov	r2, r0
  40196e:	460b      	mov	r3, r1
  401970:	4620      	mov	r0, r4
  401972:	4629      	mov	r1, r5
  401974:	f000 fd82 	bl	40247c <__aeabi_dmul>
  401978:	2200      	movs	r2, #0
  40197a:	e9cd 0100 	strd	r0, r1, [sp]
  40197e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401982:	4630      	mov	r0, r6
  401984:	4639      	mov	r1, r7
  401986:	f000 fbc5 	bl	402114 <__aeabi_dsub>
  40198a:	4602      	mov	r2, r0
  40198c:	460b      	mov	r3, r1
  40198e:	e9dd 0100 	ldrd	r0, r1, [sp]
  401992:	f000 fe9d 	bl	4026d0 <__aeabi_ddiv>
  401996:	4642      	mov	r2, r8
  401998:	4606      	mov	r6, r0
  40199a:	460f      	mov	r7, r1
  40199c:	464b      	mov	r3, r9
  40199e:	4620      	mov	r0, r4
  4019a0:	4629      	mov	r1, r5
  4019a2:	f000 fd6b 	bl	40247c <__aeabi_dmul>
  4019a6:	4642      	mov	r2, r8
  4019a8:	464b      	mov	r3, r9
  4019aa:	f000 fbb5 	bl	402118 <__adddf3>
  4019ae:	4602      	mov	r2, r0
  4019b0:	460b      	mov	r3, r1
  4019b2:	4630      	mov	r0, r6
  4019b4:	4639      	mov	r1, r7
  4019b6:	f000 fbad 	bl	402114 <__aeabi_dsub>
  4019ba:	4622      	mov	r2, r4
  4019bc:	462b      	mov	r3, r5
  4019be:	f000 fba9 	bl	402114 <__aeabi_dsub>
  4019c2:	4602      	mov	r2, r0
  4019c4:	460b      	mov	r3, r1
  4019c6:	2000      	movs	r0, #0
  4019c8:	493f      	ldr	r1, [pc, #252]	; (401ac8 <__ieee754_pow+0x8b0>)
  4019ca:	f000 fba3 	bl	402114 <__aeabi_dsub>
  4019ce:	448a      	add	sl, r1
  4019d0:	f5ba 1f80 	cmp.w	sl, #1048576	; 0x100000
  4019d4:	f2c0 8133 	blt.w	401c3e <__ieee754_pow+0xa26>
  4019d8:	4651      	mov	r1, sl
  4019da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4019de:	f000 fd4d 	bl	40247c <__aeabi_dmul>
  4019e2:	e45b      	b.n	40129c <__ieee754_pow+0x84>
  4019e4:	4642      	mov	r2, r8
  4019e6:	4640      	mov	r0, r8
  4019e8:	464b      	mov	r3, r9
  4019ea:	4649      	mov	r1, r9
  4019ec:	f000 fd46 	bl	40247c <__aeabi_dmul>
  4019f0:	e454      	b.n	40129c <__ieee754_pow+0x84>
  4019f2:	f1ba 0f00 	cmp.w	sl, #0
  4019f6:	f6bf ace0 	bge.w	4013ba <__ieee754_pow+0x1a2>
  4019fa:	e9dd 3400 	ldrd	r3, r4, [sp]
  4019fe:	4618      	mov	r0, r3
  401a00:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
  401a04:	e44a      	b.n	40129c <__ieee754_pow+0x84>
  401a06:	4b34      	ldr	r3, [pc, #208]	; (401ad8 <__ieee754_pow+0x8c0>)
  401a08:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
  401a0c:	4598      	cmp	r8, r3
  401a0e:	f340 80f2 	ble.w	401bf6 <__ieee754_pow+0x9de>
  401a12:	4b32      	ldr	r3, [pc, #200]	; (401adc <__ieee754_pow+0x8c4>)
  401a14:	440b      	add	r3, r1
  401a16:	4303      	orrs	r3, r0
  401a18:	d10c      	bne.n	401a34 <__ieee754_pow+0x81c>
  401a1a:	4632      	mov	r2, r6
  401a1c:	463b      	mov	r3, r7
  401a1e:	f000 fb79 	bl	402114 <__aeabi_dsub>
  401a22:	4602      	mov	r2, r0
  401a24:	460b      	mov	r3, r1
  401a26:	e9dd 0100 	ldrd	r0, r1, [sp]
  401a2a:	f000 ffa3 	bl	402974 <__aeabi_dcmple>
  401a2e:	2800      	cmp	r0, #0
  401a30:	f43f aef3 	beq.w	40181a <__ieee754_pow+0x602>
  401a34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401a38:	a321      	add	r3, pc, #132	; (adr r3, 401ac0 <__ieee754_pow+0x8a8>)
  401a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a3e:	f000 fd1d 	bl	40247c <__aeabi_dmul>
  401a42:	a31f      	add	r3, pc, #124	; (adr r3, 401ac0 <__ieee754_pow+0x8a8>)
  401a44:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a48:	f000 fd18 	bl	40247c <__aeabi_dmul>
  401a4c:	e426      	b.n	40129c <__ieee754_pow+0x84>
  401a4e:	4602      	mov	r2, r0
  401a50:	460b      	mov	r3, r1
  401a52:	2000      	movs	r0, #0
  401a54:	491c      	ldr	r1, [pc, #112]	; (401ac8 <__ieee754_pow+0x8b0>)
  401a56:	f000 fe3b 	bl	4026d0 <__aeabi_ddiv>
  401a5a:	e43c      	b.n	4012d6 <__ieee754_pow+0xbe>
  401a5c:	2200      	movs	r2, #0
  401a5e:	2300      	movs	r3, #0
  401a60:	e9cd 2308 	strd	r2, r3, [sp, #32]
  401a64:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  401a68:	4b17      	ldr	r3, [pc, #92]	; (401ac8 <__ieee754_pow+0x8b0>)
  401a6a:	2200      	movs	r2, #0
  401a6c:	2700      	movs	r7, #0
  401a6e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  401a72:	e4e6      	b.n	401442 <__ieee754_pow+0x22a>
  401a74:	f3af 8000 	nop.w
  401a78:	652b82fe 	.word	0x652b82fe
  401a7c:	3c971547 	.word	0x3c971547
  401a80:	00000000 	.word	0x00000000
  401a84:	3fe62e43 	.word	0x3fe62e43
  401a88:	fefa39ef 	.word	0xfefa39ef
  401a8c:	3fe62e42 	.word	0x3fe62e42
  401a90:	0ca86c39 	.word	0x0ca86c39
  401a94:	be205c61 	.word	0xbe205c61
  401a98:	72bea4d0 	.word	0x72bea4d0
  401a9c:	3e663769 	.word	0x3e663769
  401aa0:	c5d26bf1 	.word	0xc5d26bf1
  401aa4:	3ebbbd41 	.word	0x3ebbbd41
  401aa8:	af25de2c 	.word	0xaf25de2c
  401aac:	3f11566a 	.word	0x3f11566a
  401ab0:	16bebd93 	.word	0x16bebd93
  401ab4:	3f66c16c 	.word	0x3f66c16c
  401ab8:	5555553e 	.word	0x5555553e
  401abc:	3fc55555 	.word	0x3fc55555
  401ac0:	c2f8f359 	.word	0xc2f8f359
  401ac4:	01a56e1f 	.word	0x01a56e1f
  401ac8:	3ff00000 	.word	0x3ff00000
  401acc:	bff00000 	.word	0xbff00000
  401ad0:	408fffff 	.word	0x408fffff
  401ad4:	000fffff 	.word	0x000fffff
  401ad8:	4090cbff 	.word	0x4090cbff
  401adc:	3f6f3400 	.word	0x3f6f3400
  401ae0:	4b6b      	ldr	r3, [pc, #428]	; (401c90 <__ieee754_pow+0xa78>)
  401ae2:	429e      	cmp	r6, r3
  401ae4:	f77f ac66 	ble.w	4013b4 <__ieee754_pow+0x19c>
  401ae8:	4b6a      	ldr	r3, [pc, #424]	; (401c94 <__ieee754_pow+0xa7c>)
  401aea:	429e      	cmp	r6, r3
  401aec:	f73f ac13 	bgt.w	401316 <__ieee754_pow+0xfe>
  401af0:	2200      	movs	r2, #0
  401af2:	4b68      	ldr	r3, [pc, #416]	; (401c94 <__ieee754_pow+0xa7c>)
  401af4:	f000 fb0e 	bl	402114 <__aeabi_dsub>
  401af8:	a357      	add	r3, pc, #348	; (adr r3, 401c58 <__ieee754_pow+0xa40>)
  401afa:	e9d3 2300 	ldrd	r2, r3, [r3]
  401afe:	4606      	mov	r6, r0
  401b00:	460f      	mov	r7, r1
  401b02:	f000 fcbb 	bl	40247c <__aeabi_dmul>
  401b06:	a356      	add	r3, pc, #344	; (adr r3, 401c60 <__ieee754_pow+0xa48>)
  401b08:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b0c:	4680      	mov	r8, r0
  401b0e:	4689      	mov	r9, r1
  401b10:	4630      	mov	r0, r6
  401b12:	4639      	mov	r1, r7
  401b14:	f000 fcb2 	bl	40247c <__aeabi_dmul>
  401b18:	2200      	movs	r2, #0
  401b1a:	4682      	mov	sl, r0
  401b1c:	468b      	mov	fp, r1
  401b1e:	4b5e      	ldr	r3, [pc, #376]	; (401c98 <__ieee754_pow+0xa80>)
  401b20:	4630      	mov	r0, r6
  401b22:	4639      	mov	r1, r7
  401b24:	f000 fcaa 	bl	40247c <__aeabi_dmul>
  401b28:	4602      	mov	r2, r0
  401b2a:	460b      	mov	r3, r1
  401b2c:	a14e      	add	r1, pc, #312	; (adr r1, 401c68 <__ieee754_pow+0xa50>)
  401b2e:	e9d1 0100 	ldrd	r0, r1, [r1]
  401b32:	f000 faef 	bl	402114 <__aeabi_dsub>
  401b36:	4632      	mov	r2, r6
  401b38:	463b      	mov	r3, r7
  401b3a:	f000 fc9f 	bl	40247c <__aeabi_dmul>
  401b3e:	4602      	mov	r2, r0
  401b40:	460b      	mov	r3, r1
  401b42:	2000      	movs	r0, #0
  401b44:	4955      	ldr	r1, [pc, #340]	; (401c9c <__ieee754_pow+0xa84>)
  401b46:	f000 fae5 	bl	402114 <__aeabi_dsub>
  401b4a:	4632      	mov	r2, r6
  401b4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401b50:	463b      	mov	r3, r7
  401b52:	4630      	mov	r0, r6
  401b54:	4639      	mov	r1, r7
  401b56:	f000 fc91 	bl	40247c <__aeabi_dmul>
  401b5a:	4602      	mov	r2, r0
  401b5c:	460b      	mov	r3, r1
  401b5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401b62:	f000 fc8b 	bl	40247c <__aeabi_dmul>
  401b66:	a342      	add	r3, pc, #264	; (adr r3, 401c70 <__ieee754_pow+0xa58>)
  401b68:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b6c:	f000 fc86 	bl	40247c <__aeabi_dmul>
  401b70:	4602      	mov	r2, r0
  401b72:	460b      	mov	r3, r1
  401b74:	4650      	mov	r0, sl
  401b76:	4659      	mov	r1, fp
  401b78:	f000 facc 	bl	402114 <__aeabi_dsub>
  401b7c:	4602      	mov	r2, r0
  401b7e:	460b      	mov	r3, r1
  401b80:	4606      	mov	r6, r0
  401b82:	460f      	mov	r7, r1
  401b84:	4640      	mov	r0, r8
  401b86:	4649      	mov	r1, r9
  401b88:	f000 fac6 	bl	402118 <__adddf3>
  401b8c:	4642      	mov	r2, r8
  401b8e:	464b      	mov	r3, r9
  401b90:	2000      	movs	r0, #0
  401b92:	4682      	mov	sl, r0
  401b94:	468b      	mov	fp, r1
  401b96:	f000 fabd 	bl	402114 <__aeabi_dsub>
  401b9a:	4602      	mov	r2, r0
  401b9c:	460b      	mov	r3, r1
  401b9e:	4630      	mov	r0, r6
  401ba0:	4639      	mov	r1, r7
  401ba2:	f000 fab7 	bl	402114 <__aeabi_dsub>
  401ba6:	4680      	mov	r8, r0
  401ba8:	4689      	mov	r9, r1
  401baa:	e5d4      	b.n	401756 <__ieee754_pow+0x53e>
  401bac:	4642      	mov	r2, r8
  401bae:	464b      	mov	r3, r9
  401bb0:	2000      	movs	r0, #0
  401bb2:	4938      	ldr	r1, [pc, #224]	; (401c94 <__ieee754_pow+0xa7c>)
  401bb4:	f000 fd8c 	bl	4026d0 <__aeabi_ddiv>
  401bb8:	f7ff bb70 	b.w	40129c <__ieee754_pow+0x84>
  401bbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401bc0:	a32d      	add	r3, pc, #180	; (adr r3, 401c78 <__ieee754_pow+0xa60>)
  401bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
  401bc6:	f000 fc59 	bl	40247c <__aeabi_dmul>
  401bca:	a32b      	add	r3, pc, #172	; (adr r3, 401c78 <__ieee754_pow+0xa60>)
  401bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
  401bd0:	f000 fc54 	bl	40247c <__aeabi_dmul>
  401bd4:	f7ff bb62 	b.w	40129c <__ieee754_pow+0x84>
  401bd8:	f1be 0f00 	cmp.w	lr, #0
  401bdc:	f47f ab69 	bne.w	4012b2 <__ieee754_pow+0x9a>
  401be0:	f1c3 0314 	rsb	r3, r3, #20
  401be4:	fa47 f203 	asr.w	r2, r7, r3
  401be8:	fa02 f303 	lsl.w	r3, r2, r3
  401bec:	429f      	cmp	r7, r3
  401bee:	d02a      	beq.n	401c46 <__ieee754_pow+0xa2e>
  401bf0:	4674      	mov	r4, lr
  401bf2:	f7ff bb36 	b.w	401262 <__ieee754_pow+0x4a>
  401bf6:	4b29      	ldr	r3, [pc, #164]	; (401c9c <__ieee754_pow+0xa84>)
  401bf8:	4598      	cmp	r8, r3
  401bfa:	f73f ae0e 	bgt.w	40181a <__ieee754_pow+0x602>
  401bfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401c02:	4692      	mov	sl, r2
  401c04:	4693      	mov	fp, r2
  401c06:	e638      	b.n	40187a <__ieee754_pow+0x662>
  401c08:	4602      	mov	r2, r0
  401c0a:	460b      	mov	r3, r1
  401c0c:	f000 fa82 	bl	402114 <__aeabi_dsub>
  401c10:	4602      	mov	r2, r0
  401c12:	460b      	mov	r3, r1
  401c14:	f000 fd5c 	bl	4026d0 <__aeabi_ddiv>
  401c18:	f7ff bb40 	b.w	40129c <__ieee754_pow+0x84>
  401c1c:	a318      	add	r3, pc, #96	; (adr r3, 401c80 <__ieee754_pow+0xa68>)
  401c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c22:	e9cd 2308 	strd	r2, r3, [sp, #32]
  401c26:	a318      	add	r3, pc, #96	; (adr r3, 401c88 <__ieee754_pow+0xa70>)
  401c28:	e9d3 2300 	ldrd	r2, r3, [r3]
  401c2c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  401c30:	4b1b      	ldr	r3, [pc, #108]	; (401ca0 <__ieee754_pow+0xa88>)
  401c32:	2200      	movs	r2, #0
  401c34:	f44f 2780 	mov.w	r7, #262144	; 0x40000
  401c38:	e9cd 2306 	strd	r2, r3, [sp, #24]
  401c3c:	e401      	b.n	401442 <__ieee754_pow+0x22a>
  401c3e:	465a      	mov	r2, fp
  401c40:	f000 f9de 	bl	402000 <scalbn>
  401c44:	e6c9      	b.n	4019da <__ieee754_pow+0x7c2>
  401c46:	f002 0201 	and.w	r2, r2, #1
  401c4a:	f1c2 0402 	rsb	r4, r2, #2
  401c4e:	f7ff bb08 	b.w	401262 <__ieee754_pow+0x4a>
  401c52:	bf00      	nop
  401c54:	f3af 8000 	nop.w
  401c58:	60000000 	.word	0x60000000
  401c5c:	3ff71547 	.word	0x3ff71547
  401c60:	f85ddf44 	.word	0xf85ddf44
  401c64:	3e54ae0b 	.word	0x3e54ae0b
  401c68:	55555555 	.word	0x55555555
  401c6c:	3fd55555 	.word	0x3fd55555
  401c70:	652b82fe 	.word	0x652b82fe
  401c74:	3ff71547 	.word	0x3ff71547
  401c78:	8800759c 	.word	0x8800759c
  401c7c:	7e37e43c 	.word	0x7e37e43c
  401c80:	40000000 	.word	0x40000000
  401c84:	3fe2b803 	.word	0x3fe2b803
  401c88:	43cfd006 	.word	0x43cfd006
  401c8c:	3e4cfdeb 	.word	0x3e4cfdeb
  401c90:	3feffffe 	.word	0x3feffffe
  401c94:	3ff00000 	.word	0x3ff00000
  401c98:	3fd00000 	.word	0x3fd00000
  401c9c:	3fe00000 	.word	0x3fe00000
  401ca0:	3ff80000 	.word	0x3ff80000

00401ca4 <__ieee754_sqrt>:
  401ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401ca8:	4f5b      	ldr	r7, [pc, #364]	; (401e18 <__ieee754_sqrt+0x174>)
  401caa:	438f      	bics	r7, r1
  401cac:	4605      	mov	r5, r0
  401cae:	460c      	mov	r4, r1
  401cb0:	f000 8092 	beq.w	401dd8 <__ieee754_sqrt+0x134>
  401cb4:	2900      	cmp	r1, #0
  401cb6:	460b      	mov	r3, r1
  401cb8:	4602      	mov	r2, r0
  401cba:	dd6f      	ble.n	401d9c <__ieee754_sqrt+0xf8>
  401cbc:	150f      	asrs	r7, r1, #20
  401cbe:	d07b      	beq.n	401db8 <__ieee754_sqrt+0x114>
  401cc0:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  401cc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
  401cc8:	07f8      	lsls	r0, r7, #31
  401cca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401cce:	d45c      	bmi.n	401d8a <__ieee754_sqrt+0xe6>
  401cd0:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  401cd4:	2600      	movs	r6, #0
  401cd6:	440b      	add	r3, r1
  401cd8:	107f      	asrs	r7, r7, #1
  401cda:	0052      	lsls	r2, r2, #1
  401cdc:	46b6      	mov	lr, r6
  401cde:	2016      	movs	r0, #22
  401ce0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  401ce4:	eb0e 0401 	add.w	r4, lr, r1
  401ce8:	429c      	cmp	r4, r3
  401cea:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  401cee:	ea4f 0242 	mov.w	r2, r2, lsl #1
  401cf2:	dc03      	bgt.n	401cfc <__ieee754_sqrt+0x58>
  401cf4:	1b1b      	subs	r3, r3, r4
  401cf6:	eb04 0e01 	add.w	lr, r4, r1
  401cfa:	440e      	add	r6, r1
  401cfc:	3801      	subs	r0, #1
  401cfe:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  401d02:	ea4f 0151 	mov.w	r1, r1, lsr #1
  401d06:	d1ed      	bne.n	401ce4 <__ieee754_sqrt+0x40>
  401d08:	4684      	mov	ip, r0
  401d0a:	2420      	movs	r4, #32
  401d0c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401d10:	e009      	b.n	401d26 <__ieee754_sqrt+0x82>
  401d12:	d020      	beq.n	401d56 <__ieee754_sqrt+0xb2>
  401d14:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  401d18:	3c01      	subs	r4, #1
  401d1a:	ea4f 0151 	mov.w	r1, r1, lsr #1
  401d1e:	442b      	add	r3, r5
  401d20:	ea4f 0242 	mov.w	r2, r2, lsl #1
  401d24:	d020      	beq.n	401d68 <__ieee754_sqrt+0xc4>
  401d26:	4573      	cmp	r3, lr
  401d28:	eb01 050c 	add.w	r5, r1, ip
  401d2c:	ddf1      	ble.n	401d12 <__ieee754_sqrt+0x6e>
  401d2e:	2d00      	cmp	r5, #0
  401d30:	eb05 0c01 	add.w	ip, r5, r1
  401d34:	db09      	blt.n	401d4a <__ieee754_sqrt+0xa6>
  401d36:	46f0      	mov	r8, lr
  401d38:	4295      	cmp	r5, r2
  401d3a:	eba3 030e 	sub.w	r3, r3, lr
  401d3e:	d900      	bls.n	401d42 <__ieee754_sqrt+0x9e>
  401d40:	3b01      	subs	r3, #1
  401d42:	1b52      	subs	r2, r2, r5
  401d44:	4408      	add	r0, r1
  401d46:	46c6      	mov	lr, r8
  401d48:	e7e4      	b.n	401d14 <__ieee754_sqrt+0x70>
  401d4a:	f1bc 0f00 	cmp.w	ip, #0
  401d4e:	dbf2      	blt.n	401d36 <__ieee754_sqrt+0x92>
  401d50:	f10e 0801 	add.w	r8, lr, #1
  401d54:	e7f0      	b.n	401d38 <__ieee754_sqrt+0x94>
  401d56:	4295      	cmp	r5, r2
  401d58:	d8dc      	bhi.n	401d14 <__ieee754_sqrt+0x70>
  401d5a:	2d00      	cmp	r5, #0
  401d5c:	eb05 0c01 	add.w	ip, r5, r1
  401d60:	db44      	blt.n	401dec <__ieee754_sqrt+0x148>
  401d62:	4698      	mov	r8, r3
  401d64:	2300      	movs	r3, #0
  401d66:	e7ec      	b.n	401d42 <__ieee754_sqrt+0x9e>
  401d68:	4313      	orrs	r3, r2
  401d6a:	d113      	bne.n	401d94 <__ieee754_sqrt+0xf0>
  401d6c:	0840      	lsrs	r0, r0, #1
  401d6e:	1073      	asrs	r3, r6, #1
  401d70:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  401d74:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401d78:	07f2      	lsls	r2, r6, #31
  401d7a:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  401d7e:	bf48      	it	mi
  401d80:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  401d84:	4649      	mov	r1, r9
  401d86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401d8a:	005b      	lsls	r3, r3, #1
  401d8c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  401d90:	0052      	lsls	r2, r2, #1
  401d92:	e79d      	b.n	401cd0 <__ieee754_sqrt+0x2c>
  401d94:	1c41      	adds	r1, r0, #1
  401d96:	d02d      	beq.n	401df4 <__ieee754_sqrt+0x150>
  401d98:	3001      	adds	r0, #1
  401d9a:	e7e7      	b.n	401d6c <__ieee754_sqrt+0xc8>
  401d9c:	4606      	mov	r6, r0
  401d9e:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  401da2:	433e      	orrs	r6, r7
  401da4:	d0ef      	beq.n	401d86 <__ieee754_sqrt+0xe2>
  401da6:	bb69      	cbnz	r1, 401e04 <__ieee754_sqrt+0x160>
  401da8:	460f      	mov	r7, r1
  401daa:	0ad3      	lsrs	r3, r2, #11
  401dac:	3f15      	subs	r7, #21
  401dae:	0552      	lsls	r2, r2, #21
  401db0:	2b00      	cmp	r3, #0
  401db2:	d0fa      	beq.n	401daa <__ieee754_sqrt+0x106>
  401db4:	02de      	lsls	r6, r3, #11
  401db6:	d420      	bmi.n	401dfa <__ieee754_sqrt+0x156>
  401db8:	2400      	movs	r4, #0
  401dba:	e000      	b.n	401dbe <__ieee754_sqrt+0x11a>
  401dbc:	4604      	mov	r4, r0
  401dbe:	005b      	lsls	r3, r3, #1
  401dc0:	02dd      	lsls	r5, r3, #11
  401dc2:	f104 0001 	add.w	r0, r4, #1
  401dc6:	d5f9      	bpl.n	401dbc <__ieee754_sqrt+0x118>
  401dc8:	f1c0 0120 	rsb	r1, r0, #32
  401dcc:	fa22 f101 	lsr.w	r1, r2, r1
  401dd0:	430b      	orrs	r3, r1
  401dd2:	1b3f      	subs	r7, r7, r4
  401dd4:	4082      	lsls	r2, r0
  401dd6:	e773      	b.n	401cc0 <__ieee754_sqrt+0x1c>
  401dd8:	4602      	mov	r2, r0
  401dda:	460b      	mov	r3, r1
  401ddc:	f000 fb4e 	bl	40247c <__aeabi_dmul>
  401de0:	462a      	mov	r2, r5
  401de2:	4623      	mov	r3, r4
  401de4:	f000 f998 	bl	402118 <__adddf3>
  401de8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401dec:	f1bc 0f00 	cmp.w	ip, #0
  401df0:	daae      	bge.n	401d50 <__ieee754_sqrt+0xac>
  401df2:	e7b6      	b.n	401d62 <__ieee754_sqrt+0xbe>
  401df4:	3601      	adds	r6, #1
  401df6:	4620      	mov	r0, r4
  401df8:	e7b9      	b.n	401d6e <__ieee754_sqrt+0xca>
  401dfa:	2000      	movs	r0, #0
  401dfc:	2120      	movs	r1, #32
  401dfe:	f04f 34ff 	mov.w	r4, #4294967295
  401e02:	e7e3      	b.n	401dcc <__ieee754_sqrt+0x128>
  401e04:	4602      	mov	r2, r0
  401e06:	460b      	mov	r3, r1
  401e08:	f000 f984 	bl	402114 <__aeabi_dsub>
  401e0c:	4602      	mov	r2, r0
  401e0e:	460b      	mov	r3, r1
  401e10:	f000 fc5e 	bl	4026d0 <__aeabi_ddiv>
  401e14:	e7b7      	b.n	401d86 <__ieee754_sqrt+0xe2>
  401e16:	bf00      	nop
  401e18:	7ff00000 	.word	0x7ff00000

00401e1c <__ieee754_sqrtf>:
  401e1c:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
  401e20:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  401e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401e26:	4604      	mov	r4, r0
  401e28:	d22e      	bcs.n	401e88 <__ieee754_sqrtf+0x6c>
  401e2a:	b362      	cbz	r2, 401e86 <__ieee754_sqrtf+0x6a>
  401e2c:	2800      	cmp	r0, #0
  401e2e:	4603      	mov	r3, r0
  401e30:	db3d      	blt.n	401eae <__ieee754_sqrtf+0x92>
  401e32:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  401e36:	ea4f 50e0 	mov.w	r0, r0, asr #23
  401e3a:	d32c      	bcc.n	401e96 <__ieee754_sqrtf+0x7a>
  401e3c:	387f      	subs	r0, #127	; 0x7f
  401e3e:	f3c3 0316 	ubfx	r3, r3, #0, #23
  401e42:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  401e46:	07c2      	lsls	r2, r0, #31
  401e48:	bf48      	it	mi
  401e4a:	005b      	lslmi	r3, r3, #1
  401e4c:	2600      	movs	r6, #0
  401e4e:	1047      	asrs	r7, r0, #1
  401e50:	005b      	lsls	r3, r3, #1
  401e52:	4631      	mov	r1, r6
  401e54:	2419      	movs	r4, #25
  401e56:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  401e5a:	188d      	adds	r5, r1, r2
  401e5c:	429d      	cmp	r5, r3
  401e5e:	dc02      	bgt.n	401e66 <__ieee754_sqrtf+0x4a>
  401e60:	1b5b      	subs	r3, r3, r5
  401e62:	18a9      	adds	r1, r5, r2
  401e64:	4416      	add	r6, r2
  401e66:	3c01      	subs	r4, #1
  401e68:	ea4f 0343 	mov.w	r3, r3, lsl #1
  401e6c:	ea4f 0252 	mov.w	r2, r2, lsr #1
  401e70:	d1f3      	bne.n	401e5a <__ieee754_sqrtf+0x3e>
  401e72:	b113      	cbz	r3, 401e7a <__ieee754_sqrtf+0x5e>
  401e74:	3601      	adds	r6, #1
  401e76:	f026 0601 	bic.w	r6, r6, #1
  401e7a:	1070      	asrs	r0, r6, #1
  401e7c:	f100 507c 	add.w	r0, r0, #1056964608	; 0x3f000000
  401e80:	eb00 50c7 	add.w	r0, r0, r7, lsl #23
  401e84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401e86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401e88:	4601      	mov	r1, r0
  401e8a:	f000 ff25 	bl	402cd8 <__aeabi_fmul>
  401e8e:	4621      	mov	r1, r4
  401e90:	f000 fe1a 	bl	402ac8 <__addsf3>
  401e94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401e96:	f414 0200 	ands.w	r2, r4, #8388608	; 0x800000
  401e9a:	d001      	beq.n	401ea0 <__ieee754_sqrtf+0x84>
  401e9c:	e00e      	b.n	401ebc <__ieee754_sqrtf+0xa0>
  401e9e:	460a      	mov	r2, r1
  401ea0:	005b      	lsls	r3, r3, #1
  401ea2:	021c      	lsls	r4, r3, #8
  401ea4:	f102 0101 	add.w	r1, r2, #1
  401ea8:	d5f9      	bpl.n	401e9e <__ieee754_sqrtf+0x82>
  401eaa:	1a80      	subs	r0, r0, r2
  401eac:	e7c6      	b.n	401e3c <__ieee754_sqrtf+0x20>
  401eae:	4601      	mov	r1, r0
  401eb0:	f000 fe08 	bl	402ac4 <__aeabi_fsub>
  401eb4:	4601      	mov	r1, r0
  401eb6:	f000 ffc3 	bl	402e40 <__aeabi_fdiv>
  401eba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401ebc:	f04f 32ff 	mov.w	r2, #4294967295
  401ec0:	e7f3      	b.n	401eaa <__ieee754_sqrtf+0x8e>
  401ec2:	bf00      	nop

00401ec4 <fabs>:
  401ec4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401ec8:	4770      	bx	lr
  401eca:	bf00      	nop

00401ecc <finite>:
  401ecc:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  401ed0:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
  401ed4:	0fc0      	lsrs	r0, r0, #31
  401ed6:	4770      	bx	lr

00401ed8 <matherr>:
  401ed8:	2000      	movs	r0, #0
  401eda:	4770      	bx	lr

00401edc <nan>:
  401edc:	2000      	movs	r0, #0
  401ede:	4901      	ldr	r1, [pc, #4]	; (401ee4 <nan+0x8>)
  401ee0:	4770      	bx	lr
  401ee2:	bf00      	nop
  401ee4:	7ff80000 	.word	0x7ff80000

00401ee8 <rint>:
  401ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
  401eea:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
  401eee:	f2ae 36ff 	subw	r6, lr, #1023	; 0x3ff
  401ef2:	2e13      	cmp	r6, #19
  401ef4:	b083      	sub	sp, #12
  401ef6:	4602      	mov	r2, r0
  401ef8:	460b      	mov	r3, r1
  401efa:	460c      	mov	r4, r1
  401efc:	ea4f 75d1 	mov.w	r5, r1, lsr #31
  401f00:	4607      	mov	r7, r0
  401f02:	dc2e      	bgt.n	401f62 <rint+0x7a>
  401f04:	2e00      	cmp	r6, #0
  401f06:	db49      	blt.n	401f9c <rint+0xb4>
  401f08:	493a      	ldr	r1, [pc, #232]	; (401ff4 <rint+0x10c>)
  401f0a:	4131      	asrs	r1, r6
  401f0c:	ea03 0001 	and.w	r0, r3, r1
  401f10:	4310      	orrs	r0, r2
  401f12:	d02b      	beq.n	401f6c <rint+0x84>
  401f14:	0849      	lsrs	r1, r1, #1
  401f16:	400b      	ands	r3, r1
  401f18:	ea53 0702 	orrs.w	r7, r3, r2
  401f1c:	d00c      	beq.n	401f38 <rint+0x50>
  401f1e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  401f22:	2e13      	cmp	r6, #19
  401f24:	ea24 0101 	bic.w	r1, r4, r1
  401f28:	fa43 f406 	asr.w	r4, r3, r6
  401f2c:	ea44 0401 	orr.w	r4, r4, r1
  401f30:	bf0c      	ite	eq
  401f32:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
  401f36:	2700      	movne	r7, #0
  401f38:	4b2f      	ldr	r3, [pc, #188]	; (401ff8 <rint+0x110>)
  401f3a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
  401f3e:	4621      	mov	r1, r4
  401f40:	e9d5 4500 	ldrd	r4, r5, [r5]
  401f44:	4638      	mov	r0, r7
  401f46:	4622      	mov	r2, r4
  401f48:	462b      	mov	r3, r5
  401f4a:	f000 f8e5 	bl	402118 <__adddf3>
  401f4e:	e9cd 0100 	strd	r0, r1, [sp]
  401f52:	4622      	mov	r2, r4
  401f54:	462b      	mov	r3, r5
  401f56:	e9dd 0100 	ldrd	r0, r1, [sp]
  401f5a:	f000 f8db 	bl	402114 <__aeabi_dsub>
  401f5e:	b003      	add	sp, #12
  401f60:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401f62:	2e33      	cmp	r6, #51	; 0x33
  401f64:	dd06      	ble.n	401f74 <rint+0x8c>
  401f66:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  401f6a:	d040      	beq.n	401fee <rint+0x106>
  401f6c:	4610      	mov	r0, r2
  401f6e:	4619      	mov	r1, r3
  401f70:	b003      	add	sp, #12
  401f72:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401f74:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
  401f78:	f04f 31ff 	mov.w	r1, #4294967295
  401f7c:	fa21 f10e 	lsr.w	r1, r1, lr
  401f80:	4208      	tst	r0, r1
  401f82:	d0f3      	beq.n	401f6c <rint+0x84>
  401f84:	0849      	lsrs	r1, r1, #1
  401f86:	4208      	tst	r0, r1
  401f88:	d0d6      	beq.n	401f38 <rint+0x50>
  401f8a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401f8e:	ea20 0101 	bic.w	r1, r0, r1
  401f92:	fa43 fe0e 	asr.w	lr, r3, lr
  401f96:	ea4e 0701 	orr.w	r7, lr, r1
  401f9a:	e7cd      	b.n	401f38 <rint+0x50>
  401f9c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401fa0:	4301      	orrs	r1, r0
  401fa2:	d0e3      	beq.n	401f6c <rint+0x84>
  401fa4:	f3c3 0113 	ubfx	r1, r3, #0, #20
  401fa8:	4e13      	ldr	r6, [pc, #76]	; (401ff8 <rint+0x110>)
  401faa:	4301      	orrs	r1, r0
  401fac:	f1c1 0c00 	rsb	ip, r1, #0
  401fb0:	eb06 06c5 	add.w	r6, r6, r5, lsl #3
  401fb4:	e9d6 6700 	ldrd	r6, r7, [r6]
  401fb8:	ea4c 0c01 	orr.w	ip, ip, r1
  401fbc:	ea4f 3c1c 	mov.w	ip, ip, lsr #12
  401fc0:	0c5c      	lsrs	r4, r3, #17
  401fc2:	0464      	lsls	r4, r4, #17
  401fc4:	f40c 2300 	and.w	r3, ip, #524288	; 0x80000
  401fc8:	ea43 0104 	orr.w	r1, r3, r4
  401fcc:	4632      	mov	r2, r6
  401fce:	463b      	mov	r3, r7
  401fd0:	f000 f8a2 	bl	402118 <__adddf3>
  401fd4:	e9cd 0100 	strd	r0, r1, [sp]
  401fd8:	4632      	mov	r2, r6
  401fda:	463b      	mov	r3, r7
  401fdc:	e9dd 0100 	ldrd	r0, r1, [sp]
  401fe0:	f000 f898 	bl	402114 <__aeabi_dsub>
  401fe4:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  401fe8:	ea44 71c5 	orr.w	r1, r4, r5, lsl #31
  401fec:	e7c0      	b.n	401f70 <rint+0x88>
  401fee:	f000 f893 	bl	402118 <__adddf3>
  401ff2:	e7bd      	b.n	401f70 <rint+0x88>
  401ff4:	000fffff 	.word	0x000fffff
  401ff8:	004032f8 	.word	0x004032f8
  401ffc:	00000000 	.word	0x00000000

00402000 <scalbn>:
  402000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402002:	f3c1 560a 	ubfx	r6, r1, #20, #11
  402006:	4604      	mov	r4, r0
  402008:	460d      	mov	r5, r1
  40200a:	460b      	mov	r3, r1
  40200c:	4617      	mov	r7, r2
  40200e:	bb0e      	cbnz	r6, 402054 <scalbn+0x54>
  402010:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  402014:	4303      	orrs	r3, r0
  402016:	4686      	mov	lr, r0
  402018:	d025      	beq.n	402066 <scalbn+0x66>
  40201a:	2200      	movs	r2, #0
  40201c:	4b34      	ldr	r3, [pc, #208]	; (4020f0 <scalbn+0xf0>)
  40201e:	f000 fa2d 	bl	40247c <__aeabi_dmul>
  402022:	4a34      	ldr	r2, [pc, #208]	; (4020f4 <scalbn+0xf4>)
  402024:	4297      	cmp	r7, r2
  402026:	4604      	mov	r4, r0
  402028:	460d      	mov	r5, r1
  40202a:	460b      	mov	r3, r1
  40202c:	db2a      	blt.n	402084 <scalbn+0x84>
  40202e:	f3c1 560a 	ubfx	r6, r1, #20, #11
  402032:	3e36      	subs	r6, #54	; 0x36
  402034:	443e      	add	r6, r7
  402036:	f240 72fe 	movw	r2, #2046	; 0x7fe
  40203a:	4296      	cmp	r6, r2
  40203c:	dc28      	bgt.n	402090 <scalbn+0x90>
  40203e:	2e00      	cmp	r6, #0
  402040:	dd12      	ble.n	402068 <scalbn+0x68>
  402042:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  402046:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  40204a:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  40204e:	4620      	mov	r0, r4
  402050:	4629      	mov	r1, r5
  402052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402054:	f240 72ff 	movw	r2, #2047	; 0x7ff
  402058:	4296      	cmp	r6, r2
  40205a:	d1eb      	bne.n	402034 <scalbn+0x34>
  40205c:	4602      	mov	r2, r0
  40205e:	460b      	mov	r3, r1
  402060:	f000 f85a 	bl	402118 <__adddf3>
  402064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402066:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402068:	f116 0f35 	cmn.w	r6, #53	; 0x35
  40206c:	da1d      	bge.n	4020aa <scalbn+0xaa>
  40206e:	f24c 3350 	movw	r3, #50000	; 0xc350
  402072:	429f      	cmp	r7, r3
  402074:	4622      	mov	r2, r4
  402076:	462b      	mov	r3, r5
  402078:	dc25      	bgt.n	4020c6 <scalbn+0xc6>
  40207a:	a119      	add	r1, pc, #100	; (adr r1, 4020e0 <scalbn+0xe0>)
  40207c:	e9d1 0100 	ldrd	r0, r1, [r1]
  402080:	f000 f83c 	bl	4020fc <copysign>
  402084:	a316      	add	r3, pc, #88	; (adr r3, 4020e0 <scalbn+0xe0>)
  402086:	e9d3 2300 	ldrd	r2, r3, [r3]
  40208a:	f000 f9f7 	bl	40247c <__aeabi_dmul>
  40208e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402090:	4622      	mov	r2, r4
  402092:	462b      	mov	r3, r5
  402094:	a114      	add	r1, pc, #80	; (adr r1, 4020e8 <scalbn+0xe8>)
  402096:	e9d1 0100 	ldrd	r0, r1, [r1]
  40209a:	f000 f82f 	bl	4020fc <copysign>
  40209e:	a312      	add	r3, pc, #72	; (adr r3, 4020e8 <scalbn+0xe8>)
  4020a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4020a4:	f000 f9ea 	bl	40247c <__aeabi_dmul>
  4020a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4020aa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  4020ae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  4020b2:	3636      	adds	r6, #54	; 0x36
  4020b4:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  4020b8:	4620      	mov	r0, r4
  4020ba:	4629      	mov	r1, r5
  4020bc:	2200      	movs	r2, #0
  4020be:	4b0e      	ldr	r3, [pc, #56]	; (4020f8 <scalbn+0xf8>)
  4020c0:	f000 f9dc 	bl	40247c <__aeabi_dmul>
  4020c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4020c6:	a108      	add	r1, pc, #32	; (adr r1, 4020e8 <scalbn+0xe8>)
  4020c8:	e9d1 0100 	ldrd	r0, r1, [r1]
  4020cc:	f000 f816 	bl	4020fc <copysign>
  4020d0:	a305      	add	r3, pc, #20	; (adr r3, 4020e8 <scalbn+0xe8>)
  4020d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4020d6:	f000 f9d1 	bl	40247c <__aeabi_dmul>
  4020da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4020dc:	f3af 8000 	nop.w
  4020e0:	c2f8f359 	.word	0xc2f8f359
  4020e4:	01a56e1f 	.word	0x01a56e1f
  4020e8:	8800759c 	.word	0x8800759c
  4020ec:	7e37e43c 	.word	0x7e37e43c
  4020f0:	43500000 	.word	0x43500000
  4020f4:	ffff3cb0 	.word	0xffff3cb0
  4020f8:	3c900000 	.word	0x3c900000

004020fc <copysign>:
  4020fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  402100:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  402104:	ea42 0103 	orr.w	r1, r2, r3
  402108:	4770      	bx	lr
  40210a:	bf00      	nop

0040210c <__aeabi_drsub>:
  40210c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402110:	e002      	b.n	402118 <__adddf3>
  402112:	bf00      	nop

00402114 <__aeabi_dsub>:
  402114:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402118 <__adddf3>:
  402118:	b530      	push	{r4, r5, lr}
  40211a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40211e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402122:	ea94 0f05 	teq	r4, r5
  402126:	bf08      	it	eq
  402128:	ea90 0f02 	teqeq	r0, r2
  40212c:	bf1f      	itttt	ne
  40212e:	ea54 0c00 	orrsne.w	ip, r4, r0
  402132:	ea55 0c02 	orrsne.w	ip, r5, r2
  402136:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40213a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40213e:	f000 80e2 	beq.w	402306 <__adddf3+0x1ee>
  402142:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402146:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40214a:	bfb8      	it	lt
  40214c:	426d      	neglt	r5, r5
  40214e:	dd0c      	ble.n	40216a <__adddf3+0x52>
  402150:	442c      	add	r4, r5
  402152:	ea80 0202 	eor.w	r2, r0, r2
  402156:	ea81 0303 	eor.w	r3, r1, r3
  40215a:	ea82 0000 	eor.w	r0, r2, r0
  40215e:	ea83 0101 	eor.w	r1, r3, r1
  402162:	ea80 0202 	eor.w	r2, r0, r2
  402166:	ea81 0303 	eor.w	r3, r1, r3
  40216a:	2d36      	cmp	r5, #54	; 0x36
  40216c:	bf88      	it	hi
  40216e:	bd30      	pophi	{r4, r5, pc}
  402170:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402174:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402178:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40217c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402180:	d002      	beq.n	402188 <__adddf3+0x70>
  402182:	4240      	negs	r0, r0
  402184:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402188:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40218c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402190:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402194:	d002      	beq.n	40219c <__adddf3+0x84>
  402196:	4252      	negs	r2, r2
  402198:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40219c:	ea94 0f05 	teq	r4, r5
  4021a0:	f000 80a7 	beq.w	4022f2 <__adddf3+0x1da>
  4021a4:	f1a4 0401 	sub.w	r4, r4, #1
  4021a8:	f1d5 0e20 	rsbs	lr, r5, #32
  4021ac:	db0d      	blt.n	4021ca <__adddf3+0xb2>
  4021ae:	fa02 fc0e 	lsl.w	ip, r2, lr
  4021b2:	fa22 f205 	lsr.w	r2, r2, r5
  4021b6:	1880      	adds	r0, r0, r2
  4021b8:	f141 0100 	adc.w	r1, r1, #0
  4021bc:	fa03 f20e 	lsl.w	r2, r3, lr
  4021c0:	1880      	adds	r0, r0, r2
  4021c2:	fa43 f305 	asr.w	r3, r3, r5
  4021c6:	4159      	adcs	r1, r3
  4021c8:	e00e      	b.n	4021e8 <__adddf3+0xd0>
  4021ca:	f1a5 0520 	sub.w	r5, r5, #32
  4021ce:	f10e 0e20 	add.w	lr, lr, #32
  4021d2:	2a01      	cmp	r2, #1
  4021d4:	fa03 fc0e 	lsl.w	ip, r3, lr
  4021d8:	bf28      	it	cs
  4021da:	f04c 0c02 	orrcs.w	ip, ip, #2
  4021de:	fa43 f305 	asr.w	r3, r3, r5
  4021e2:	18c0      	adds	r0, r0, r3
  4021e4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4021e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4021ec:	d507      	bpl.n	4021fe <__adddf3+0xe6>
  4021ee:	f04f 0e00 	mov.w	lr, #0
  4021f2:	f1dc 0c00 	rsbs	ip, ip, #0
  4021f6:	eb7e 0000 	sbcs.w	r0, lr, r0
  4021fa:	eb6e 0101 	sbc.w	r1, lr, r1
  4021fe:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402202:	d31b      	bcc.n	40223c <__adddf3+0x124>
  402204:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402208:	d30c      	bcc.n	402224 <__adddf3+0x10c>
  40220a:	0849      	lsrs	r1, r1, #1
  40220c:	ea5f 0030 	movs.w	r0, r0, rrx
  402210:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402214:	f104 0401 	add.w	r4, r4, #1
  402218:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40221c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402220:	f080 809a 	bcs.w	402358 <__adddf3+0x240>
  402224:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402228:	bf08      	it	eq
  40222a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40222e:	f150 0000 	adcs.w	r0, r0, #0
  402232:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402236:	ea41 0105 	orr.w	r1, r1, r5
  40223a:	bd30      	pop	{r4, r5, pc}
  40223c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402240:	4140      	adcs	r0, r0
  402242:	eb41 0101 	adc.w	r1, r1, r1
  402246:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40224a:	f1a4 0401 	sub.w	r4, r4, #1
  40224e:	d1e9      	bne.n	402224 <__adddf3+0x10c>
  402250:	f091 0f00 	teq	r1, #0
  402254:	bf04      	itt	eq
  402256:	4601      	moveq	r1, r0
  402258:	2000      	moveq	r0, #0
  40225a:	fab1 f381 	clz	r3, r1
  40225e:	bf08      	it	eq
  402260:	3320      	addeq	r3, #32
  402262:	f1a3 030b 	sub.w	r3, r3, #11
  402266:	f1b3 0220 	subs.w	r2, r3, #32
  40226a:	da0c      	bge.n	402286 <__adddf3+0x16e>
  40226c:	320c      	adds	r2, #12
  40226e:	dd08      	ble.n	402282 <__adddf3+0x16a>
  402270:	f102 0c14 	add.w	ip, r2, #20
  402274:	f1c2 020c 	rsb	r2, r2, #12
  402278:	fa01 f00c 	lsl.w	r0, r1, ip
  40227c:	fa21 f102 	lsr.w	r1, r1, r2
  402280:	e00c      	b.n	40229c <__adddf3+0x184>
  402282:	f102 0214 	add.w	r2, r2, #20
  402286:	bfd8      	it	le
  402288:	f1c2 0c20 	rsble	ip, r2, #32
  40228c:	fa01 f102 	lsl.w	r1, r1, r2
  402290:	fa20 fc0c 	lsr.w	ip, r0, ip
  402294:	bfdc      	itt	le
  402296:	ea41 010c 	orrle.w	r1, r1, ip
  40229a:	4090      	lslle	r0, r2
  40229c:	1ae4      	subs	r4, r4, r3
  40229e:	bfa2      	ittt	ge
  4022a0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4022a4:	4329      	orrge	r1, r5
  4022a6:	bd30      	popge	{r4, r5, pc}
  4022a8:	ea6f 0404 	mvn.w	r4, r4
  4022ac:	3c1f      	subs	r4, #31
  4022ae:	da1c      	bge.n	4022ea <__adddf3+0x1d2>
  4022b0:	340c      	adds	r4, #12
  4022b2:	dc0e      	bgt.n	4022d2 <__adddf3+0x1ba>
  4022b4:	f104 0414 	add.w	r4, r4, #20
  4022b8:	f1c4 0220 	rsb	r2, r4, #32
  4022bc:	fa20 f004 	lsr.w	r0, r0, r4
  4022c0:	fa01 f302 	lsl.w	r3, r1, r2
  4022c4:	ea40 0003 	orr.w	r0, r0, r3
  4022c8:	fa21 f304 	lsr.w	r3, r1, r4
  4022cc:	ea45 0103 	orr.w	r1, r5, r3
  4022d0:	bd30      	pop	{r4, r5, pc}
  4022d2:	f1c4 040c 	rsb	r4, r4, #12
  4022d6:	f1c4 0220 	rsb	r2, r4, #32
  4022da:	fa20 f002 	lsr.w	r0, r0, r2
  4022de:	fa01 f304 	lsl.w	r3, r1, r4
  4022e2:	ea40 0003 	orr.w	r0, r0, r3
  4022e6:	4629      	mov	r1, r5
  4022e8:	bd30      	pop	{r4, r5, pc}
  4022ea:	fa21 f004 	lsr.w	r0, r1, r4
  4022ee:	4629      	mov	r1, r5
  4022f0:	bd30      	pop	{r4, r5, pc}
  4022f2:	f094 0f00 	teq	r4, #0
  4022f6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4022fa:	bf06      	itte	eq
  4022fc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402300:	3401      	addeq	r4, #1
  402302:	3d01      	subne	r5, #1
  402304:	e74e      	b.n	4021a4 <__adddf3+0x8c>
  402306:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40230a:	bf18      	it	ne
  40230c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402310:	d029      	beq.n	402366 <__adddf3+0x24e>
  402312:	ea94 0f05 	teq	r4, r5
  402316:	bf08      	it	eq
  402318:	ea90 0f02 	teqeq	r0, r2
  40231c:	d005      	beq.n	40232a <__adddf3+0x212>
  40231e:	ea54 0c00 	orrs.w	ip, r4, r0
  402322:	bf04      	itt	eq
  402324:	4619      	moveq	r1, r3
  402326:	4610      	moveq	r0, r2
  402328:	bd30      	pop	{r4, r5, pc}
  40232a:	ea91 0f03 	teq	r1, r3
  40232e:	bf1e      	ittt	ne
  402330:	2100      	movne	r1, #0
  402332:	2000      	movne	r0, #0
  402334:	bd30      	popne	{r4, r5, pc}
  402336:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40233a:	d105      	bne.n	402348 <__adddf3+0x230>
  40233c:	0040      	lsls	r0, r0, #1
  40233e:	4149      	adcs	r1, r1
  402340:	bf28      	it	cs
  402342:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402346:	bd30      	pop	{r4, r5, pc}
  402348:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40234c:	bf3c      	itt	cc
  40234e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402352:	bd30      	popcc	{r4, r5, pc}
  402354:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402358:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40235c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402360:	f04f 0000 	mov.w	r0, #0
  402364:	bd30      	pop	{r4, r5, pc}
  402366:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40236a:	bf1a      	itte	ne
  40236c:	4619      	movne	r1, r3
  40236e:	4610      	movne	r0, r2
  402370:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402374:	bf1c      	itt	ne
  402376:	460b      	movne	r3, r1
  402378:	4602      	movne	r2, r0
  40237a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40237e:	bf06      	itte	eq
  402380:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402384:	ea91 0f03 	teqeq	r1, r3
  402388:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40238c:	bd30      	pop	{r4, r5, pc}
  40238e:	bf00      	nop

00402390 <__aeabi_ui2d>:
  402390:	f090 0f00 	teq	r0, #0
  402394:	bf04      	itt	eq
  402396:	2100      	moveq	r1, #0
  402398:	4770      	bxeq	lr
  40239a:	b530      	push	{r4, r5, lr}
  40239c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4023a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4023a4:	f04f 0500 	mov.w	r5, #0
  4023a8:	f04f 0100 	mov.w	r1, #0
  4023ac:	e750      	b.n	402250 <__adddf3+0x138>
  4023ae:	bf00      	nop

004023b0 <__aeabi_i2d>:
  4023b0:	f090 0f00 	teq	r0, #0
  4023b4:	bf04      	itt	eq
  4023b6:	2100      	moveq	r1, #0
  4023b8:	4770      	bxeq	lr
  4023ba:	b530      	push	{r4, r5, lr}
  4023bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4023c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4023c4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4023c8:	bf48      	it	mi
  4023ca:	4240      	negmi	r0, r0
  4023cc:	f04f 0100 	mov.w	r1, #0
  4023d0:	e73e      	b.n	402250 <__adddf3+0x138>
  4023d2:	bf00      	nop

004023d4 <__aeabi_f2d>:
  4023d4:	0042      	lsls	r2, r0, #1
  4023d6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4023da:	ea4f 0131 	mov.w	r1, r1, rrx
  4023de:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4023e2:	bf1f      	itttt	ne
  4023e4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4023e8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4023ec:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4023f0:	4770      	bxne	lr
  4023f2:	f092 0f00 	teq	r2, #0
  4023f6:	bf14      	ite	ne
  4023f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4023fc:	4770      	bxeq	lr
  4023fe:	b530      	push	{r4, r5, lr}
  402400:	f44f 7460 	mov.w	r4, #896	; 0x380
  402404:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402408:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40240c:	e720      	b.n	402250 <__adddf3+0x138>
  40240e:	bf00      	nop

00402410 <__aeabi_ul2d>:
  402410:	ea50 0201 	orrs.w	r2, r0, r1
  402414:	bf08      	it	eq
  402416:	4770      	bxeq	lr
  402418:	b530      	push	{r4, r5, lr}
  40241a:	f04f 0500 	mov.w	r5, #0
  40241e:	e00a      	b.n	402436 <__aeabi_l2d+0x16>

00402420 <__aeabi_l2d>:
  402420:	ea50 0201 	orrs.w	r2, r0, r1
  402424:	bf08      	it	eq
  402426:	4770      	bxeq	lr
  402428:	b530      	push	{r4, r5, lr}
  40242a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40242e:	d502      	bpl.n	402436 <__aeabi_l2d+0x16>
  402430:	4240      	negs	r0, r0
  402432:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402436:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40243a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40243e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402442:	f43f aedc 	beq.w	4021fe <__adddf3+0xe6>
  402446:	f04f 0203 	mov.w	r2, #3
  40244a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40244e:	bf18      	it	ne
  402450:	3203      	addne	r2, #3
  402452:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402456:	bf18      	it	ne
  402458:	3203      	addne	r2, #3
  40245a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40245e:	f1c2 0320 	rsb	r3, r2, #32
  402462:	fa00 fc03 	lsl.w	ip, r0, r3
  402466:	fa20 f002 	lsr.w	r0, r0, r2
  40246a:	fa01 fe03 	lsl.w	lr, r1, r3
  40246e:	ea40 000e 	orr.w	r0, r0, lr
  402472:	fa21 f102 	lsr.w	r1, r1, r2
  402476:	4414      	add	r4, r2
  402478:	e6c1      	b.n	4021fe <__adddf3+0xe6>
  40247a:	bf00      	nop

0040247c <__aeabi_dmul>:
  40247c:	b570      	push	{r4, r5, r6, lr}
  40247e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402482:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402486:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40248a:	bf1d      	ittte	ne
  40248c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402490:	ea94 0f0c 	teqne	r4, ip
  402494:	ea95 0f0c 	teqne	r5, ip
  402498:	f000 f8de 	bleq	402658 <__aeabi_dmul+0x1dc>
  40249c:	442c      	add	r4, r5
  40249e:	ea81 0603 	eor.w	r6, r1, r3
  4024a2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4024a6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4024aa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4024ae:	bf18      	it	ne
  4024b0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4024b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4024b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4024bc:	d038      	beq.n	402530 <__aeabi_dmul+0xb4>
  4024be:	fba0 ce02 	umull	ip, lr, r0, r2
  4024c2:	f04f 0500 	mov.w	r5, #0
  4024c6:	fbe1 e502 	umlal	lr, r5, r1, r2
  4024ca:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4024ce:	fbe0 e503 	umlal	lr, r5, r0, r3
  4024d2:	f04f 0600 	mov.w	r6, #0
  4024d6:	fbe1 5603 	umlal	r5, r6, r1, r3
  4024da:	f09c 0f00 	teq	ip, #0
  4024de:	bf18      	it	ne
  4024e0:	f04e 0e01 	orrne.w	lr, lr, #1
  4024e4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4024e8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4024ec:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4024f0:	d204      	bcs.n	4024fc <__aeabi_dmul+0x80>
  4024f2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4024f6:	416d      	adcs	r5, r5
  4024f8:	eb46 0606 	adc.w	r6, r6, r6
  4024fc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402500:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402504:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402508:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40250c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402510:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402514:	bf88      	it	hi
  402516:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40251a:	d81e      	bhi.n	40255a <__aeabi_dmul+0xde>
  40251c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402520:	bf08      	it	eq
  402522:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402526:	f150 0000 	adcs.w	r0, r0, #0
  40252a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40252e:	bd70      	pop	{r4, r5, r6, pc}
  402530:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402534:	ea46 0101 	orr.w	r1, r6, r1
  402538:	ea40 0002 	orr.w	r0, r0, r2
  40253c:	ea81 0103 	eor.w	r1, r1, r3
  402540:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402544:	bfc2      	ittt	gt
  402546:	ebd4 050c 	rsbsgt	r5, r4, ip
  40254a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40254e:	bd70      	popgt	{r4, r5, r6, pc}
  402550:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402554:	f04f 0e00 	mov.w	lr, #0
  402558:	3c01      	subs	r4, #1
  40255a:	f300 80ab 	bgt.w	4026b4 <__aeabi_dmul+0x238>
  40255e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402562:	bfde      	ittt	le
  402564:	2000      	movle	r0, #0
  402566:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40256a:	bd70      	pople	{r4, r5, r6, pc}
  40256c:	f1c4 0400 	rsb	r4, r4, #0
  402570:	3c20      	subs	r4, #32
  402572:	da35      	bge.n	4025e0 <__aeabi_dmul+0x164>
  402574:	340c      	adds	r4, #12
  402576:	dc1b      	bgt.n	4025b0 <__aeabi_dmul+0x134>
  402578:	f104 0414 	add.w	r4, r4, #20
  40257c:	f1c4 0520 	rsb	r5, r4, #32
  402580:	fa00 f305 	lsl.w	r3, r0, r5
  402584:	fa20 f004 	lsr.w	r0, r0, r4
  402588:	fa01 f205 	lsl.w	r2, r1, r5
  40258c:	ea40 0002 	orr.w	r0, r0, r2
  402590:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402598:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40259c:	fa21 f604 	lsr.w	r6, r1, r4
  4025a0:	eb42 0106 	adc.w	r1, r2, r6
  4025a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4025a8:	bf08      	it	eq
  4025aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4025ae:	bd70      	pop	{r4, r5, r6, pc}
  4025b0:	f1c4 040c 	rsb	r4, r4, #12
  4025b4:	f1c4 0520 	rsb	r5, r4, #32
  4025b8:	fa00 f304 	lsl.w	r3, r0, r4
  4025bc:	fa20 f005 	lsr.w	r0, r0, r5
  4025c0:	fa01 f204 	lsl.w	r2, r1, r4
  4025c4:	ea40 0002 	orr.w	r0, r0, r2
  4025c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4025cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4025d0:	f141 0100 	adc.w	r1, r1, #0
  4025d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4025d8:	bf08      	it	eq
  4025da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4025de:	bd70      	pop	{r4, r5, r6, pc}
  4025e0:	f1c4 0520 	rsb	r5, r4, #32
  4025e4:	fa00 f205 	lsl.w	r2, r0, r5
  4025e8:	ea4e 0e02 	orr.w	lr, lr, r2
  4025ec:	fa20 f304 	lsr.w	r3, r0, r4
  4025f0:	fa01 f205 	lsl.w	r2, r1, r5
  4025f4:	ea43 0302 	orr.w	r3, r3, r2
  4025f8:	fa21 f004 	lsr.w	r0, r1, r4
  4025fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402600:	fa21 f204 	lsr.w	r2, r1, r4
  402604:	ea20 0002 	bic.w	r0, r0, r2
  402608:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40260c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402610:	bf08      	it	eq
  402612:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402616:	bd70      	pop	{r4, r5, r6, pc}
  402618:	f094 0f00 	teq	r4, #0
  40261c:	d10f      	bne.n	40263e <__aeabi_dmul+0x1c2>
  40261e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402622:	0040      	lsls	r0, r0, #1
  402624:	eb41 0101 	adc.w	r1, r1, r1
  402628:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40262c:	bf08      	it	eq
  40262e:	3c01      	subeq	r4, #1
  402630:	d0f7      	beq.n	402622 <__aeabi_dmul+0x1a6>
  402632:	ea41 0106 	orr.w	r1, r1, r6
  402636:	f095 0f00 	teq	r5, #0
  40263a:	bf18      	it	ne
  40263c:	4770      	bxne	lr
  40263e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402642:	0052      	lsls	r2, r2, #1
  402644:	eb43 0303 	adc.w	r3, r3, r3
  402648:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40264c:	bf08      	it	eq
  40264e:	3d01      	subeq	r5, #1
  402650:	d0f7      	beq.n	402642 <__aeabi_dmul+0x1c6>
  402652:	ea43 0306 	orr.w	r3, r3, r6
  402656:	4770      	bx	lr
  402658:	ea94 0f0c 	teq	r4, ip
  40265c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402660:	bf18      	it	ne
  402662:	ea95 0f0c 	teqne	r5, ip
  402666:	d00c      	beq.n	402682 <__aeabi_dmul+0x206>
  402668:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40266c:	bf18      	it	ne
  40266e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402672:	d1d1      	bne.n	402618 <__aeabi_dmul+0x19c>
  402674:	ea81 0103 	eor.w	r1, r1, r3
  402678:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40267c:	f04f 0000 	mov.w	r0, #0
  402680:	bd70      	pop	{r4, r5, r6, pc}
  402682:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402686:	bf06      	itte	eq
  402688:	4610      	moveq	r0, r2
  40268a:	4619      	moveq	r1, r3
  40268c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402690:	d019      	beq.n	4026c6 <__aeabi_dmul+0x24a>
  402692:	ea94 0f0c 	teq	r4, ip
  402696:	d102      	bne.n	40269e <__aeabi_dmul+0x222>
  402698:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40269c:	d113      	bne.n	4026c6 <__aeabi_dmul+0x24a>
  40269e:	ea95 0f0c 	teq	r5, ip
  4026a2:	d105      	bne.n	4026b0 <__aeabi_dmul+0x234>
  4026a4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4026a8:	bf1c      	itt	ne
  4026aa:	4610      	movne	r0, r2
  4026ac:	4619      	movne	r1, r3
  4026ae:	d10a      	bne.n	4026c6 <__aeabi_dmul+0x24a>
  4026b0:	ea81 0103 	eor.w	r1, r1, r3
  4026b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4026b8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4026bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4026c0:	f04f 0000 	mov.w	r0, #0
  4026c4:	bd70      	pop	{r4, r5, r6, pc}
  4026c6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4026ca:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4026ce:	bd70      	pop	{r4, r5, r6, pc}

004026d0 <__aeabi_ddiv>:
  4026d0:	b570      	push	{r4, r5, r6, lr}
  4026d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4026d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4026da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4026de:	bf1d      	ittte	ne
  4026e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4026e4:	ea94 0f0c 	teqne	r4, ip
  4026e8:	ea95 0f0c 	teqne	r5, ip
  4026ec:	f000 f8a7 	bleq	40283e <__aeabi_ddiv+0x16e>
  4026f0:	eba4 0405 	sub.w	r4, r4, r5
  4026f4:	ea81 0e03 	eor.w	lr, r1, r3
  4026f8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4026fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402700:	f000 8088 	beq.w	402814 <__aeabi_ddiv+0x144>
  402704:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402708:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40270c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402710:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402714:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402718:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40271c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402720:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402724:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402728:	429d      	cmp	r5, r3
  40272a:	bf08      	it	eq
  40272c:	4296      	cmpeq	r6, r2
  40272e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402732:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402736:	d202      	bcs.n	40273e <__aeabi_ddiv+0x6e>
  402738:	085b      	lsrs	r3, r3, #1
  40273a:	ea4f 0232 	mov.w	r2, r2, rrx
  40273e:	1ab6      	subs	r6, r6, r2
  402740:	eb65 0503 	sbc.w	r5, r5, r3
  402744:	085b      	lsrs	r3, r3, #1
  402746:	ea4f 0232 	mov.w	r2, r2, rrx
  40274a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40274e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402752:	ebb6 0e02 	subs.w	lr, r6, r2
  402756:	eb75 0e03 	sbcs.w	lr, r5, r3
  40275a:	bf22      	ittt	cs
  40275c:	1ab6      	subcs	r6, r6, r2
  40275e:	4675      	movcs	r5, lr
  402760:	ea40 000c 	orrcs.w	r0, r0, ip
  402764:	085b      	lsrs	r3, r3, #1
  402766:	ea4f 0232 	mov.w	r2, r2, rrx
  40276a:	ebb6 0e02 	subs.w	lr, r6, r2
  40276e:	eb75 0e03 	sbcs.w	lr, r5, r3
  402772:	bf22      	ittt	cs
  402774:	1ab6      	subcs	r6, r6, r2
  402776:	4675      	movcs	r5, lr
  402778:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40277c:	085b      	lsrs	r3, r3, #1
  40277e:	ea4f 0232 	mov.w	r2, r2, rrx
  402782:	ebb6 0e02 	subs.w	lr, r6, r2
  402786:	eb75 0e03 	sbcs.w	lr, r5, r3
  40278a:	bf22      	ittt	cs
  40278c:	1ab6      	subcs	r6, r6, r2
  40278e:	4675      	movcs	r5, lr
  402790:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402794:	085b      	lsrs	r3, r3, #1
  402796:	ea4f 0232 	mov.w	r2, r2, rrx
  40279a:	ebb6 0e02 	subs.w	lr, r6, r2
  40279e:	eb75 0e03 	sbcs.w	lr, r5, r3
  4027a2:	bf22      	ittt	cs
  4027a4:	1ab6      	subcs	r6, r6, r2
  4027a6:	4675      	movcs	r5, lr
  4027a8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4027ac:	ea55 0e06 	orrs.w	lr, r5, r6
  4027b0:	d018      	beq.n	4027e4 <__aeabi_ddiv+0x114>
  4027b2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4027b6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4027ba:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4027be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4027c2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4027c6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4027ca:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4027ce:	d1c0      	bne.n	402752 <__aeabi_ddiv+0x82>
  4027d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4027d4:	d10b      	bne.n	4027ee <__aeabi_ddiv+0x11e>
  4027d6:	ea41 0100 	orr.w	r1, r1, r0
  4027da:	f04f 0000 	mov.w	r0, #0
  4027de:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4027e2:	e7b6      	b.n	402752 <__aeabi_ddiv+0x82>
  4027e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4027e8:	bf04      	itt	eq
  4027ea:	4301      	orreq	r1, r0
  4027ec:	2000      	moveq	r0, #0
  4027ee:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4027f2:	bf88      	it	hi
  4027f4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4027f8:	f63f aeaf 	bhi.w	40255a <__aeabi_dmul+0xde>
  4027fc:	ebb5 0c03 	subs.w	ip, r5, r3
  402800:	bf04      	itt	eq
  402802:	ebb6 0c02 	subseq.w	ip, r6, r2
  402806:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40280a:	f150 0000 	adcs.w	r0, r0, #0
  40280e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402812:	bd70      	pop	{r4, r5, r6, pc}
  402814:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402818:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40281c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402820:	bfc2      	ittt	gt
  402822:	ebd4 050c 	rsbsgt	r5, r4, ip
  402826:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40282a:	bd70      	popgt	{r4, r5, r6, pc}
  40282c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402830:	f04f 0e00 	mov.w	lr, #0
  402834:	3c01      	subs	r4, #1
  402836:	e690      	b.n	40255a <__aeabi_dmul+0xde>
  402838:	ea45 0e06 	orr.w	lr, r5, r6
  40283c:	e68d      	b.n	40255a <__aeabi_dmul+0xde>
  40283e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402842:	ea94 0f0c 	teq	r4, ip
  402846:	bf08      	it	eq
  402848:	ea95 0f0c 	teqeq	r5, ip
  40284c:	f43f af3b 	beq.w	4026c6 <__aeabi_dmul+0x24a>
  402850:	ea94 0f0c 	teq	r4, ip
  402854:	d10a      	bne.n	40286c <__aeabi_ddiv+0x19c>
  402856:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40285a:	f47f af34 	bne.w	4026c6 <__aeabi_dmul+0x24a>
  40285e:	ea95 0f0c 	teq	r5, ip
  402862:	f47f af25 	bne.w	4026b0 <__aeabi_dmul+0x234>
  402866:	4610      	mov	r0, r2
  402868:	4619      	mov	r1, r3
  40286a:	e72c      	b.n	4026c6 <__aeabi_dmul+0x24a>
  40286c:	ea95 0f0c 	teq	r5, ip
  402870:	d106      	bne.n	402880 <__aeabi_ddiv+0x1b0>
  402872:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402876:	f43f aefd 	beq.w	402674 <__aeabi_dmul+0x1f8>
  40287a:	4610      	mov	r0, r2
  40287c:	4619      	mov	r1, r3
  40287e:	e722      	b.n	4026c6 <__aeabi_dmul+0x24a>
  402880:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402884:	bf18      	it	ne
  402886:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40288a:	f47f aec5 	bne.w	402618 <__aeabi_dmul+0x19c>
  40288e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402892:	f47f af0d 	bne.w	4026b0 <__aeabi_dmul+0x234>
  402896:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40289a:	f47f aeeb 	bne.w	402674 <__aeabi_dmul+0x1f8>
  40289e:	e712      	b.n	4026c6 <__aeabi_dmul+0x24a>

004028a0 <__gedf2>:
  4028a0:	f04f 3cff 	mov.w	ip, #4294967295
  4028a4:	e006      	b.n	4028b4 <__cmpdf2+0x4>
  4028a6:	bf00      	nop

004028a8 <__ledf2>:
  4028a8:	f04f 0c01 	mov.w	ip, #1
  4028ac:	e002      	b.n	4028b4 <__cmpdf2+0x4>
  4028ae:	bf00      	nop

004028b0 <__cmpdf2>:
  4028b0:	f04f 0c01 	mov.w	ip, #1
  4028b4:	f84d cd04 	str.w	ip, [sp, #-4]!
  4028b8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4028bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4028c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4028c4:	bf18      	it	ne
  4028c6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4028ca:	d01b      	beq.n	402904 <__cmpdf2+0x54>
  4028cc:	b001      	add	sp, #4
  4028ce:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4028d2:	bf0c      	ite	eq
  4028d4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4028d8:	ea91 0f03 	teqne	r1, r3
  4028dc:	bf02      	ittt	eq
  4028de:	ea90 0f02 	teqeq	r0, r2
  4028e2:	2000      	moveq	r0, #0
  4028e4:	4770      	bxeq	lr
  4028e6:	f110 0f00 	cmn.w	r0, #0
  4028ea:	ea91 0f03 	teq	r1, r3
  4028ee:	bf58      	it	pl
  4028f0:	4299      	cmppl	r1, r3
  4028f2:	bf08      	it	eq
  4028f4:	4290      	cmpeq	r0, r2
  4028f6:	bf2c      	ite	cs
  4028f8:	17d8      	asrcs	r0, r3, #31
  4028fa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4028fe:	f040 0001 	orr.w	r0, r0, #1
  402902:	4770      	bx	lr
  402904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40290c:	d102      	bne.n	402914 <__cmpdf2+0x64>
  40290e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402912:	d107      	bne.n	402924 <__cmpdf2+0x74>
  402914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40291c:	d1d6      	bne.n	4028cc <__cmpdf2+0x1c>
  40291e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402922:	d0d3      	beq.n	4028cc <__cmpdf2+0x1c>
  402924:	f85d 0b04 	ldr.w	r0, [sp], #4
  402928:	4770      	bx	lr
  40292a:	bf00      	nop

0040292c <__aeabi_cdrcmple>:
  40292c:	4684      	mov	ip, r0
  40292e:	4610      	mov	r0, r2
  402930:	4662      	mov	r2, ip
  402932:	468c      	mov	ip, r1
  402934:	4619      	mov	r1, r3
  402936:	4663      	mov	r3, ip
  402938:	e000      	b.n	40293c <__aeabi_cdcmpeq>
  40293a:	bf00      	nop

0040293c <__aeabi_cdcmpeq>:
  40293c:	b501      	push	{r0, lr}
  40293e:	f7ff ffb7 	bl	4028b0 <__cmpdf2>
  402942:	2800      	cmp	r0, #0
  402944:	bf48      	it	mi
  402946:	f110 0f00 	cmnmi.w	r0, #0
  40294a:	bd01      	pop	{r0, pc}

0040294c <__aeabi_dcmpeq>:
  40294c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402950:	f7ff fff4 	bl	40293c <__aeabi_cdcmpeq>
  402954:	bf0c      	ite	eq
  402956:	2001      	moveq	r0, #1
  402958:	2000      	movne	r0, #0
  40295a:	f85d fb08 	ldr.w	pc, [sp], #8
  40295e:	bf00      	nop

00402960 <__aeabi_dcmplt>:
  402960:	f84d ed08 	str.w	lr, [sp, #-8]!
  402964:	f7ff ffea 	bl	40293c <__aeabi_cdcmpeq>
  402968:	bf34      	ite	cc
  40296a:	2001      	movcc	r0, #1
  40296c:	2000      	movcs	r0, #0
  40296e:	f85d fb08 	ldr.w	pc, [sp], #8
  402972:	bf00      	nop

00402974 <__aeabi_dcmple>:
  402974:	f84d ed08 	str.w	lr, [sp, #-8]!
  402978:	f7ff ffe0 	bl	40293c <__aeabi_cdcmpeq>
  40297c:	bf94      	ite	ls
  40297e:	2001      	movls	r0, #1
  402980:	2000      	movhi	r0, #0
  402982:	f85d fb08 	ldr.w	pc, [sp], #8
  402986:	bf00      	nop

00402988 <__aeabi_dcmpge>:
  402988:	f84d ed08 	str.w	lr, [sp, #-8]!
  40298c:	f7ff ffce 	bl	40292c <__aeabi_cdrcmple>
  402990:	bf94      	ite	ls
  402992:	2001      	movls	r0, #1
  402994:	2000      	movhi	r0, #0
  402996:	f85d fb08 	ldr.w	pc, [sp], #8
  40299a:	bf00      	nop

0040299c <__aeabi_dcmpgt>:
  40299c:	f84d ed08 	str.w	lr, [sp, #-8]!
  4029a0:	f7ff ffc4 	bl	40292c <__aeabi_cdrcmple>
  4029a4:	bf34      	ite	cc
  4029a6:	2001      	movcc	r0, #1
  4029a8:	2000      	movcs	r0, #0
  4029aa:	f85d fb08 	ldr.w	pc, [sp], #8
  4029ae:	bf00      	nop

004029b0 <__aeabi_dcmpun>:
  4029b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4029b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4029b8:	d102      	bne.n	4029c0 <__aeabi_dcmpun+0x10>
  4029ba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4029be:	d10a      	bne.n	4029d6 <__aeabi_dcmpun+0x26>
  4029c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4029c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4029c8:	d102      	bne.n	4029d0 <__aeabi_dcmpun+0x20>
  4029ca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4029ce:	d102      	bne.n	4029d6 <__aeabi_dcmpun+0x26>
  4029d0:	f04f 0000 	mov.w	r0, #0
  4029d4:	4770      	bx	lr
  4029d6:	f04f 0001 	mov.w	r0, #1
  4029da:	4770      	bx	lr

004029dc <__aeabi_d2uiz>:
  4029dc:	004a      	lsls	r2, r1, #1
  4029de:	d211      	bcs.n	402a04 <__aeabi_d2uiz+0x28>
  4029e0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4029e4:	d211      	bcs.n	402a0a <__aeabi_d2uiz+0x2e>
  4029e6:	d50d      	bpl.n	402a04 <__aeabi_d2uiz+0x28>
  4029e8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4029ec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4029f0:	d40e      	bmi.n	402a10 <__aeabi_d2uiz+0x34>
  4029f2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4029f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4029fa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4029fe:	fa23 f002 	lsr.w	r0, r3, r2
  402a02:	4770      	bx	lr
  402a04:	f04f 0000 	mov.w	r0, #0
  402a08:	4770      	bx	lr
  402a0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402a0e:	d102      	bne.n	402a16 <__aeabi_d2uiz+0x3a>
  402a10:	f04f 30ff 	mov.w	r0, #4294967295
  402a14:	4770      	bx	lr
  402a16:	f04f 0000 	mov.w	r0, #0
  402a1a:	4770      	bx	lr

00402a1c <__aeabi_d2f>:
  402a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402a20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  402a24:	bf24      	itt	cs
  402a26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  402a2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  402a2e:	d90d      	bls.n	402a4c <__aeabi_d2f+0x30>
  402a30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402a34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  402a38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  402a3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  402a40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  402a44:	bf08      	it	eq
  402a46:	f020 0001 	biceq.w	r0, r0, #1
  402a4a:	4770      	bx	lr
  402a4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  402a50:	d121      	bne.n	402a96 <__aeabi_d2f+0x7a>
  402a52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  402a56:	bfbc      	itt	lt
  402a58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  402a5c:	4770      	bxlt	lr
  402a5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402a62:	ea4f 5252 	mov.w	r2, r2, lsr #21
  402a66:	f1c2 0218 	rsb	r2, r2, #24
  402a6a:	f1c2 0c20 	rsb	ip, r2, #32
  402a6e:	fa10 f30c 	lsls.w	r3, r0, ip
  402a72:	fa20 f002 	lsr.w	r0, r0, r2
  402a76:	bf18      	it	ne
  402a78:	f040 0001 	orrne.w	r0, r0, #1
  402a7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402a80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402a84:	fa03 fc0c 	lsl.w	ip, r3, ip
  402a88:	ea40 000c 	orr.w	r0, r0, ip
  402a8c:	fa23 f302 	lsr.w	r3, r3, r2
  402a90:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402a94:	e7cc      	b.n	402a30 <__aeabi_d2f+0x14>
  402a96:	ea7f 5362 	mvns.w	r3, r2, asr #21
  402a9a:	d107      	bne.n	402aac <__aeabi_d2f+0x90>
  402a9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  402aa0:	bf1e      	ittt	ne
  402aa2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  402aa6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  402aaa:	4770      	bxne	lr
  402aac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  402ab0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402ab4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402ab8:	4770      	bx	lr
  402aba:	bf00      	nop

00402abc <__aeabi_frsub>:
  402abc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  402ac0:	e002      	b.n	402ac8 <__addsf3>
  402ac2:	bf00      	nop

00402ac4 <__aeabi_fsub>:
  402ac4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00402ac8 <__addsf3>:
  402ac8:	0042      	lsls	r2, r0, #1
  402aca:	bf1f      	itttt	ne
  402acc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  402ad0:	ea92 0f03 	teqne	r2, r3
  402ad4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  402ad8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402adc:	d06a      	beq.n	402bb4 <__addsf3+0xec>
  402ade:	ea4f 6212 	mov.w	r2, r2, lsr #24
  402ae2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  402ae6:	bfc1      	itttt	gt
  402ae8:	18d2      	addgt	r2, r2, r3
  402aea:	4041      	eorgt	r1, r0
  402aec:	4048      	eorgt	r0, r1
  402aee:	4041      	eorgt	r1, r0
  402af0:	bfb8      	it	lt
  402af2:	425b      	neglt	r3, r3
  402af4:	2b19      	cmp	r3, #25
  402af6:	bf88      	it	hi
  402af8:	4770      	bxhi	lr
  402afa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  402afe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402b02:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  402b06:	bf18      	it	ne
  402b08:	4240      	negne	r0, r0
  402b0a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402b0e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  402b12:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  402b16:	bf18      	it	ne
  402b18:	4249      	negne	r1, r1
  402b1a:	ea92 0f03 	teq	r2, r3
  402b1e:	d03f      	beq.n	402ba0 <__addsf3+0xd8>
  402b20:	f1a2 0201 	sub.w	r2, r2, #1
  402b24:	fa41 fc03 	asr.w	ip, r1, r3
  402b28:	eb10 000c 	adds.w	r0, r0, ip
  402b2c:	f1c3 0320 	rsb	r3, r3, #32
  402b30:	fa01 f103 	lsl.w	r1, r1, r3
  402b34:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402b38:	d502      	bpl.n	402b40 <__addsf3+0x78>
  402b3a:	4249      	negs	r1, r1
  402b3c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  402b40:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  402b44:	d313      	bcc.n	402b6e <__addsf3+0xa6>
  402b46:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  402b4a:	d306      	bcc.n	402b5a <__addsf3+0x92>
  402b4c:	0840      	lsrs	r0, r0, #1
  402b4e:	ea4f 0131 	mov.w	r1, r1, rrx
  402b52:	f102 0201 	add.w	r2, r2, #1
  402b56:	2afe      	cmp	r2, #254	; 0xfe
  402b58:	d251      	bcs.n	402bfe <__addsf3+0x136>
  402b5a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  402b5e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402b62:	bf08      	it	eq
  402b64:	f020 0001 	biceq.w	r0, r0, #1
  402b68:	ea40 0003 	orr.w	r0, r0, r3
  402b6c:	4770      	bx	lr
  402b6e:	0049      	lsls	r1, r1, #1
  402b70:	eb40 0000 	adc.w	r0, r0, r0
  402b74:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  402b78:	f1a2 0201 	sub.w	r2, r2, #1
  402b7c:	d1ed      	bne.n	402b5a <__addsf3+0x92>
  402b7e:	fab0 fc80 	clz	ip, r0
  402b82:	f1ac 0c08 	sub.w	ip, ip, #8
  402b86:	ebb2 020c 	subs.w	r2, r2, ip
  402b8a:	fa00 f00c 	lsl.w	r0, r0, ip
  402b8e:	bfaa      	itet	ge
  402b90:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  402b94:	4252      	neglt	r2, r2
  402b96:	4318      	orrge	r0, r3
  402b98:	bfbc      	itt	lt
  402b9a:	40d0      	lsrlt	r0, r2
  402b9c:	4318      	orrlt	r0, r3
  402b9e:	4770      	bx	lr
  402ba0:	f092 0f00 	teq	r2, #0
  402ba4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  402ba8:	bf06      	itte	eq
  402baa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  402bae:	3201      	addeq	r2, #1
  402bb0:	3b01      	subne	r3, #1
  402bb2:	e7b5      	b.n	402b20 <__addsf3+0x58>
  402bb4:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402bb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402bbc:	bf18      	it	ne
  402bbe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402bc2:	d021      	beq.n	402c08 <__addsf3+0x140>
  402bc4:	ea92 0f03 	teq	r2, r3
  402bc8:	d004      	beq.n	402bd4 <__addsf3+0x10c>
  402bca:	f092 0f00 	teq	r2, #0
  402bce:	bf08      	it	eq
  402bd0:	4608      	moveq	r0, r1
  402bd2:	4770      	bx	lr
  402bd4:	ea90 0f01 	teq	r0, r1
  402bd8:	bf1c      	itt	ne
  402bda:	2000      	movne	r0, #0
  402bdc:	4770      	bxne	lr
  402bde:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  402be2:	d104      	bne.n	402bee <__addsf3+0x126>
  402be4:	0040      	lsls	r0, r0, #1
  402be6:	bf28      	it	cs
  402be8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  402bec:	4770      	bx	lr
  402bee:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  402bf2:	bf3c      	itt	cc
  402bf4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  402bf8:	4770      	bxcc	lr
  402bfa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402bfe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  402c02:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402c06:	4770      	bx	lr
  402c08:	ea7f 6222 	mvns.w	r2, r2, asr #24
  402c0c:	bf16      	itet	ne
  402c0e:	4608      	movne	r0, r1
  402c10:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  402c14:	4601      	movne	r1, r0
  402c16:	0242      	lsls	r2, r0, #9
  402c18:	bf06      	itte	eq
  402c1a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  402c1e:	ea90 0f01 	teqeq	r0, r1
  402c22:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  402c26:	4770      	bx	lr

00402c28 <__aeabi_ui2f>:
  402c28:	f04f 0300 	mov.w	r3, #0
  402c2c:	e004      	b.n	402c38 <__aeabi_i2f+0x8>
  402c2e:	bf00      	nop

00402c30 <__aeabi_i2f>:
  402c30:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  402c34:	bf48      	it	mi
  402c36:	4240      	negmi	r0, r0
  402c38:	ea5f 0c00 	movs.w	ip, r0
  402c3c:	bf08      	it	eq
  402c3e:	4770      	bxeq	lr
  402c40:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  402c44:	4601      	mov	r1, r0
  402c46:	f04f 0000 	mov.w	r0, #0
  402c4a:	e01c      	b.n	402c86 <__aeabi_l2f+0x2a>

00402c4c <__aeabi_ul2f>:
  402c4c:	ea50 0201 	orrs.w	r2, r0, r1
  402c50:	bf08      	it	eq
  402c52:	4770      	bxeq	lr
  402c54:	f04f 0300 	mov.w	r3, #0
  402c58:	e00a      	b.n	402c70 <__aeabi_l2f+0x14>
  402c5a:	bf00      	nop

00402c5c <__aeabi_l2f>:
  402c5c:	ea50 0201 	orrs.w	r2, r0, r1
  402c60:	bf08      	it	eq
  402c62:	4770      	bxeq	lr
  402c64:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  402c68:	d502      	bpl.n	402c70 <__aeabi_l2f+0x14>
  402c6a:	4240      	negs	r0, r0
  402c6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402c70:	ea5f 0c01 	movs.w	ip, r1
  402c74:	bf02      	ittt	eq
  402c76:	4684      	moveq	ip, r0
  402c78:	4601      	moveq	r1, r0
  402c7a:	2000      	moveq	r0, #0
  402c7c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  402c80:	bf08      	it	eq
  402c82:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  402c86:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  402c8a:	fabc f28c 	clz	r2, ip
  402c8e:	3a08      	subs	r2, #8
  402c90:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  402c94:	db10      	blt.n	402cb8 <__aeabi_l2f+0x5c>
  402c96:	fa01 fc02 	lsl.w	ip, r1, r2
  402c9a:	4463      	add	r3, ip
  402c9c:	fa00 fc02 	lsl.w	ip, r0, r2
  402ca0:	f1c2 0220 	rsb	r2, r2, #32
  402ca4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402ca8:	fa20 f202 	lsr.w	r2, r0, r2
  402cac:	eb43 0002 	adc.w	r0, r3, r2
  402cb0:	bf08      	it	eq
  402cb2:	f020 0001 	biceq.w	r0, r0, #1
  402cb6:	4770      	bx	lr
  402cb8:	f102 0220 	add.w	r2, r2, #32
  402cbc:	fa01 fc02 	lsl.w	ip, r1, r2
  402cc0:	f1c2 0220 	rsb	r2, r2, #32
  402cc4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  402cc8:	fa21 f202 	lsr.w	r2, r1, r2
  402ccc:	eb43 0002 	adc.w	r0, r3, r2
  402cd0:	bf08      	it	eq
  402cd2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402cd6:	4770      	bx	lr

00402cd8 <__aeabi_fmul>:
  402cd8:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402cdc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402ce0:	bf1e      	ittt	ne
  402ce2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402ce6:	ea92 0f0c 	teqne	r2, ip
  402cea:	ea93 0f0c 	teqne	r3, ip
  402cee:	d06f      	beq.n	402dd0 <__aeabi_fmul+0xf8>
  402cf0:	441a      	add	r2, r3
  402cf2:	ea80 0c01 	eor.w	ip, r0, r1
  402cf6:	0240      	lsls	r0, r0, #9
  402cf8:	bf18      	it	ne
  402cfa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  402cfe:	d01e      	beq.n	402d3e <__aeabi_fmul+0x66>
  402d00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  402d04:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  402d08:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  402d0c:	fba0 3101 	umull	r3, r1, r0, r1
  402d10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402d14:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  402d18:	bf3e      	ittt	cc
  402d1a:	0049      	lslcc	r1, r1, #1
  402d1c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  402d20:	005b      	lslcc	r3, r3, #1
  402d22:	ea40 0001 	orr.w	r0, r0, r1
  402d26:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  402d2a:	2afd      	cmp	r2, #253	; 0xfd
  402d2c:	d81d      	bhi.n	402d6a <__aeabi_fmul+0x92>
  402d2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  402d32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402d36:	bf08      	it	eq
  402d38:	f020 0001 	biceq.w	r0, r0, #1
  402d3c:	4770      	bx	lr
  402d3e:	f090 0f00 	teq	r0, #0
  402d42:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402d46:	bf08      	it	eq
  402d48:	0249      	lsleq	r1, r1, #9
  402d4a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402d4e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  402d52:	3a7f      	subs	r2, #127	; 0x7f
  402d54:	bfc2      	ittt	gt
  402d56:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402d5a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402d5e:	4770      	bxgt	lr
  402d60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402d64:	f04f 0300 	mov.w	r3, #0
  402d68:	3a01      	subs	r2, #1
  402d6a:	dc5d      	bgt.n	402e28 <__aeabi_fmul+0x150>
  402d6c:	f112 0f19 	cmn.w	r2, #25
  402d70:	bfdc      	itt	le
  402d72:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  402d76:	4770      	bxle	lr
  402d78:	f1c2 0200 	rsb	r2, r2, #0
  402d7c:	0041      	lsls	r1, r0, #1
  402d7e:	fa21 f102 	lsr.w	r1, r1, r2
  402d82:	f1c2 0220 	rsb	r2, r2, #32
  402d86:	fa00 fc02 	lsl.w	ip, r0, r2
  402d8a:	ea5f 0031 	movs.w	r0, r1, rrx
  402d8e:	f140 0000 	adc.w	r0, r0, #0
  402d92:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  402d96:	bf08      	it	eq
  402d98:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402d9c:	4770      	bx	lr
  402d9e:	f092 0f00 	teq	r2, #0
  402da2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402da6:	bf02      	ittt	eq
  402da8:	0040      	lsleq	r0, r0, #1
  402daa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402dae:	3a01      	subeq	r2, #1
  402db0:	d0f9      	beq.n	402da6 <__aeabi_fmul+0xce>
  402db2:	ea40 000c 	orr.w	r0, r0, ip
  402db6:	f093 0f00 	teq	r3, #0
  402dba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402dbe:	bf02      	ittt	eq
  402dc0:	0049      	lsleq	r1, r1, #1
  402dc2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402dc6:	3b01      	subeq	r3, #1
  402dc8:	d0f9      	beq.n	402dbe <__aeabi_fmul+0xe6>
  402dca:	ea41 010c 	orr.w	r1, r1, ip
  402dce:	e78f      	b.n	402cf0 <__aeabi_fmul+0x18>
  402dd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402dd4:	ea92 0f0c 	teq	r2, ip
  402dd8:	bf18      	it	ne
  402dda:	ea93 0f0c 	teqne	r3, ip
  402dde:	d00a      	beq.n	402df6 <__aeabi_fmul+0x11e>
  402de0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402de4:	bf18      	it	ne
  402de6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402dea:	d1d8      	bne.n	402d9e <__aeabi_fmul+0xc6>
  402dec:	ea80 0001 	eor.w	r0, r0, r1
  402df0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402df4:	4770      	bx	lr
  402df6:	f090 0f00 	teq	r0, #0
  402dfa:	bf17      	itett	ne
  402dfc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  402e00:	4608      	moveq	r0, r1
  402e02:	f091 0f00 	teqne	r1, #0
  402e06:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  402e0a:	d014      	beq.n	402e36 <__aeabi_fmul+0x15e>
  402e0c:	ea92 0f0c 	teq	r2, ip
  402e10:	d101      	bne.n	402e16 <__aeabi_fmul+0x13e>
  402e12:	0242      	lsls	r2, r0, #9
  402e14:	d10f      	bne.n	402e36 <__aeabi_fmul+0x15e>
  402e16:	ea93 0f0c 	teq	r3, ip
  402e1a:	d103      	bne.n	402e24 <__aeabi_fmul+0x14c>
  402e1c:	024b      	lsls	r3, r1, #9
  402e1e:	bf18      	it	ne
  402e20:	4608      	movne	r0, r1
  402e22:	d108      	bne.n	402e36 <__aeabi_fmul+0x15e>
  402e24:	ea80 0001 	eor.w	r0, r0, r1
  402e28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402e2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402e30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402e34:	4770      	bx	lr
  402e36:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402e3a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  402e3e:	4770      	bx	lr

00402e40 <__aeabi_fdiv>:
  402e40:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402e44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402e48:	bf1e      	ittt	ne
  402e4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402e4e:	ea92 0f0c 	teqne	r2, ip
  402e52:	ea93 0f0c 	teqne	r3, ip
  402e56:	d069      	beq.n	402f2c <__aeabi_fdiv+0xec>
  402e58:	eba2 0203 	sub.w	r2, r2, r3
  402e5c:	ea80 0c01 	eor.w	ip, r0, r1
  402e60:	0249      	lsls	r1, r1, #9
  402e62:	ea4f 2040 	mov.w	r0, r0, lsl #9
  402e66:	d037      	beq.n	402ed8 <__aeabi_fdiv+0x98>
  402e68:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402e6c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  402e70:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  402e74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402e78:	428b      	cmp	r3, r1
  402e7a:	bf38      	it	cc
  402e7c:	005b      	lslcc	r3, r3, #1
  402e7e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  402e82:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  402e86:	428b      	cmp	r3, r1
  402e88:	bf24      	itt	cs
  402e8a:	1a5b      	subcs	r3, r3, r1
  402e8c:	ea40 000c 	orrcs.w	r0, r0, ip
  402e90:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  402e94:	bf24      	itt	cs
  402e96:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  402e9a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402e9e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  402ea2:	bf24      	itt	cs
  402ea4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  402ea8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402eac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  402eb0:	bf24      	itt	cs
  402eb2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  402eb6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402eba:	011b      	lsls	r3, r3, #4
  402ebc:	bf18      	it	ne
  402ebe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  402ec2:	d1e0      	bne.n	402e86 <__aeabi_fdiv+0x46>
  402ec4:	2afd      	cmp	r2, #253	; 0xfd
  402ec6:	f63f af50 	bhi.w	402d6a <__aeabi_fmul+0x92>
  402eca:	428b      	cmp	r3, r1
  402ecc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402ed0:	bf08      	it	eq
  402ed2:	f020 0001 	biceq.w	r0, r0, #1
  402ed6:	4770      	bx	lr
  402ed8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402edc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402ee0:	327f      	adds	r2, #127	; 0x7f
  402ee2:	bfc2      	ittt	gt
  402ee4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402ee8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402eec:	4770      	bxgt	lr
  402eee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402ef2:	f04f 0300 	mov.w	r3, #0
  402ef6:	3a01      	subs	r2, #1
  402ef8:	e737      	b.n	402d6a <__aeabi_fmul+0x92>
  402efa:	f092 0f00 	teq	r2, #0
  402efe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402f02:	bf02      	ittt	eq
  402f04:	0040      	lsleq	r0, r0, #1
  402f06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402f0a:	3a01      	subeq	r2, #1
  402f0c:	d0f9      	beq.n	402f02 <__aeabi_fdiv+0xc2>
  402f0e:	ea40 000c 	orr.w	r0, r0, ip
  402f12:	f093 0f00 	teq	r3, #0
  402f16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402f1a:	bf02      	ittt	eq
  402f1c:	0049      	lsleq	r1, r1, #1
  402f1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402f22:	3b01      	subeq	r3, #1
  402f24:	d0f9      	beq.n	402f1a <__aeabi_fdiv+0xda>
  402f26:	ea41 010c 	orr.w	r1, r1, ip
  402f2a:	e795      	b.n	402e58 <__aeabi_fdiv+0x18>
  402f2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402f30:	ea92 0f0c 	teq	r2, ip
  402f34:	d108      	bne.n	402f48 <__aeabi_fdiv+0x108>
  402f36:	0242      	lsls	r2, r0, #9
  402f38:	f47f af7d 	bne.w	402e36 <__aeabi_fmul+0x15e>
  402f3c:	ea93 0f0c 	teq	r3, ip
  402f40:	f47f af70 	bne.w	402e24 <__aeabi_fmul+0x14c>
  402f44:	4608      	mov	r0, r1
  402f46:	e776      	b.n	402e36 <__aeabi_fmul+0x15e>
  402f48:	ea93 0f0c 	teq	r3, ip
  402f4c:	d104      	bne.n	402f58 <__aeabi_fdiv+0x118>
  402f4e:	024b      	lsls	r3, r1, #9
  402f50:	f43f af4c 	beq.w	402dec <__aeabi_fmul+0x114>
  402f54:	4608      	mov	r0, r1
  402f56:	e76e      	b.n	402e36 <__aeabi_fmul+0x15e>
  402f58:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402f5c:	bf18      	it	ne
  402f5e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402f62:	d1ca      	bne.n	402efa <__aeabi_fdiv+0xba>
  402f64:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  402f68:	f47f af5c 	bne.w	402e24 <__aeabi_fmul+0x14c>
  402f6c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  402f70:	f47f af3c 	bne.w	402dec <__aeabi_fmul+0x114>
  402f74:	e75f      	b.n	402e36 <__aeabi_fmul+0x15e>
  402f76:	bf00      	nop

00402f78 <__gesf2>:
  402f78:	f04f 3cff 	mov.w	ip, #4294967295
  402f7c:	e006      	b.n	402f8c <__cmpsf2+0x4>
  402f7e:	bf00      	nop

00402f80 <__lesf2>:
  402f80:	f04f 0c01 	mov.w	ip, #1
  402f84:	e002      	b.n	402f8c <__cmpsf2+0x4>
  402f86:	bf00      	nop

00402f88 <__cmpsf2>:
  402f88:	f04f 0c01 	mov.w	ip, #1
  402f8c:	f84d cd04 	str.w	ip, [sp, #-4]!
  402f90:	ea4f 0240 	mov.w	r2, r0, lsl #1
  402f94:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402f98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402f9c:	bf18      	it	ne
  402f9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402fa2:	d011      	beq.n	402fc8 <__cmpsf2+0x40>
  402fa4:	b001      	add	sp, #4
  402fa6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  402faa:	bf18      	it	ne
  402fac:	ea90 0f01 	teqne	r0, r1
  402fb0:	bf58      	it	pl
  402fb2:	ebb2 0003 	subspl.w	r0, r2, r3
  402fb6:	bf88      	it	hi
  402fb8:	17c8      	asrhi	r0, r1, #31
  402fba:	bf38      	it	cc
  402fbc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  402fc0:	bf18      	it	ne
  402fc2:	f040 0001 	orrne.w	r0, r0, #1
  402fc6:	4770      	bx	lr
  402fc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402fcc:	d102      	bne.n	402fd4 <__cmpsf2+0x4c>
  402fce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  402fd2:	d105      	bne.n	402fe0 <__cmpsf2+0x58>
  402fd4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  402fd8:	d1e4      	bne.n	402fa4 <__cmpsf2+0x1c>
  402fda:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  402fde:	d0e1      	beq.n	402fa4 <__cmpsf2+0x1c>
  402fe0:	f85d 0b04 	ldr.w	r0, [sp], #4
  402fe4:	4770      	bx	lr
  402fe6:	bf00      	nop

00402fe8 <__aeabi_cfrcmple>:
  402fe8:	4684      	mov	ip, r0
  402fea:	4608      	mov	r0, r1
  402fec:	4661      	mov	r1, ip
  402fee:	e7ff      	b.n	402ff0 <__aeabi_cfcmpeq>

00402ff0 <__aeabi_cfcmpeq>:
  402ff0:	b50f      	push	{r0, r1, r2, r3, lr}
  402ff2:	f7ff ffc9 	bl	402f88 <__cmpsf2>
  402ff6:	2800      	cmp	r0, #0
  402ff8:	bf48      	it	mi
  402ffa:	f110 0f00 	cmnmi.w	r0, #0
  402ffe:	bd0f      	pop	{r0, r1, r2, r3, pc}

00403000 <__aeabi_fcmpeq>:
  403000:	f84d ed08 	str.w	lr, [sp, #-8]!
  403004:	f7ff fff4 	bl	402ff0 <__aeabi_cfcmpeq>
  403008:	bf0c      	ite	eq
  40300a:	2001      	moveq	r0, #1
  40300c:	2000      	movne	r0, #0
  40300e:	f85d fb08 	ldr.w	pc, [sp], #8
  403012:	bf00      	nop

00403014 <__aeabi_fcmplt>:
  403014:	f84d ed08 	str.w	lr, [sp, #-8]!
  403018:	f7ff ffea 	bl	402ff0 <__aeabi_cfcmpeq>
  40301c:	bf34      	ite	cc
  40301e:	2001      	movcc	r0, #1
  403020:	2000      	movcs	r0, #0
  403022:	f85d fb08 	ldr.w	pc, [sp], #8
  403026:	bf00      	nop

00403028 <__aeabi_fcmple>:
  403028:	f84d ed08 	str.w	lr, [sp, #-8]!
  40302c:	f7ff ffe0 	bl	402ff0 <__aeabi_cfcmpeq>
  403030:	bf94      	ite	ls
  403032:	2001      	movls	r0, #1
  403034:	2000      	movhi	r0, #0
  403036:	f85d fb08 	ldr.w	pc, [sp], #8
  40303a:	bf00      	nop

0040303c <__aeabi_fcmpge>:
  40303c:	f84d ed08 	str.w	lr, [sp, #-8]!
  403040:	f7ff ffd2 	bl	402fe8 <__aeabi_cfrcmple>
  403044:	bf94      	ite	ls
  403046:	2001      	movls	r0, #1
  403048:	2000      	movhi	r0, #0
  40304a:	f85d fb08 	ldr.w	pc, [sp], #8
  40304e:	bf00      	nop

00403050 <__aeabi_fcmpgt>:
  403050:	f84d ed08 	str.w	lr, [sp, #-8]!
  403054:	f7ff ffc8 	bl	402fe8 <__aeabi_cfrcmple>
  403058:	bf34      	ite	cc
  40305a:	2001      	movcc	r0, #1
  40305c:	2000      	movcs	r0, #0
  40305e:	f85d fb08 	ldr.w	pc, [sp], #8
  403062:	bf00      	nop

00403064 <__aeabi_fcmpun>:
  403064:	ea4f 0240 	mov.w	r2, r0, lsl #1
  403068:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40306c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403070:	d102      	bne.n	403078 <__aeabi_fcmpun+0x14>
  403072:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  403076:	d108      	bne.n	40308a <__aeabi_fcmpun+0x26>
  403078:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  40307c:	d102      	bne.n	403084 <__aeabi_fcmpun+0x20>
  40307e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  403082:	d102      	bne.n	40308a <__aeabi_fcmpun+0x26>
  403084:	f04f 0000 	mov.w	r0, #0
  403088:	4770      	bx	lr
  40308a:	f04f 0001 	mov.w	r0, #1
  40308e:	4770      	bx	lr

00403090 <__aeabi_f2uiz>:
  403090:	0042      	lsls	r2, r0, #1
  403092:	d20e      	bcs.n	4030b2 <__aeabi_f2uiz+0x22>
  403094:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  403098:	d30b      	bcc.n	4030b2 <__aeabi_f2uiz+0x22>
  40309a:	f04f 039e 	mov.w	r3, #158	; 0x9e
  40309e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  4030a2:	d409      	bmi.n	4030b8 <__aeabi_f2uiz+0x28>
  4030a4:	ea4f 2300 	mov.w	r3, r0, lsl #8
  4030a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4030ac:	fa23 f002 	lsr.w	r0, r3, r2
  4030b0:	4770      	bx	lr
  4030b2:	f04f 0000 	mov.w	r0, #0
  4030b6:	4770      	bx	lr
  4030b8:	f112 0f61 	cmn.w	r2, #97	; 0x61
  4030bc:	d101      	bne.n	4030c2 <__aeabi_f2uiz+0x32>
  4030be:	0242      	lsls	r2, r0, #9
  4030c0:	d102      	bne.n	4030c8 <__aeabi_f2uiz+0x38>
  4030c2:	f04f 30ff 	mov.w	r0, #4294967295
  4030c6:	4770      	bx	lr
  4030c8:	f04f 0000 	mov.w	r0, #0
  4030cc:	4770      	bx	lr
  4030ce:	bf00      	nop

004030d0 <__errno>:
  4030d0:	4b01      	ldr	r3, [pc, #4]	; (4030d8 <__errno+0x8>)
  4030d2:	6818      	ldr	r0, [r3, #0]
  4030d4:	4770      	bx	lr
  4030d6:	bf00      	nop
  4030d8:	2000000c 	.word	0x2000000c

004030dc <__libc_init_array>:
  4030dc:	b570      	push	{r4, r5, r6, lr}
  4030de:	4e0f      	ldr	r6, [pc, #60]	; (40311c <__libc_init_array+0x40>)
  4030e0:	4d0f      	ldr	r5, [pc, #60]	; (403120 <__libc_init_array+0x44>)
  4030e2:	1b76      	subs	r6, r6, r5
  4030e4:	10b6      	asrs	r6, r6, #2
  4030e6:	bf18      	it	ne
  4030e8:	2400      	movne	r4, #0
  4030ea:	d005      	beq.n	4030f8 <__libc_init_array+0x1c>
  4030ec:	3401      	adds	r4, #1
  4030ee:	f855 3b04 	ldr.w	r3, [r5], #4
  4030f2:	4798      	blx	r3
  4030f4:	42a6      	cmp	r6, r4
  4030f6:	d1f9      	bne.n	4030ec <__libc_init_array+0x10>
  4030f8:	4e0a      	ldr	r6, [pc, #40]	; (403124 <__libc_init_array+0x48>)
  4030fa:	4d0b      	ldr	r5, [pc, #44]	; (403128 <__libc_init_array+0x4c>)
  4030fc:	1b76      	subs	r6, r6, r5
  4030fe:	f000 f905 	bl	40330c <_init>
  403102:	10b6      	asrs	r6, r6, #2
  403104:	bf18      	it	ne
  403106:	2400      	movne	r4, #0
  403108:	d006      	beq.n	403118 <__libc_init_array+0x3c>
  40310a:	3401      	adds	r4, #1
  40310c:	f855 3b04 	ldr.w	r3, [r5], #4
  403110:	4798      	blx	r3
  403112:	42a6      	cmp	r6, r4
  403114:	d1f9      	bne.n	40310a <__libc_init_array+0x2e>
  403116:	bd70      	pop	{r4, r5, r6, pc}
  403118:	bd70      	pop	{r4, r5, r6, pc}
  40311a:	bf00      	nop
  40311c:	00403318 	.word	0x00403318
  403120:	00403318 	.word	0x00403318
  403124:	00403320 	.word	0x00403320
  403128:	00403318 	.word	0x00403318

0040312c <memset>:
  40312c:	b470      	push	{r4, r5, r6}
  40312e:	0786      	lsls	r6, r0, #30
  403130:	d046      	beq.n	4031c0 <memset+0x94>
  403132:	1e54      	subs	r4, r2, #1
  403134:	2a00      	cmp	r2, #0
  403136:	d041      	beq.n	4031bc <memset+0x90>
  403138:	b2ca      	uxtb	r2, r1
  40313a:	4603      	mov	r3, r0
  40313c:	e002      	b.n	403144 <memset+0x18>
  40313e:	f114 34ff 	adds.w	r4, r4, #4294967295
  403142:	d33b      	bcc.n	4031bc <memset+0x90>
  403144:	f803 2b01 	strb.w	r2, [r3], #1
  403148:	079d      	lsls	r5, r3, #30
  40314a:	d1f8      	bne.n	40313e <memset+0x12>
  40314c:	2c03      	cmp	r4, #3
  40314e:	d92e      	bls.n	4031ae <memset+0x82>
  403150:	b2cd      	uxtb	r5, r1
  403152:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403156:	2c0f      	cmp	r4, #15
  403158:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40315c:	d919      	bls.n	403192 <memset+0x66>
  40315e:	f103 0210 	add.w	r2, r3, #16
  403162:	4626      	mov	r6, r4
  403164:	3e10      	subs	r6, #16
  403166:	2e0f      	cmp	r6, #15
  403168:	f842 5c10 	str.w	r5, [r2, #-16]
  40316c:	f842 5c0c 	str.w	r5, [r2, #-12]
  403170:	f842 5c08 	str.w	r5, [r2, #-8]
  403174:	f842 5c04 	str.w	r5, [r2, #-4]
  403178:	f102 0210 	add.w	r2, r2, #16
  40317c:	d8f2      	bhi.n	403164 <memset+0x38>
  40317e:	f1a4 0210 	sub.w	r2, r4, #16
  403182:	f022 020f 	bic.w	r2, r2, #15
  403186:	f004 040f 	and.w	r4, r4, #15
  40318a:	3210      	adds	r2, #16
  40318c:	2c03      	cmp	r4, #3
  40318e:	4413      	add	r3, r2
  403190:	d90d      	bls.n	4031ae <memset+0x82>
  403192:	461e      	mov	r6, r3
  403194:	4622      	mov	r2, r4
  403196:	3a04      	subs	r2, #4
  403198:	2a03      	cmp	r2, #3
  40319a:	f846 5b04 	str.w	r5, [r6], #4
  40319e:	d8fa      	bhi.n	403196 <memset+0x6a>
  4031a0:	1f22      	subs	r2, r4, #4
  4031a2:	f022 0203 	bic.w	r2, r2, #3
  4031a6:	3204      	adds	r2, #4
  4031a8:	4413      	add	r3, r2
  4031aa:	f004 0403 	and.w	r4, r4, #3
  4031ae:	b12c      	cbz	r4, 4031bc <memset+0x90>
  4031b0:	b2c9      	uxtb	r1, r1
  4031b2:	441c      	add	r4, r3
  4031b4:	f803 1b01 	strb.w	r1, [r3], #1
  4031b8:	429c      	cmp	r4, r3
  4031ba:	d1fb      	bne.n	4031b4 <memset+0x88>
  4031bc:	bc70      	pop	{r4, r5, r6}
  4031be:	4770      	bx	lr
  4031c0:	4614      	mov	r4, r2
  4031c2:	4603      	mov	r3, r0
  4031c4:	e7c2      	b.n	40314c <memset+0x20>
  4031c6:	bf00      	nop

004031c8 <register_fini>:
  4031c8:	4b02      	ldr	r3, [pc, #8]	; (4031d4 <register_fini+0xc>)
  4031ca:	b113      	cbz	r3, 4031d2 <register_fini+0xa>
  4031cc:	4802      	ldr	r0, [pc, #8]	; (4031d8 <register_fini+0x10>)
  4031ce:	f000 b805 	b.w	4031dc <atexit>
  4031d2:	4770      	bx	lr
  4031d4:	00000000 	.word	0x00000000
  4031d8:	004031e9 	.word	0x004031e9

004031dc <atexit>:
  4031dc:	2300      	movs	r3, #0
  4031de:	4601      	mov	r1, r0
  4031e0:	461a      	mov	r2, r3
  4031e2:	4618      	mov	r0, r3
  4031e4:	f000 b81e 	b.w	403224 <__register_exitproc>

004031e8 <__libc_fini_array>:
  4031e8:	b538      	push	{r3, r4, r5, lr}
  4031ea:	4c0a      	ldr	r4, [pc, #40]	; (403214 <__libc_fini_array+0x2c>)
  4031ec:	4d0a      	ldr	r5, [pc, #40]	; (403218 <__libc_fini_array+0x30>)
  4031ee:	1b64      	subs	r4, r4, r5
  4031f0:	10a4      	asrs	r4, r4, #2
  4031f2:	d00a      	beq.n	40320a <__libc_fini_array+0x22>
  4031f4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4031f8:	3b01      	subs	r3, #1
  4031fa:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4031fe:	3c01      	subs	r4, #1
  403200:	f855 3904 	ldr.w	r3, [r5], #-4
  403204:	4798      	blx	r3
  403206:	2c00      	cmp	r4, #0
  403208:	d1f9      	bne.n	4031fe <__libc_fini_array+0x16>
  40320a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40320e:	f000 b887 	b.w	403320 <_fini>
  403212:	bf00      	nop
  403214:	00403330 	.word	0x00403330
  403218:	0040332c 	.word	0x0040332c

0040321c <__retarget_lock_acquire_recursive>:
  40321c:	4770      	bx	lr
  40321e:	bf00      	nop

00403220 <__retarget_lock_release_recursive>:
  403220:	4770      	bx	lr
  403222:	bf00      	nop

00403224 <__register_exitproc>:
  403224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403228:	4d2c      	ldr	r5, [pc, #176]	; (4032dc <__register_exitproc+0xb8>)
  40322a:	4606      	mov	r6, r0
  40322c:	6828      	ldr	r0, [r5, #0]
  40322e:	4698      	mov	r8, r3
  403230:	460f      	mov	r7, r1
  403232:	4691      	mov	r9, r2
  403234:	f7ff fff2 	bl	40321c <__retarget_lock_acquire_recursive>
  403238:	4b29      	ldr	r3, [pc, #164]	; (4032e0 <__register_exitproc+0xbc>)
  40323a:	681c      	ldr	r4, [r3, #0]
  40323c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403240:	2b00      	cmp	r3, #0
  403242:	d03e      	beq.n	4032c2 <__register_exitproc+0x9e>
  403244:	685a      	ldr	r2, [r3, #4]
  403246:	2a1f      	cmp	r2, #31
  403248:	dc1c      	bgt.n	403284 <__register_exitproc+0x60>
  40324a:	f102 0e01 	add.w	lr, r2, #1
  40324e:	b176      	cbz	r6, 40326e <__register_exitproc+0x4a>
  403250:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403254:	2401      	movs	r4, #1
  403256:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40325a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40325e:	4094      	lsls	r4, r2
  403260:	4320      	orrs	r0, r4
  403262:	2e02      	cmp	r6, #2
  403264:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403268:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40326c:	d023      	beq.n	4032b6 <__register_exitproc+0x92>
  40326e:	3202      	adds	r2, #2
  403270:	f8c3 e004 	str.w	lr, [r3, #4]
  403274:	6828      	ldr	r0, [r5, #0]
  403276:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40327a:	f7ff ffd1 	bl	403220 <__retarget_lock_release_recursive>
  40327e:	2000      	movs	r0, #0
  403280:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403284:	4b17      	ldr	r3, [pc, #92]	; (4032e4 <__register_exitproc+0xc0>)
  403286:	b30b      	cbz	r3, 4032cc <__register_exitproc+0xa8>
  403288:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40328c:	f3af 8000 	nop.w
  403290:	4603      	mov	r3, r0
  403292:	b1d8      	cbz	r0, 4032cc <__register_exitproc+0xa8>
  403294:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403298:	6002      	str	r2, [r0, #0]
  40329a:	2100      	movs	r1, #0
  40329c:	6041      	str	r1, [r0, #4]
  40329e:	460a      	mov	r2, r1
  4032a0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4032a4:	f04f 0e01 	mov.w	lr, #1
  4032a8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4032ac:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4032b0:	2e00      	cmp	r6, #0
  4032b2:	d0dc      	beq.n	40326e <__register_exitproc+0x4a>
  4032b4:	e7cc      	b.n	403250 <__register_exitproc+0x2c>
  4032b6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4032ba:	430c      	orrs	r4, r1
  4032bc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4032c0:	e7d5      	b.n	40326e <__register_exitproc+0x4a>
  4032c2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4032c6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4032ca:	e7bb      	b.n	403244 <__register_exitproc+0x20>
  4032cc:	6828      	ldr	r0, [r5, #0]
  4032ce:	f7ff ffa7 	bl	403220 <__retarget_lock_release_recursive>
  4032d2:	f04f 30ff 	mov.w	r0, #4294967295
  4032d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4032da:	bf00      	nop
  4032dc:	20000438 	.word	0x20000438
  4032e0:	00403308 	.word	0x00403308
  4032e4:	00000000 	.word	0x00000000
  4032e8:	00776f70 	.word	0x00776f70
  4032ec:	74727173 	.word	0x74727173
  4032f0:	00000066 	.word	0x00000066
  4032f4:	00000000 	.word	0x00000000

004032f8 <TWO52>:
  4032f8:	00000000 43300000 00000000 c3300000     ......0C......0.

00403308 <_global_impure_ptr>:
  403308:	20000010                                ... 

0040330c <_init>:
  40330c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40330e:	bf00      	nop
  403310:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403312:	bc08      	pop	{r3}
  403314:	469e      	mov	lr, r3
  403316:	4770      	bx	lr

00403318 <__init_array_start>:
  403318:	004031c9 	.word	0x004031c9

0040331c <__frame_dummy_init_array_entry>:
  40331c:	004000f1                                ..@.

00403320 <_fini>:
  403320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403322:	bf00      	nop
  403324:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403326:	bc08      	pop	{r3}
  403328:	469e      	mov	lr, r3
  40332a:	4770      	bx	lr

0040332c <__fini_array_start>:
  40332c:	004000cd 	.word	0x004000cd
