============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 05 2024  09:58:41 pm
  Module:                 mul_top
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin c_flop_reg[30]/CK->D
          Group: clk
     Startpoint: (R) b_flop_reg[21]/CK
          Clock: (R) clk
       Endpoint: (F) c_flop_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-      30                  
     Required Time:=     928                  
      Launch Clock:-       0                  
         Data Path:-     928                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  b_flop_reg[21]/CK                       -       -      R     (arrival)     96    -     0     -       0    (-,-) 
  b_flop_reg[21]/QN                       -       CK->QN F     DFFR_X1        1  3.2    14    68      68    (-,-) 
  g12447/ZN                               -       A->ZN  R     INV_X2         3 10.3    15    24      92    (-,-) 
  mul_unit_mul_7_18_g12454/ZN             -       A->ZN  F     INV_X4         7 23.2     9    16     108    (-,-) 
  mul_unit_mul_7_18_g10868/ZN             -       A1->ZN R     NAND2_X2       1  3.5    10    15     122    (-,-) 
  mul_unit_mul_7_18_g10842/ZN             -       A1->ZN R     AND2_X4        4 13.6    12    34     157    (-,-) 
  mul_unit_mul_7_18_g10467__8780/ZN       -       A2->ZN F     NAND2_X4       6 11.4    10    17     174    (-,-) 
  mul_unit_mul_7_18_g10305__2900/ZN       -       A1->ZN R     OAI22_X2       1  3.8    31    29     203    (-,-) 
  mul_unit_mul_7_18_cdnfadd_023_2__5266/S -       B->S   F     FA_X1          1  3.7    17   102     305    (-,-) 
  mul_unit_mul_7_18_cdnfadd_023_5__2703/S -       B->S   R     FA_X1          1  3.1    14   126     430    (-,-) 
  mul_unit_mul_7_18_cdnfadd_023_7__7344/S -       CI->S  F     FA_X1          1  3.0    16    94     524    (-,-) 
  mul_unit_mul_7_18_cdnfadd_023_8__1840/S -       CI->S  R     FA_X1          1  3.1    14   116     640    (-,-) 
  mul_unit_mul_7_18_cdnfadd_023_9__5019/S -       CI->S  F     FA_X1          1  3.2    17    94     735    (-,-) 
  mul_unit_mul_7_18_g12291/ZN             -       A->ZN  R     INV_X2         2  9.8    14    25     760    (-,-) 
  mul_unit_mul_7_18_g9914__12052/ZN       -       A1->ZN F     NOR2_X2        2  4.1     6    10     770    (-,-) 
  mul_unit_mul_7_18_g9877__12293/ZN       -       A->ZN  R     AOI21_X2       1  7.5    31    48     818    (-,-) 
  mul_unit_mul_7_18_g9837__11998/ZN       -       A3->ZN F     NAND3_X4       8 12.5    15    29     847    (-,-) 
  mul_unit_mul_7_18_g9798__12164/ZN       -       A1->ZN R     NAND4_X1       1  1.9    15    21     868    (-,-) 
  mul_unit_mul_7_18_g9784__6083/ZN        -       A1->ZN F     NAND3_X1       1  2.4    13    22     890    (-,-) 
  mul_unit_mul_7_18_g9779__5953/ZN        -       A->ZN  F     XNOR2_X1       1  1.4     9    38     928    (-,-) 
  c_flop_reg[30]/D                        <<<     -      F     DFFR_X2        1    -     -     0     928    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

