circuit AllToAllController :
  module AllToAllController :
    input clock : Clock
    input reset : UInt<1>
    output io : { processor : { flip cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<64>, rs2 : UInt<64>}}, resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { rd : UInt<5>, data : UInt<64>}}, busy : UInt<1>, interrupt : UInt<1>, flip exception : UInt<1>}, flip mesh : { flip cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : { load : UInt<1>, store : UInt<1>, doAllToAll : UInt<1>, rs1 : UInt<64>, rs2 : UInt<64>}}, resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>}}, busy : UInt<1>}}

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[AllToAllController.scala 40:22]
    reg rd_address : UInt<5>, clock with :
      reset => (UInt<1>("h0"), rd_address) @[AllToAllController.scala 47:23]
    node _T = eq(io.processor.resp.ready, UInt<1>("h0")) @[AllToAllController.scala 52:20]
    node stall_resp = and(_T, io.mesh.resp.valid) @[AllToAllController.scala 52:33]
    io.processor.interrupt <= UInt<1>("h0") @[AllToAllController.scala 56:26]
    io.mesh.cmd.bits.rs1 <= io.processor.cmd.bits.rs1 @[AllToAllController.scala 59:24]
    io.mesh.cmd.bits.rs2 <= io.processor.cmd.bits.rs2 @[AllToAllController.scala 60:24]
    io.processor.resp.bits.data <= io.mesh.resp.bits.data @[AllToAllController.scala 63:19]
    node _T_1 = and(io.processor.cmd.valid, io.processor.cmd.ready) @[AllToAllController.scala 70:34]
    node _T_2 = eq(io.processor.cmd.bits.inst.opcode, UInt<6>("h2b")) @[AllToAllController.scala 70:74]
    node action_signal = and(_T_1, _T_2) @[AllToAllController.scala 70:48]
    node done_action_signal = eq(io.mesh.busy, UInt<1>("h0")) @[AllToAllController.scala 71:28]
    node _T_3 = and(io.processor.cmd.valid, io.processor.cmd.ready) @[AllToAllController.scala 74:28]
    node _T_4 = eq(io.processor.cmd.bits.inst.opcode, UInt<4>("hb")) @[AllToAllController.scala 74:68]
    node mem_cmd = and(_T_3, _T_4) @[AllToAllController.scala 74:42]
    node load_signal = eq(io.processor.cmd.bits.inst.funct, UInt<1>("h1")) @[AllToAllController.scala 76:42]
    node store_signal = eq(io.processor.cmd.bits.inst.funct, UInt<2>("h2")) @[AllToAllController.scala 78:43]
    io.mesh.cmd.valid <= io.processor.cmd.valid @[AllToAllController.scala 81:21]
    node _T_5 = and(mem_cmd, load_signal) @[AllToAllController.scala 82:36]
    io.mesh.cmd.bits.load <= _T_5 @[AllToAllController.scala 82:25]
    node _T_6 = and(mem_cmd, store_signal) @[AllToAllController.scala 83:37]
    io.mesh.cmd.bits.store <= _T_6 @[AllToAllController.scala 83:26]
    io.mesh.cmd.bits.doAllToAll <= action_signal @[AllToAllController.scala 84:31]
    node _T_7 = eq(state, UInt<3>("h0")) @[AllToAllController.scala 86:14]
    when _T_7 : @[AllToAllController.scala 86:23]
      io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 88:23]
      io.processor.cmd.ready <= UInt<1>("h1") @[AllToAllController.scala 89:16]
      io.mesh.cmd.valid <= io.processor.cmd.valid @[AllToAllController.scala 90:23]
      io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 91:17]
      io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 92:24]
      io.processor.resp.bits.rd <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 93:31]
      rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 94:16]
      when action_signal : @[AllToAllController.scala 96:24]
        state <= UInt<3>("h1") @[AllToAllController.scala 97:13]
      else :
        node _T_8 = and(mem_cmd, load_signal) @[AllToAllController.scala 98:24]
        when _T_8 : @[AllToAllController.scala 98:39]
          state <= UInt<3>("h4") @[AllToAllController.scala 99:13]
        else :
          node _T_9 = and(mem_cmd, store_signal) @[AllToAllController.scala 100:24]
          when _T_9 : @[AllToAllController.scala 100:40]
            state <= UInt<3>("h5") @[AllToAllController.scala 101:13]
          else :
            state <= UInt<3>("h0") @[AllToAllController.scala 103:13]
    else :
      node _T_10 = eq(state, UInt<3>("h4")) @[AllToAllController.scala 106:20]
      when _T_10 : @[AllToAllController.scala 106:35]
        io.processor.busy <= stall_resp @[AllToAllController.scala 108:23]
        node _T_11 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 109:19]
        io.processor.cmd.ready <= _T_11 @[AllToAllController.scala 109:16]
        node _T_12 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 110:26]
        node _T_13 = and(_T_12, io.processor.cmd.valid) @[AllToAllController.scala 110:38]
        io.mesh.cmd.valid <= _T_13 @[AllToAllController.scala 110:23]
        io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 111:17]
        io.mesh.resp.ready <= io.processor.resp.ready @[AllToAllController.scala 112:24]
        io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 113:31]
        node _T_14 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 115:10]
        when _T_14 : @[AllToAllController.scala 115:22]
          rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 116:18]
        node _T_15 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 119:28]
        node _T_16 = and(action_signal, _T_15) @[AllToAllController.scala 119:25]
        when _T_16 : @[AllToAllController.scala 119:40]
          state <= UInt<3>("h1") @[AllToAllController.scala 120:13]
        else :
          node _T_17 = and(mem_cmd, load_signal) @[AllToAllController.scala 121:24]
          node _T_18 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 121:42]
          node _T_19 = and(_T_17, _T_18) @[AllToAllController.scala 121:39]
          when _T_19 : @[AllToAllController.scala 121:54]
            state <= UInt<3>("h4") @[AllToAllController.scala 122:13]
          else :
            node _T_20 = and(mem_cmd, store_signal) @[AllToAllController.scala 123:24]
            node _T_21 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 123:43]
            node _T_22 = and(_T_20, _T_21) @[AllToAllController.scala 123:40]
            when _T_22 : @[AllToAllController.scala 123:55]
              state <= UInt<3>("h5") @[AllToAllController.scala 124:13]
            else :
              when stall_resp : @[AllToAllController.scala 125:27]
                state <= UInt<3>("h7") @[AllToAllController.scala 126:13]
              else :
                state <= UInt<3>("h0") @[AllToAllController.scala 128:13]
      else :
        node _T_23 = eq(state, UInt<3>("h5")) @[AllToAllController.scala 131:20]
        when _T_23 : @[AllToAllController.scala 131:36]
          io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 133:23]
          io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 134:16]
          io.mesh.cmd.valid <= UInt<1>("h0") @[AllToAllController.scala 135:23]
          io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 136:17]
          io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 137:24]
          io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 138:31]
          state <= UInt<3>("h6") @[AllToAllController.scala 140:11]
        else :
          node _T_24 = eq(state, UInt<3>("h6")) @[AllToAllController.scala 142:20]
          when _T_24 : @[AllToAllController.scala 142:35]
            io.processor.busy <= stall_resp @[AllToAllController.scala 144:23]
            node _T_25 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 145:19]
            io.processor.cmd.ready <= _T_25 @[AllToAllController.scala 145:16]
            node _T_26 = and(io.processor.cmd.valid, io.processor.cmd.valid) @[AllToAllController.scala 146:37]
            io.mesh.cmd.valid <= _T_26 @[AllToAllController.scala 146:23]
            io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 147:17]
            io.mesh.resp.ready <= io.processor.resp.ready @[AllToAllController.scala 148:24]
            io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 149:31]
            node _T_27 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 151:10]
            when _T_27 : @[AllToAllController.scala 151:22]
              rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 152:18]
            node _T_28 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 155:28]
            node _T_29 = and(action_signal, _T_28) @[AllToAllController.scala 155:25]
            when _T_29 : @[AllToAllController.scala 155:40]
              state <= UInt<3>("h1") @[AllToAllController.scala 156:13]
            else :
              node _T_30 = and(mem_cmd, load_signal) @[AllToAllController.scala 157:24]
              node _T_31 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 157:42]
              node _T_32 = and(_T_30, _T_31) @[AllToAllController.scala 157:39]
              when _T_32 : @[AllToAllController.scala 157:54]
                state <= UInt<3>("h4") @[AllToAllController.scala 158:13]
              else :
                node _T_33 = and(mem_cmd, store_signal) @[AllToAllController.scala 159:24]
                node _T_34 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 159:43]
                node _T_35 = and(_T_33, _T_34) @[AllToAllController.scala 159:40]
                when _T_35 : @[AllToAllController.scala 159:55]
                  state <= UInt<3>("h5") @[AllToAllController.scala 160:13]
                else :
                  when stall_resp : @[AllToAllController.scala 161:27]
                    state <= UInt<3>("h7") @[AllToAllController.scala 162:13]
                  else :
                    state <= UInt<3>("h0") @[AllToAllController.scala 164:13]
          else :
            node _T_36 = eq(state, UInt<3>("h7")) @[AllToAllController.scala 167:20]
            when _T_36 : @[AllToAllController.scala 167:41]
              io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 169:23]
              io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 170:16]
              io.mesh.cmd.valid <= UInt<1>("h0") @[AllToAllController.scala 171:23]
              io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 172:17]
              io.mesh.resp.ready <= io.processor.resp.ready @[AllToAllController.scala 173:24]
              io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 174:31]
              when stall_resp : @[AllToAllController.scala 176:21]
                state <= UInt<3>("h7") @[AllToAllController.scala 177:13]
              else :
                state <= UInt<3>("h0") @[AllToAllController.scala 179:13]
            else :
              node _T_37 = eq(state, UInt<3>("h1")) @[AllToAllController.scala 182:20]
              when _T_37 : @[AllToAllController.scala 182:31]
                io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 184:23]
                io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 185:16]
                io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 186:24]
                io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 187:19]
                io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 188:17]
                state <= UInt<3>("h2") @[AllToAllController.scala 190:11]
              else :
                node _T_38 = eq(state, UInt<3>("h2")) @[AllToAllController.scala 192:20]
                when _T_38 : @[AllToAllController.scala 192:41]
                  io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 194:23]
                  io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 195:16]
                  io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 196:24]
                  io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 197:31]
                  io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 198:17]
                  when done_action_signal : @[AllToAllController.scala 200:30]
                    state <= UInt<3>("h3") @[AllToAllController.scala 201:13]
                  else :
                    state <= UInt<3>("h2") @[AllToAllController.scala 203:13]
                else :
                  node _T_39 = eq(state, UInt<3>("h3")) @[AllToAllController.scala 206:20]
                  when _T_39 : @[AllToAllController.scala 206:36]
                    io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 208:23]
                    io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 209:16]
                    io.mesh.resp.ready <= UInt<1>("h1") @[AllToAllController.scala 210:24]
                    io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 211:31]
                    io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 212:17]
                    node _T_40 = eq(io.processor.resp.ready, UInt<1>("h0")) @[AllToAllController.scala 214:10]
                    when _T_40 : @[AllToAllController.scala 214:23]
                      state <= UInt<3>("h3") @[AllToAllController.scala 215:13]
                    else :
                      state <= UInt<3>("h0") @[AllToAllController.scala 217:12]
                  else :
                    io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 222:23]
                    io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 223:16]
                    io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 224:17]
                    io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 225:24]
                    io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 226:31]
                    state <= UInt<3>("h0") @[AllToAllController.scala 228:11]

