{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 17:34:41 2015 " "Info: Processing started: Tue Dec 08 17:34:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uP -c uP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uP -c uP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "TimingCircuits:comb_3\|outX\[0\] " "Info: Detected ripple clock \"TimingCircuits:comb_3\|outX\[0\]\" as buffer" {  } { { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TimingCircuits:comb_3\|outX\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\] register uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[4\] 147.1 MHz 6.798 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 147.1 MHz between source register \"uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\]\" and destination register \"uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[4\]\" (period= 6.798 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.550 ns + Longest register register " "Info: + Longest register to register delay is 6.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\] 1 REG LCFF_X33_Y21_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y21_N25; Fanout = 3; REG Node = 'uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uP_DP:DataPath|n_REG:PC_REG|Q[3] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.322 ns) 1.192 ns uP_DP:DataPath\|Mux1_to_RAM\[3\]~3 2 COMB LCCOMB_X32_Y21_N6 74 " "Info: 2: + IC(0.870 ns) + CELL(0.322 ns) = 1.192 ns; Loc. = LCCOMB_X32_Y21_N6; Fanout = 74; COMB Node = 'uP_DP:DataPath\|Mux1_to_RAM\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[3] uP_DP:DataPath|Mux1_to_RAM[3]~3 } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_DP.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.544 ns) 2.356 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~2 3 COMB LCCOMB_X31_Y21_N16 1 " "Info: 3: + IC(0.620 ns) + CELL(0.544 ns) = 2.356 ns; Loc. = LCCOMB_X31_Y21_N16; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { uP_DP:DataPath|Mux1_to_RAM[3]~3 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~2 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.178 ns) 3.342 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~3 4 COMB LCCOMB_X29_Y21_N8 1 " "Info: 4: + IC(0.808 ns) + CELL(0.178 ns) = 3.342 ns; Loc. = LCCOMB_X29_Y21_N8; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~2 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~3 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.178 ns) 4.685 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~6 5 COMB LCCOMB_X33_Y19_N20 1 " "Info: 5: + IC(1.165 ns) + CELL(0.178 ns) = 4.685 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~3 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~6 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.319 ns) 5.299 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~9 6 COMB LCCOMB_X33_Y19_N6 1 " "Info: 6: + IC(0.295 ns) + CELL(0.319 ns) = 5.299 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.614 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~6 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~9 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.319 ns) 6.454 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~20 7 COMB LCCOMB_X34_Y18_N0 1 " "Info: 7: + IC(0.836 ns) + CELL(0.319 ns) = 6.454 ns; Loc. = LCCOMB_X34_Y18_N0; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~9 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~20 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.550 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[4\] 8 REG LCFF_X34_Y18_N1 3 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.550 ns; Loc. = LCFF_X34_Y18_N1; Fanout = 3; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~20 uP_DP:DataPath|mem_RAM:RAM_32x8|Q[4] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.956 ns ( 29.86 % ) " "Info: Total cell delay = 1.956 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.594 ns ( 70.14 % ) " "Info: Total interconnect delay = 4.594 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.550 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[3] uP_DP:DataPath|Mux1_to_RAM[3]~3 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~2 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~3 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~6 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~9 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~20 uP_DP:DataPath|mem_RAM:RAM_32x8|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.550 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[3] {} uP_DP:DataPath|Mux1_to_RAM[3]~3 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~2 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~3 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~6 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~9 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~20 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[4] {} } { 0.000ns 0.870ns 0.620ns 0.808ns 1.165ns 0.295ns 0.836ns 0.000ns } { 0.000ns 0.322ns 0.544ns 0.178ns 0.178ns 0.319ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.749 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.879 ns) 3.677 ns TimingCircuits:comb_3\|outX\[0\] 2 REG LCFF_X39_Y14_N29 2 " "Info: 2: + IC(1.772 ns) + CELL(0.879 ns) = 3.677 ns; Loc. = LCFF_X39_Y14_N29; Fanout = 2; REG Node = 'TimingCircuits:comb_3\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 5.167 ns TimingCircuits:comb_3\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G5 296 " "Info: 3: + IC(1.490 ns) + CELL(0.000 ns) = 5.167 ns; Loc. = CLKCTRL_G5; Fanout = 296; COMB Node = 'TimingCircuits:comb_3\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 6.749 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[4\] 4 REG LCFF_X34_Y18_N1 3 " "Info: 4: + IC(0.980 ns) + CELL(0.602 ns) = 6.749 ns; Loc. = LCFF_X34_Y18_N1; Fanout = 3; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[4] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.15 % ) " "Info: Total cell delay = 2.507 ns ( 37.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.242 ns ( 62.85 % ) " "Info: Total interconnect delay = 4.242 ns ( 62.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.749 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.749 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[4] {} } { 0.000ns 0.000ns 1.772ns 1.490ns 0.980ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.758 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.879 ns) 3.677 ns TimingCircuits:comb_3\|outX\[0\] 2 REG LCFF_X39_Y14_N29 2 " "Info: 2: + IC(1.772 ns) + CELL(0.879 ns) = 3.677 ns; Loc. = LCFF_X39_Y14_N29; Fanout = 2; REG Node = 'TimingCircuits:comb_3\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 5.167 ns TimingCircuits:comb_3\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G5 296 " "Info: 3: + IC(1.490 ns) + CELL(0.000 ns) = 5.167 ns; Loc. = CLKCTRL_G5; Fanout = 296; COMB Node = 'TimingCircuits:comb_3\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 6.758 ns uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\] 4 REG LCFF_X33_Y21_N25 3 " "Info: 4: + IC(0.989 ns) + CELL(0.602 ns) = 6.758 ns; Loc. = LCFF_X33_Y21_N25; Fanout = 3; REG Node = 'uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|n_REG:PC_REG|Q[3] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.10 % ) " "Info: Total cell delay = 2.507 ns ( 37.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.251 ns ( 62.90 % ) " "Info: Total interconnect delay = 4.251 ns ( 62.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.758 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|n_REG:PC_REG|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.758 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|n_REG:PC_REG|Q[3] {} } { 0.000ns 0.000ns 1.772ns 1.490ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.749 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.749 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[4] {} } { 0.000ns 0.000ns 1.772ns 1.490ns 0.980ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.758 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|n_REG:PC_REG|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.758 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|n_REG:PC_REG|Q[3] {} } { 0.000ns 0.000ns 1.772ns 1.490ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/n_REG.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.550 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[3] uP_DP:DataPath|Mux1_to_RAM[3]~3 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~2 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~3 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~6 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~9 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~20 uP_DP:DataPath|mem_RAM:RAM_32x8|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.550 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[3] {} uP_DP:DataPath|Mux1_to_RAM[3]~3 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~2 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~3 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~6 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~9 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~20 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[4] {} } { 0.000ns 0.870ns 0.620ns 0.808ns 1.165ns 0.295ns 0.836ns 0.000ns } { 0.000ns 0.322ns 0.544ns 0.178ns 0.178ns 0.319ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.749 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.749 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[4] {} } { 0.000ns 0.000ns 1.772ns 1.490ns 0.980ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.758 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|n_REG:PC_REG|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.758 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|n_REG:PC_REG|Q[3] {} } { 0.000ns 0.000ns 1.772ns 1.490ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[16\]\[1\] KEY\[0\] CLOCK_50 4.673 ns register " "Info: tsu for register \"uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[16\]\[1\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 4.673 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.462 ns + Longest pin register " "Info: + Longest pin to register delay is 11.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 PIN PIN_R22 49 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 49; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.945 ns) + CELL(0.545 ns) 8.354 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~34 2 COMB LCCOMB_X32_Y19_N14 12 " "Info: 2: + IC(6.945 ns) + CELL(0.545 ns) = 8.354 ns; Loc. = LCCOMB_X32_Y19_N14; Fanout = 12; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.490 ns" { KEY[0] uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.695 ns) + CELL(0.413 ns) 11.462 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[16\]\[1\] 3 REG LCFF_X33_Y20_N29 1 " "Info: 3: + IC(2.695 ns) + CELL(0.413 ns) = 11.462 ns; Loc. = LCFF_X33_Y20_N29; Fanout = 1; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[16\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[16][1] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 15.90 % ) " "Info: Total cell delay = 1.822 ns ( 15.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.640 ns ( 84.10 % ) " "Info: Total interconnect delay = 9.640 ns ( 84.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.462 ns" { KEY[0] uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[16][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.462 ns" { KEY[0] {} KEY[0]~combout {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[16][1] {} } { 0.000ns 0.000ns 6.945ns 2.695ns } { 0.000ns 0.864ns 0.545ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.751 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.879 ns) 3.677 ns TimingCircuits:comb_3\|outX\[0\] 2 REG LCFF_X39_Y14_N29 2 " "Info: 2: + IC(1.772 ns) + CELL(0.879 ns) = 3.677 ns; Loc. = LCFF_X39_Y14_N29; Fanout = 2; REG Node = 'TimingCircuits:comb_3\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 5.167 ns TimingCircuits:comb_3\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G5 296 " "Info: 3: + IC(1.490 ns) + CELL(0.000 ns) = 5.167 ns; Loc. = CLKCTRL_G5; Fanout = 296; COMB Node = 'TimingCircuits:comb_3\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 6.751 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[16\]\[1\] 4 REG LCFF_X33_Y20_N29 1 " "Info: 4: + IC(0.982 ns) + CELL(0.602 ns) = 6.751 ns; Loc. = LCFF_X33_Y20_N29; Fanout = 1; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[16\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[16][1] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.14 % ) " "Info: Total cell delay = 2.507 ns ( 37.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.244 ns ( 62.86 % ) " "Info: Total interconnect delay = 4.244 ns ( 62.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.751 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[16][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.751 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[16][1] {} } { 0.000ns 0.000ns 1.772ns 1.490ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.462 ns" { KEY[0] uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[16][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.462 ns" { KEY[0] {} KEY[0]~combout {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[16][1] {} } { 0.000ns 0.000ns 6.945ns 2.695ns } { 0.000ns 0.864ns 0.545ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.751 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[16][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.751 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[16][1] {} } { 0.000ns 0.000ns 1.772ns 1.490ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[1\] uP_CU:CtrlUnit\|state.HALT 16.154 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[1\]\" through register \"uP_CU:CtrlUnit\|state.HALT\" is 16.154 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.758 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.879 ns) 3.677 ns TimingCircuits:comb_3\|outX\[0\] 2 REG LCFF_X39_Y14_N29 2 " "Info: 2: + IC(1.772 ns) + CELL(0.879 ns) = 3.677 ns; Loc. = LCFF_X39_Y14_N29; Fanout = 2; REG Node = 'TimingCircuits:comb_3\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 5.167 ns TimingCircuits:comb_3\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G5 296 " "Info: 3: + IC(1.490 ns) + CELL(0.000 ns) = 5.167 ns; Loc. = CLKCTRL_G5; Fanout = 296; COMB Node = 'TimingCircuits:comb_3\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 6.758 ns uP_CU:CtrlUnit\|state.HALT 4 REG LCFF_X33_Y21_N1 5 " "Info: 4: + IC(0.989 ns) + CELL(0.602 ns) = 6.758 ns; Loc. = LCFF_X33_Y21_N1; Fanout = 5; REG Node = 'uP_CU:CtrlUnit\|state.HALT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { TimingCircuits:comb_3|outX[0]~clkctrl uP_CU:CtrlUnit|state.HALT } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.10 % ) " "Info: Total cell delay = 2.507 ns ( 37.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.251 ns ( 62.90 % ) " "Info: Total interconnect delay = 4.251 ns ( 62.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.758 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_CU:CtrlUnit|state.HALT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.758 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_CU:CtrlUnit|state.HALT {} } { 0.000ns 0.000ns 1.772ns 1.490ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.119 ns + Longest register pin " "Info: + Longest register to pin delay is 9.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uP_CU:CtrlUnit\|state.HALT 1 REG LCFF_X33_Y21_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y21_N1; Fanout = 5; REG Node = 'uP_CU:CtrlUnit\|state.HALT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uP_CU:CtrlUnit|state.HALT } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.461 ns) 2.398 ns uP_CU:CtrlUnit\|WideOr8~0 2 COMB LCCOMB_X34_Y18_N16 2 " "Info: 2: + IC(1.937 ns) + CELL(0.461 ns) = 2.398 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 2; COMB Node = 'uP_CU:CtrlUnit\|WideOr8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { uP_CU:CtrlUnit|state.HALT uP_CU:CtrlUnit|WideOr8~0 } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.319 ns) 3.535 ns uP_CU:CtrlUnit\|WideOr8 3 COMB LCCOMB_X34_Y18_N4 1 " "Info: 3: + IC(0.818 ns) + CELL(0.319 ns) = 3.535 ns; Loc. = LCCOMB_X34_Y18_N4; Fanout = 1; COMB Node = 'uP_CU:CtrlUnit\|WideOr8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { uP_CU:CtrlUnit|WideOr8~0 uP_CU:CtrlUnit|WideOr8 } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP_CU.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.734 ns) + CELL(2.850 ns) 9.119 ns LEDG\[1\] 4 PIN PIN_U21 0 " "Info: 4: + IC(2.734 ns) + CELL(2.850 ns) = 9.119 ns; Loc. = PIN_U21; Fanout = 0; PIN Node = 'LEDG\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.584 ns" { uP_CU:CtrlUnit|WideOr8 LEDG[1] } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.630 ns ( 39.81 % ) " "Info: Total cell delay = 3.630 ns ( 39.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.489 ns ( 60.19 % ) " "Info: Total interconnect delay = 5.489 ns ( 60.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.119 ns" { uP_CU:CtrlUnit|state.HALT uP_CU:CtrlUnit|WideOr8~0 uP_CU:CtrlUnit|WideOr8 LEDG[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.119 ns" { uP_CU:CtrlUnit|state.HALT {} uP_CU:CtrlUnit|WideOr8~0 {} uP_CU:CtrlUnit|WideOr8 {} LEDG[1] {} } { 0.000ns 1.937ns 0.818ns 2.734ns } { 0.000ns 0.461ns 0.319ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.758 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_CU:CtrlUnit|state.HALT } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.758 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_CU:CtrlUnit|state.HALT {} } { 0.000ns 0.000ns 1.772ns 1.490ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.119 ns" { uP_CU:CtrlUnit|state.HALT uP_CU:CtrlUnit|WideOr8~0 uP_CU:CtrlUnit|WideOr8 LEDG[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.119 ns" { uP_CU:CtrlUnit|state.HALT {} uP_CU:CtrlUnit|WideOr8~0 {} uP_CU:CtrlUnit|WideOr8 {} LEDG[1] {} } { 0.000ns 1.937ns 0.818ns 2.734ns } { 0.000ns 0.461ns 0.319ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "uP_DP:DataPath\|n_REG:A_REG\|Q\[1\] SW\[1\] CLOCK_50 4.061 ns register " "Info: th for register \"uP_DP:DataPath\|n_REG:A_REG\|Q\[1\]\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_50\") is 4.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.747 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.879 ns) 3.677 ns TimingCircuits:comb_3\|outX\[0\] 2 REG LCFF_X39_Y14_N29 2 " "Info: 2: + IC(1.772 ns) + CELL(0.879 ns) = 3.677 ns; Loc. = LCFF_X39_Y14_N29; Fanout = 2; REG Node = 'TimingCircuits:comb_3\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 5.167 ns TimingCircuits:comb_3\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G5 296 " "Info: 3: + IC(1.490 ns) + CELL(0.000 ns) = 5.167 ns; Loc. = CLKCTRL_G5; Fanout = 296; COMB Node = 'TimingCircuits:comb_3\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl } "NODE_NAME" } } { "TimingCircuits.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/TimingCircuits.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 6.747 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[1\] 4 REG LCFF_X31_Y18_N9 18 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.747 ns; Loc. = LCFF_X31_Y18_N9; Fanout = 18; REG Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[1] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.16 % ) " "Info: Total cell delay = 2.507 ns ( 37.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.240 ns ( 62.84 % ) " "Info: Total interconnect delay = 4.240 ns ( 62.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.747 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.747 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|n_REG:A_REG|Q[1] {} } { 0.000ns 0.000ns 1.772ns 1.490ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/n_REG.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.972 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[1\] 1 PIN PIN_L21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 1; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/uP.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.544 ns) 2.876 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[1\]~1 2 COMB LCCOMB_X31_Y18_N8 1 " "Info: 2: + IC(1.306 ns) + CELL(0.544 ns) = 2.876 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 1; COMB Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { SW[1] uP_DP:DataPath|n_REG:A_REG|Q[1]~1 } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.972 ns uP_DP:DataPath\|n_REG:A_REG\|Q\[1\] 3 REG LCFF_X31_Y18_N9 18 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.972 ns; Loc. = LCFF_X31_Y18_N9; Fanout = 18; REG Node = 'uP_DP:DataPath\|n_REG:A_REG\|Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uP_DP:DataPath|n_REG:A_REG|Q[1]~1 uP_DP:DataPath|n_REG:A_REG|Q[1] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/ForHardWare/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 56.06 % ) " "Info: Total cell delay = 1.666 ns ( 56.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.306 ns ( 43.94 % ) " "Info: Total interconnect delay = 1.306 ns ( 43.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { SW[1] uP_DP:DataPath|n_REG:A_REG|Q[1]~1 uP_DP:DataPath|n_REG:A_REG|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.972 ns" { SW[1] {} SW[1]~combout {} uP_DP:DataPath|n_REG:A_REG|Q[1]~1 {} uP_DP:DataPath|n_REG:A_REG|Q[1] {} } { 0.000ns 0.000ns 1.306ns 0.000ns } { 0.000ns 1.026ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.747 ns" { CLOCK_50 TimingCircuits:comb_3|outX[0] TimingCircuits:comb_3|outX[0]~clkctrl uP_DP:DataPath|n_REG:A_REG|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.747 ns" { CLOCK_50 {} CLOCK_50~combout {} TimingCircuits:comb_3|outX[0] {} TimingCircuits:comb_3|outX[0]~clkctrl {} uP_DP:DataPath|n_REG:A_REG|Q[1] {} } { 0.000ns 0.000ns 1.772ns 1.490ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { SW[1] uP_DP:DataPath|n_REG:A_REG|Q[1]~1 uP_DP:DataPath|n_REG:A_REG|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.972 ns" { SW[1] {} SW[1]~combout {} uP_DP:DataPath|n_REG:A_REG|Q[1]~1 {} uP_DP:DataPath|n_REG:A_REG|Q[1] {} } { 0.000ns 0.000ns 1.306ns 0.000ns } { 0.000ns 1.026ns 0.544ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 17:34:41 2015 " "Info: Processing ended: Tue Dec 08 17:34:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
