#!/bin/sh -h 
PYTHONHOME=/opt/synopsys/vcs/vcs/U-2023.03-SP2/etc/search/pyh
export PYTHONHOME
PYTHONPATH=/opt/synopsys/vcs/vcs/U-2023.03-SP2/linux64/lib/pylib27
export PYTHONPATH
LD_LIBRARY_PATH=/opt/synopsys/vcs/vcs/U-2023.03-SP2/linux64/lib:/opt/synopsys/vcs/vcs/U-2023.03-SP2/linux64/lib/pylib27
export LD_LIBRARY_PATH
/opt/synopsys/vcs/vcs/U-2023.03-SP2/linux64/bin/vcsfind_create_index.exe  -z  "/home/ysyoon/nfs/PROJECT/Floating-Point-ALU-in-Verilog/Addition_and_Subtraction/sim/simv.daidir/debug_dump/fsearch/./idents_uyxUVb.xml.gz" "/home/ysyoon/nfs/PROJECT/Floating-Point-ALU-in-Verilog/Addition_and_Subtraction/sim/simv.daidir/debug_dump/fsearch/./idents_tapi.xml.gz" -o "/home/ysyoon/nfs/PROJECT/Floating-Point-ALU-in-Verilog/Addition_and_Subtraction/sim/simv.daidir/debug_dump/fsearch/fsearch.db_tmp"
\mv "/home/ysyoon/nfs/PROJECT/Floating-Point-ALU-in-Verilog/Addition_and_Subtraction/sim/simv.daidir/debug_dump/fsearch/fsearch.db_tmp" "/home/ysyoon/nfs/PROJECT/Floating-Point-ALU-in-Verilog/Addition_and_Subtraction/sim/simv.daidir/debug_dump/fsearch/fsearch.db"
