##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BUTTON_CLOCK
		4.2::Critical Path Report for NOTIFY_CLOCK
		4.3::Critical Path Report for PWM_CLOCK
		4.4::Critical Path Report for SPIM_EEPROM_IntClock
		4.5::Critical Path Report for SPIM_IMU_IntClock
		4.6::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPIM_IMU_IntClock:R vs. SPIM_IMU_IntClock:R)
		5.2::Critical Path Report for (SPIM_EEPROM_IntClock:R vs. SPIM_EEPROM_IntClock:R)
		5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (PWM_CLOCK:R vs. PWM_CLOCK:R)
		5.5::Critical Path Report for (NOTIFY_CLOCK:R vs. NOTIFY_CLOCK:R)
		5.6::Critical Path Report for (BUTTON_CLOCK:R vs. BUTTON_CLOCK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: BUTTON_CLOCK                  | Frequency: 58.17 MHz  | Target: 0.00 MHz   | 
Clock: BUTTON_CLOCK(fixed-function)  | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                     | N/A                   | Target: 24.00 MHz  | 
Clock: NOTIFY_CLOCK                  | Frequency: 79.06 MHz  | Target: 0.00 MHz   | 
Clock: PWM_CLOCK                     | Frequency: 80.38 MHz  | Target: 0.10 MHz   | 
Clock: SPIM_EEPROM_IntClock          | Frequency: 64.72 MHz  | Target: 2.00 MHz   | 
Clock: SPIM_IMU_IntClock             | Frequency: 64.14 MHz  | Target: 2.00 MHz   | 
Clock: UART_IntClock                 | Frequency: 50.12 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BUTTON_CLOCK          BUTTON_CLOCK          1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
NOTIFY_CLOCK          NOTIFY_CLOCK          1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
PWM_CLOCK             PWM_CLOCK             1e+007           9987559      N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_EEPROM_IntClock  SPIM_EEPROM_IntClock  500000           484548       N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_IMU_IntClock     SPIM_IMU_IntClock     500000           484410       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock         UART_IntClock         1.08333e+006     1063380      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name           Setup to Clk  Clock Name:Phase        
------------------  ------------  ----------------------  
BUTTON_PIN(0)_PAD   18429         BUTTON_CLOCK:R          
MISO_EEPROM(0)_PAD  18322         SPIM_EEPROM_IntClock:R  
MISO_IMU(0)_PAD     21914         SPIM_IMU_IntClock:R     
RX_PIN(0)_PAD       28290         UART_IntClock:R         


                       3.2::Clock to Out
                       -----------------

Port Name           Clock to Out  Clock Name:Phase        
------------------  ------------  ----------------------  
BLUE_PIN(0)_PAD     23729         PWM_CLOCK:R             
GREEN_PIN(0)_PAD    21983         PWM_CLOCK:R             
MOSI_EEPROM(0)_PAD  23324         SPIM_EEPROM_IntClock:R  
MOSI_IMU(0)_PAD     23920         SPIM_IMU_IntClock:R     
ONBOARD_LED(0)_PAD  25025         NOTIFY_CLOCK:R          
RED_PIN(0)_PAD      23517         PWM_CLOCK:R             
SCLK_EEPROM(0)_PAD  23722         SPIM_EEPROM_IntClock:R  
SCLK_IMU(0)_PAD     23486         SPIM_IMU_IntClock:R     
TX_PIN(0)_PAD       34952         UART_IntClock:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BUTTON_CLOCK
******************************************
Clock: BUTTON_CLOCK
Frequency: 58.17 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999982809p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11131
-------------------------------------   ----- 
End-of-path arrival time (ps)           11131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell69         0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_23914/q                                      macrocell69     1250   1250  9999982809  RISE       1
Net_24015/main_0                                 macrocell3      4211   5461  9999982809  RISE       1
Net_24015/q                                      macrocell3      3350   8811  9999982809  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell6   2320  11131  9999982809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for NOTIFY_CLOCK
******************************************
Clock: NOTIFY_CLOCK
Frequency: 79.06 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:runmode_enable\/q
Path End       : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9999987351p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12149
-------------------------------------   ----- 
End-of-path arrival time (ps)           12149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell65         0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:runmode_enable\/q         macrocell65    1250   1250  9999987351  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/main_0          macrocell18    5246   6496  9999987351  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/q               macrocell18    3350   9846  9999987351  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2  statusicell8   2303  12149  9999987351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock                   statusicell8        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_CLOCK
***************************************
Clock: PWM_CLOCK
Frequency: 80.38 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987559p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11941
-------------------------------------   ----- 
End-of-path arrival time (ps)           11941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  9987559  RISE       1
\PWM_B:PWMUDB:status_2\/main_1          macrocell2      3370   5660  9987559  RISE       1
\PWM_B:PWMUDB:status_2\/q               macrocell2      3350   9010  9987559  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2930  11941  9987559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SPIM_EEPROM_IntClock
**************************************************
Clock: SPIM_EEPROM_IntClock
Frequency: 64.72 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_EEPROM:BSPIM:RxStsReg\/clock
Path slack     : 484548p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14952
-------------------------------------   ----- 
End-of-path arrival time (ps)           14952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell9   3580   3580  484548  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/main_5          macrocell23     3532   7112  484548  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/q               macrocell23     3350  10462  484548  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/status_6           statusicell10   4490  14952  484548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/clock                         statusicell10       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SPIM_IMU_IntClock
***********************************************
Clock: SPIM_IMU_IntClock
Frequency: 64.14 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484410p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -2850
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12740
-------------------------------------   ----- 
End-of-path arrival time (ps)           12740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3   count7cell      1940   1940  484410  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/main_1  macrocell14     4209   6149  484410  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/q       macrocell14     3350   9499  484410  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   3241  12740  484410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 50.12 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14593
-------------------------------------   ----- 
End-of-path arrival time (ps)           14593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell44   1250   1250  1063380  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell8    7681   8931  1063380  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell8    3350  12281  1063380  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  14593  1063380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPIM_IMU_IntClock:R vs. SPIM_IMU_IntClock:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484410p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -2850
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12740
-------------------------------------   ----- 
End-of-path arrival time (ps)           12740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3   count7cell      1940   1940  484410  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/main_1  macrocell14     4209   6149  484410  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/q       macrocell14     3350   9499  484410  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   3241  12740  484410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (SPIM_EEPROM_IntClock:R vs. SPIM_EEPROM_IntClock:R)
*********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_EEPROM:BSPIM:RxStsReg\/clock
Path slack     : 484548p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14952
-------------------------------------   ----- 
End-of-path arrival time (ps)           14952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell9   3580   3580  484548  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/main_5          macrocell23     3532   7112  484548  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/q               macrocell23     3350  10462  484548  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/status_6           statusicell10   4490  14952  484548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/clock                         statusicell10       0      0  RISE       1


5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14593
-------------------------------------   ----- 
End-of-path arrival time (ps)           14593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell44   1250   1250  1063380  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell8    7681   8931  1063380  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell8    3350  12281  1063380  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  14593  1063380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.4::Critical Path Report for (PWM_CLOCK:R vs. PWM_CLOCK:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987559p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11941
-------------------------------------   ----- 
End-of-path arrival time (ps)           11941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  9987559  RISE       1
\PWM_B:PWMUDB:status_2\/main_1          macrocell2      3370   5660  9987559  RISE       1
\PWM_B:PWMUDB:status_2\/q               macrocell2      3350   9010  9987559  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2930  11941  9987559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1


5.5::Critical Path Report for (NOTIFY_CLOCK:R vs. NOTIFY_CLOCK:R)
*****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:runmode_enable\/q
Path End       : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9999987351p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12149
-------------------------------------   ----- 
End-of-path arrival time (ps)           12149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell65         0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:runmode_enable\/q         macrocell65    1250   1250  9999987351  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/main_0          macrocell18    5246   6496  9999987351  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/q               macrocell18    3350   9846  9999987351  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2  statusicell8   2303  12149  9999987351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock                   statusicell8        0      0  RISE       1


5.6::Critical Path Report for (BUTTON_CLOCK:R vs. BUTTON_CLOCK:R)
*****************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999982809p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11131
-------------------------------------   ----- 
End-of-path arrival time (ps)           11131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell69         0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_23914/q                                      macrocell69     1250   1250  9999982809  RISE       1
Net_24015/main_0                                 macrocell3      4211   5461  9999982809  RISE       1
Net_24015/q                                      macrocell3      3350   8811  9999982809  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell6   2320  11131  9999982809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484410p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -2850
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12740
-------------------------------------   ----- 
End-of-path arrival time (ps)           12740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3   count7cell      1940   1940  484410  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/main_1  macrocell14     4209   6149  484410  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/q       macrocell14     3350   9499  484410  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   3241  12740  484410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_EEPROM:BSPIM:RxStsReg\/clock
Path slack     : 484548p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14952
-------------------------------------   ----- 
End-of-path arrival time (ps)           14952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell9   3580   3580  484548  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/main_5          macrocell23     3532   7112  484548  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/q               macrocell23     3350  10462  484548  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/status_6           statusicell10   4490  14952  484548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/clock                         statusicell10       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485013p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -8480
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6507
-------------------------------------   ---- 
End-of-path arrival time (ps)           6507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q            macrocell59     1250   1250  485013  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7   5257   6507  485013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_IMU:BSPIM:RxStsReg\/clock
Path slack     : 485154p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14346
-------------------------------------   ----- 
End-of-path arrival time (ps)           14346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell7   3580   3580  485154  RISE       1
\SPIM_IMU:BSPIM:rx_status_6\/main_5          macrocell17     4523   8103  485154  RISE       1
\SPIM_IMU:BSPIM:rx_status_6\/q               macrocell17     3350  11453  485154  RISE       1
\SPIM_IMU:BSPIM:RxStsReg\/status_6           statusicell7    2893  14346  485154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:RxStsReg\/clock                            statusicell7        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_IMU:BSPIM:TxStsReg\/clock
Path slack     : 485483p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14017
-------------------------------------   ----- 
End-of-path arrival time (ps)           14017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q           macrocell59    1250   1250  485013  RISE       1
\SPIM_IMU:BSPIM:tx_status_0\/main_0  macrocell15    7094   8344  485483  RISE       1
\SPIM_IMU:BSPIM:tx_status_0\/q       macrocell15    3350  11694  485483  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/status_0   statusicell6   2323  14017  485483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/clock                            statusicell6        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485558p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -2850
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11592
-------------------------------------   ----- 
End-of-path arrival time (ps)           11592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1   count7cell      1940   1940  485558  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/main_3  macrocell20     3400   5340  485558  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/q       macrocell20     3350   8690  485558  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell9   2902  11592  485558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_IMU:BSPIM:TxStsReg\/clock
Path slack     : 486004p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3   count7cell     1940   1940  484410  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/main_1  macrocell14    4209   6149  484410  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/q       macrocell14    3350   9499  484410  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/status_3    statusicell6   3997  13496  486004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/clock                            statusicell6        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 486426p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10064
-------------------------------------   ----- 
End-of-path arrival time (ps)           10064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  486426  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_3              macrocell73     6484  10064  486426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486595p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -8480
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q            macrocell60     1250   1250  486595  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7   3675   4925  486595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 486702p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9788
-------------------------------------   ---- 
End-of-path arrival time (ps)           9788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/so_comb  datapathcell7   5360   5360  486702  RISE       1
Net_23/main_4                       macrocell58     4428   9788  486702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell58         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486726p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -8480
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q            macrocell61     1250   1250  486726  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell7   3544   4794  486726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 486968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  486968  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_8              macrocell60     5942   9522  486968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 487592p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8898
-------------------------------------   ---- 
End-of-path arrival time (ps)           8898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q       macrocell59   1250   1250  485013  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_0  macrocell60   7648   8898  487592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : Net_28604/main_0
Capture Clock  : Net_28604/clock_0
Path slack     : 487592p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8898
-------------------------------------   ---- 
End-of-path arrival time (ps)           8898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q  macrocell59   1250   1250  485013  RISE       1
Net_28604/main_0            macrocell62   7648   8898  487592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_EEPROM:BSPIM:TxStsReg\/clock
Path slack     : 487880p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11620
-------------------------------------   ----- 
End-of-path arrival time (ps)           11620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1   count7cell     1940   1940  485558  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/main_3  macrocell20    3400   5340  485558  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/q       macrocell20    3350   8690  485558  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/status_3    statusicell9   2930  11620  487880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/clock                         statusicell9        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 487955p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6035
-------------------------------------   ---- 
End-of-path arrival time (ps)           6035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q            macrocell73     1250   1250  487955  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell9   4785   6035  487955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_EEPROM:BSPIM:TxStsReg\/clock
Path slack     : 488215p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11285
-------------------------------------   ----- 
End-of-path arrival time (ps)           11285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q           macrocell72    1250   1250  488215  RISE       1
\SPIM_EEPROM:BSPIM:tx_status_0\/main_1  macrocell21    4361   5611  488215  RISE       1
\SPIM_EEPROM:BSPIM:tx_status_0\/q       macrocell21    3350   8961  488215  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/status_0   statusicell9   2324  11285  488215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/clock                         statusicell9        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_28403/main_4
Capture Clock  : Net_28403/clock_0
Path slack     : 488226p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell9   5360   5360  488226  RISE       1
Net_28403/main_4                       macrocell70     2904   8264  488226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28403/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 488850p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q            macrocell72     1250   1250  488215  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell9   3890   5140  488850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 488885p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q            macrocell71     1250   1250  488366  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell9   3855   5105  488885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 488956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7534
-------------------------------------   ---- 
End-of-path arrival time (ps)           7534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q  macrocell60   1250   1250  486595  RISE       1
Net_23/main_2               macrocell58   6284   7534  488956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell58         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 489046p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7444
-------------------------------------   ---- 
End-of-path arrival time (ps)           7444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  486968  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_8              macrocell59     3864   7444  489046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:state_0\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 489785p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484410  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_4      macrocell61   4765   6705  489785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 489785p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484410  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_4    macrocell63   4765   6705  489785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 489825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484410  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_4      macrocell59   4725   6665  489825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 489825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484410  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_4   macrocell64   4725   6665  489825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 489884p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6606
-------------------------------------   ---- 
End-of-path arrival time (ps)           6606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q  macrocell60   1250   1250  486595  RISE       1
Net_25/main_1               macrocell57   5356   6606  489884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell57         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 489884p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6606
-------------------------------------   ---- 
End-of-path arrival time (ps)           6606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q       macrocell60   1250   1250  486595  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_1  macrocell59   5356   6606  489884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 489884p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6606
-------------------------------------   ---- 
End-of-path arrival time (ps)           6606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q          macrocell60   1250   1250  486595  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_1  macrocell64   5356   6606  489884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:state_0\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 489979p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           6511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  486968  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_8              macrocell61     2931   6511  489979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 490013p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  486426  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_8              macrocell71     2897   6477  490013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 490013p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  486426  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_8              macrocell72     2897   6477  490013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:state_0\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 490074p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484700  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_7      macrocell61   4476   6416  490074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 490074p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484700  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_7    macrocell63   4476   6416  490074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 490131p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484700  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_7      macrocell59   4419   6359  490131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 490131p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484700  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_7   macrocell64   4419   6359  490131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 490181p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6309
-------------------------------------   ---- 
End-of-path arrival time (ps)           6309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q  macrocell59   1250   1250  485013  RISE       1
Net_23/main_1               macrocell58   5059   6309  490181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell58         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 490239p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6251
-------------------------------------   ---- 
End-of-path arrival time (ps)           6251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485558  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_6    macrocell75   4311   6251  490239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 490359p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6131
-------------------------------------   ---- 
End-of-path arrival time (ps)           6131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485354  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_3      macrocell59   4191   6131  490359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 490359p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6131
-------------------------------------   ---- 
End-of-path arrival time (ps)           6131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485354  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_3   macrocell64   4191   6131  490359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 490392p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485718  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_3    macrocell75   4158   6098  490392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 490521p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485515  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_5      macrocell59   4029   5969  490521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 490521p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485515  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_5   macrocell64   4029   5969  490521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:cnt_enable\/q
Path End       : \SPIM_IMU:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_IMU:BSPIM:BitCounter\/clock
Path slack     : 490523p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -4060
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:cnt_enable\/q       macrocell64   1250   1250  490523  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/enable  count7cell    4167   5417  490523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 490524p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485518  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_6      macrocell59   4026   5966  490524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 490524p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485518  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_6   macrocell64   4026   5966  490524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 490560p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485884  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_7    macrocell75   3990   5930  490560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 490561p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485884  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_4    macrocell75   3989   5929  490561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 490565p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5925
-------------------------------------   ---- 
End-of-path arrival time (ps)           5925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485885  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_5    macrocell75   3985   5925  490565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:cnt_enable\/q
Path End       : \SPIM_EEPROM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_EEPROM:BSPIM:BitCounter\/clock
Path slack     : 490746p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -4060
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:cnt_enable\/q       macrocell77   1250   1250  490746  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/enable  count7cell    3944   5194  490746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 490786p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q       macrocell60   1250   1250  486595  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_1  macrocell61   4454   5704  490786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 490786p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q         macrocell60   1250   1250  486595  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_1  macrocell63   4454   5704  490786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 490879p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q         macrocell72   1250   1250  488215  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_1  macrocell75   4361   5611  490879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : Net_28404/main_1
Capture Clock  : Net_28404/clock_0
Path slack     : 490879p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q  macrocell72   1250   1250  488215  RISE       1
Net_28404/main_1               macrocell78   4361   5611  490879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28404/clock_0                                          macrocell78         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 490883p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q          macrocell72   1250   1250  488215  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_1  macrocell77   4357   5607  490883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 490903p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q  macrocell61   1250   1250  486726  RISE       1
Net_23/main_3               macrocell58   4337   5587  490903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell58         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 490904p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q       macrocell72   1250   1250  488215  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_1  macrocell73   4336   5586  490904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : Net_28597/main_1
Capture Clock  : Net_28597/clock_0
Path slack     : 490904p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q  macrocell72   1250   1250  488215  RISE       1
Net_28597/main_1               macrocell74   4336   5586  490904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28597/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 490908p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q       macrocell59   1250   1250  485013  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_0  macrocell61   4332   5582  490908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 490908p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q         macrocell59   1250   1250  485013  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_0  macrocell63   4332   5582  490908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 491025p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q          macrocell71   1250   1250  488366  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_0  macrocell77   4215   5465  491025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 491030p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q         macrocell71   1250   1250  488366  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_0  macrocell75   4210   5460  491030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : Net_28404/main_0
Capture Clock  : Net_28404/clock_0
Path slack     : 491030p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q  macrocell71   1250   1250  488366  RISE       1
Net_28404/main_0               macrocell78   4210   5460  491030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28404/clock_0                                          macrocell78         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 491110p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q       macrocell61   1250   1250  486726  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_2  macrocell60   4130   5380  491110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : Net_28604/main_2
Capture Clock  : Net_28604/clock_0
Path slack     : 491110p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q  macrocell61   1250   1250  486726  RISE       1
Net_28604/main_2            macrocell62   4130   5380  491110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : Net_28403/main_8
Capture Clock  : Net_28403/clock_0
Path slack     : 491150p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485558  RISE       1
Net_28403/main_8                        macrocell70   3400   5340  491150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28403/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 491169p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485558  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_6      macrocell71   3381   5321  491169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 491169p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485558  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_6      macrocell72   3381   5321  491169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 491169p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485558  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_6     macrocell76   3381   5321  491169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : Net_28403/main_3
Capture Clock  : Net_28403/clock_0
Path slack     : 491257p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q  macrocell73   1250   1250  487955  RISE       1
Net_28403/main_3               macrocell70   3983   5233  491257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28403/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 491305p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485354  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_3      macrocell61   3245   5185  491305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 491305p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485354  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_3    macrocell63   3245   5185  491305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : Net_28403/main_5
Capture Clock  : Net_28403/clock_0
Path slack     : 491310p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485718  RISE       1
Net_28403/main_5                        macrocell70   3240   5180  491310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28403/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 491319p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484410  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_4      macrocell60   3231   5171  491319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 491321p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485718  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_3      macrocell71   3229   5169  491321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 491321p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485718  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_3      macrocell72   3229   5169  491321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 491321p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485718  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_3     macrocell76   3229   5169  491321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 491336p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485354  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_3      macrocell60   3214   5154  491336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 491366p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q       macrocell73   1250   1250  487955  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_2  macrocell71   3874   5124  491366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 491366p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q       macrocell73   1250   1250  487955  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_2  macrocell72   3874   5124  491366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 491366p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q        macrocell73   1250   1250  487955  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_2  macrocell76   3874   5124  491366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 491396p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q       macrocell71   1250   1250  488366  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_0  macrocell73   3844   5094  491396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : Net_28597/main_0
Capture Clock  : Net_28597/clock_0
Path slack     : 491396p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q  macrocell71   1250   1250  488366  RISE       1
Net_28597/main_0               macrocell74   3844   5094  491396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28597/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:state_0\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 491455p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485515  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_5      macrocell61   3095   5035  491455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 491455p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485515  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_5    macrocell63   3095   5035  491455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:state_0\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 491458p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485518  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_6      macrocell61   3092   5032  491458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 491458p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485518  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_6    macrocell63   3092   5032  491458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : Net_28403/main_9
Capture Clock  : Net_28403/clock_0
Path slack     : 491476p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485884  RISE       1
Net_28403/main_9                        macrocell70   3074   5014  491476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28403/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : Net_28403/main_6
Capture Clock  : Net_28403/clock_0
Path slack     : 491476p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485884  RISE       1
Net_28403/main_6                        macrocell70   3074   5014  491476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28403/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : Net_28403/main_7
Capture Clock  : Net_28403/clock_0
Path slack     : 491477p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485885  RISE       1
Net_28403/main_7                        macrocell70   3073   5013  491477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28403/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 491493p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485884  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_4      macrocell71   3057   4997  491493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 491493p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485884  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_4      macrocell72   3057   4997  491493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 491493p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485884  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_4     macrocell76   3057   4997  491493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 491494p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485884  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_7      macrocell71   3056   4996  491494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 491494p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485884  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_7      macrocell72   3056   4996  491494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 491494p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485884  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_7     macrocell76   3056   4996  491494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 491496p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485885  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_5      macrocell71   3054   4994  491496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 491496p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485885  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_5      macrocell72   3054   4994  491496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 491496p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485885  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_5     macrocell76   3054   4994  491496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 491656p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484700  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_7      macrocell60   2894   4834  491656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 491666p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485515  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_5      macrocell60   2884   4824  491666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 491666p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485518  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_6      macrocell60   2884   4824  491666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_28403/q
Path End       : Net_28403/main_0
Capture Clock  : Net_28403/clock_0
Path slack     : 491758p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28403/clock_0                                          macrocell70         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_28403/q       macrocell70   1250   1250  491758  RISE       1
Net_28403/main_0  macrocell70   3482   4732  491758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28403/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 491830p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q  macrocell61   1250   1250  486726  RISE       1
Net_25/main_2               macrocell57   3410   4660  491830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell57         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 491830p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q       macrocell61   1250   1250  486726  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_2  macrocell59   3410   4660  491830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491830p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q          macrocell61   1250   1250  486726  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_2  macrocell64   3410   4660  491830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 492104p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q       macrocell72   1250   1250  488215  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_1  macrocell71   3136   4386  492104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 492104p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q       macrocell72   1250   1250  488215  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_1  macrocell72   3136   4386  492104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 492104p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q        macrocell72   1250   1250  488215  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_1  macrocell76   3136   4386  492104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : Net_28403/main_1
Capture Clock  : Net_28403/clock_0
Path slack     : 492113p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q  macrocell71   1250   1250  488366  RISE       1
Net_28403/main_1               macrocell70   3127   4377  492113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28403/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : Net_28403/main_2
Capture Clock  : Net_28403/clock_0
Path slack     : 492122p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q  macrocell72   1250   1250  488215  RISE       1
Net_28403/main_2               macrocell70   3118   4368  492122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28403/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 492123p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q  macrocell59   1250   1250  485013  RISE       1
Net_25/main_0               macrocell57   3117   4367  492123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell57         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 492123p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q       macrocell59   1250   1250  485013  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_0  macrocell59   3117   4367  492123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 492123p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q          macrocell59   1250   1250  485013  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_0  macrocell64   3117   4367  492123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 492128p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q       macrocell71   1250   1250  488366  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_0  macrocell71   3112   4362  492128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 492128p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q       macrocell71   1250   1250  488366  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_0  macrocell72   3112   4362  492128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 492128p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q        macrocell71   1250   1250  488366  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_0  macrocell76   3112   4362  492128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 492158p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q          macrocell73   1250   1250  487955  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_2  macrocell77   3082   4332  492158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 492168p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q         macrocell73   1250   1250  487955  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_2  macrocell75   3072   4322  492168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : Net_28404/main_2
Capture Clock  : Net_28404/clock_0
Path slack     : 492168p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q  macrocell73   1250   1250  487955  RISE       1
Net_28404/main_2               macrocell78   3072   4322  492168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28404/clock_0                                          macrocell78         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 492291p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q       macrocell73   1250   1250  487955  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_2  macrocell73   2949   4199  492291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : Net_28597/main_2
Capture Clock  : Net_28597/clock_0
Path slack     : 492291p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q  macrocell73   1250   1250  487955  RISE       1
Net_28597/main_2               macrocell74   2949   4199  492291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28597/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 492475p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q       macrocell60   1250   1250  486595  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_1  macrocell60   2765   4015  492475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : Net_28604/main_1
Capture Clock  : Net_28604/clock_0
Path slack     : 492475p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q  macrocell60   1250   1250  486595  RISE       1
Net_28604/main_1            macrocell62   2765   4015  492475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:cnt_enable\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 492612p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:cnt_enable\/q       macrocell64   1250   1250  490523  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_8  macrocell64   2628   3878  492612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 492615p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q       macrocell61   1250   1250  486726  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_2  macrocell61   2625   3875  492615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 492615p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q         macrocell61   1250   1250  486726  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_2  macrocell63   2625   3875  492615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 492625p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q      macrocell76   1250   1250  492625  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_9  macrocell71   2615   3865  492625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 492625p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q      macrocell76   1250   1250  492625  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_9  macrocell72   2615   3865  492625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 492625p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q       macrocell76   1250   1250  492625  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_8  macrocell76   2615   3865  492625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell76         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : Net_28403/main_10
Capture Clock  : Net_28403/clock_0
Path slack     : 492627p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q  macrocell76   1250   1250  492625  RISE       1
Net_28403/main_10               macrocell70   2613   3863  492627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28403/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_28604/q
Path End       : Net_28604/main_3
Capture Clock  : Net_28604/clock_0
Path slack     : 492929p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_28604/q       macrocell62   1250   1250  492929  RISE       1
Net_28604/main_3  macrocell62   2311   3561  492929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:load_cond\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 492929p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:load_cond\/q       macrocell75   1250   1250  492929  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_8  macrocell75   2311   3561  492929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:cnt_enable\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 492936p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:cnt_enable\/q       macrocell77   1250   1250  490746  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_3  macrocell77   2304   3554  492936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 492938p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell58         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_23/q       macrocell58   1250   1250  492938  RISE       1
Net_23/main_0  macrocell58   2302   3552  492938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell58         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:load_cond\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 492938p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:load_cond\/q       macrocell63   1250   1250  492938  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_8  macrocell63   2302   3552  492938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_28597/q
Path End       : Net_28597/main_3
Capture Clock  : Net_28597/clock_0
Path slack     : 492945p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28597/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_28597/q       macrocell74   1250   1250  492945  RISE       1
Net_28597/main_3  macrocell74   2295   3545  492945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28597/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_28404/q
Path End       : Net_28404/main_3
Capture Clock  : Net_28404/clock_0
Path slack     : 492950p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   500000
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28404/clock_0                                          macrocell78         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_28404/q       macrocell78   1250   1250  492950  RISE       1
Net_28404/main_3  macrocell78   2290   3540  492950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28404/clock_0                                          macrocell78         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14593
-------------------------------------   ----- 
End-of-path arrival time (ps)           14593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell44   1250   1250  1063380  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell8    7681   8931  1063380  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell8    3350  12281  1063380  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  14593  1063380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1064255p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18579
-------------------------------------   ----- 
End-of-path arrival time (ps)           18579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1064255  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell6      4053   7633  1064255  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell6      3350  10983  1064255  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell3    7596  18579  1064255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1065245p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3470
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079863

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14618
-------------------------------------   ----- 
End-of-path arrival time (ps)           14618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q              macrocell52     1250   1250  1065245  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell9      3795   5045  1065245  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350   8395  1065245  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   6223  14618  1065245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065408p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11735
-------------------------------------   ----- 
End-of-path arrival time (ps)           11735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell41     1250   1250  1065408  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell5      4840   6090  1065408  RISE       1
\UART:BUART:counter_load_not\/q                macrocell5      3350   9440  1065408  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2296  11735  1065408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1067484p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15349
-------------------------------------   ----- 
End-of-path arrival time (ps)           15349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1067484  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell10     6163   9743  1067484  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell10     3350  13093  1067484  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell4    2257  15349  1067484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068359p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8965
-------------------------------------   ---- 
End-of-path arrival time (ps)           8965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell44     1250   1250  1063380  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   7715   8965  1068359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069136p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8187
-------------------------------------   ---- 
End-of-path arrival time (ps)           8187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell49     1250   1250  1069136  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   6937   8187  1069136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1070159p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9664
-------------------------------------   ---- 
End-of-path arrival time (ps)           9664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell51   1250   1250  1065278  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell45   8414   9664  1070159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070574p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9249
-------------------------------------   ---- 
End-of-path arrival time (ps)           9249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell45   1250   1250  1066507  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell50   7999   9249  1070574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1070709p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9114
-------------------------------------   ---- 
End-of-path arrival time (ps)           9114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell51   1250   1250  1065278  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell53   7864   9114  1070709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1070864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8959
-------------------------------------   ---- 
End-of-path arrival time (ps)           8959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  1063380  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell46   7709   8959  1070864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1070864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8959
-------------------------------------   ---- 
End-of-path arrival time (ps)           8959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  1063380  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell48   7709   8959  1070864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1070864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8959
-------------------------------------   ---- 
End-of-path arrival time (ps)           8959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  1063380  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell53   7709   8959  1070864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1070892p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8931
-------------------------------------   ---- 
End-of-path arrival time (ps)           8931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  1063380  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell45   7681   8931  1070892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1070892p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8931
-------------------------------------   ---- 
End-of-path arrival time (ps)           8931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  1063380  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell47   7681   8931  1070892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071104p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8719
-------------------------------------   ---- 
End-of-path arrival time (ps)           8719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell47   1250   1250  1067100  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell50   7469   8719  1071104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071197p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell41     1250   1250  1065408  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell3   4876   6126  1071197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071293p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8530
-------------------------------------   ---- 
End-of-path arrival time (ps)           8530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell48   1250   1250  1067299  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell50   7280   8530  1071293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8289
-------------------------------------   ---- 
End-of-path arrival time (ps)           8289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell52   1250   1250  1065245  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell45   7039   8289  1071534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071548p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8275
-------------------------------------   ---- 
End-of-path arrival time (ps)           8275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell52   1250   1250  1065245  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell53   7025   8275  1071548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8220
-------------------------------------   ---- 
End-of-path arrival time (ps)           8220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1071603  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell49   6280   8220  1071603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071616p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8207
-------------------------------------   ---- 
End-of-path arrival time (ps)           8207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  1069136  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell45   6957   8207  1071616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1071616p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8207
-------------------------------------   ---- 
End-of-path arrival time (ps)           8207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  1069136  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell47   6957   8207  1071616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071629p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8195
-------------------------------------   ---- 
End-of-path arrival time (ps)           8195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell49   1250   1250  1069136  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell46   6945   8195  1071629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1071629p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8195
-------------------------------------   ---- 
End-of-path arrival time (ps)           8195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  1069136  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell48   6945   8195  1071629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071629p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8195
-------------------------------------   ---- 
End-of-path arrival time (ps)           8195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  1069136  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell53   6945   8195  1071629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1071635  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell49   6248   8188  1071635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1071635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1071635  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell51   6248   8188  1071635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1071635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1071635  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell52   6248   8188  1071635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8176
-------------------------------------   ---- 
End-of-path arrival time (ps)           8176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1071647  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell49   6236   8176  1071647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1071647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8176
-------------------------------------   ---- 
End-of-path arrival time (ps)           8176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1071647  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell51   6236   8176  1071647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1071647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8176
-------------------------------------   ---- 
End-of-path arrival time (ps)           8176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1071647  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell52   6236   8176  1071647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072190p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1064255  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell41     4053   7633  1072190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072306p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell45     1250   1250  1066507  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   3767   5017  1072306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072346p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7477
-------------------------------------   ---- 
End-of-path arrival time (ps)           7477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell44   1250   1250  1063380  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell50   6227   7477  1072346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072514p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell40     1250   1250  1066364  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell3   3559   4809  1072514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072777p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4546
-------------------------------------   ---- 
End-of-path arrival time (ps)           4546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1066859  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell3   4356   4546  1072777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073140p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell3   4370   4370  1073140  RISE       1
\UART:BUART:txn\/main_3                macrocell39     2313   6683  1073140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073734p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell41   1250   1250  1065408  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell40   4840   6090  1073734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073734p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell41   1250   1250  1065408  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell42   4840   6090  1073734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073993p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5831
-------------------------------------   ---- 
End-of-path arrival time (ps)           5831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell45   1250   1250  1066507  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell46   4581   5831  1073993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073993p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5831
-------------------------------------   ---- 
End-of-path arrival time (ps)           5831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell45   1250   1250  1066507  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell48   4581   5831  1073993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073993p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5831
-------------------------------------   ---- 
End-of-path arrival time (ps)           5831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell45   1250   1250  1066507  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell53   4581   5831  1073993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074018p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell45   1250   1250  1066507  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell45   4555   5805  1074018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074018p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell45   1250   1250  1066507  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell47   4555   5805  1074018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074289p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell42   1250   1250  1066353  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell41   4284   5534  1074289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074299p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell40   1250   1250  1066364  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell41   4274   5524  1074299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074612p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell47   1250   1250  1067100  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell45   3961   5211  1074612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074612p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell47   1250   1250  1067100  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell47   3961   5211  1074612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074649p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell41   1250   1250  1065408  RISE       1
\UART:BUART:txn\/main_2    macrocell39   3924   5174  1074649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074649p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell41   1250   1250  1065408  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell43   3924   5174  1074649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074690p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1066859  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell43     4944   5134  1074690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1074757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell53    1250   1250  1074757  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell4   6826   8076  1074757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074779p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell52   1250   1250  1065245  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell51   3795   5045  1074779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1074779p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell52   1250   1250  1065245  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell52   3795   5045  1074779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074795p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           5029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1066859  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell41     4839   5029  1074795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074800p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell48   1250   1250  1067299  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell46   3774   5024  1074800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074800p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell48   1250   1250  1067299  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell48   3774   5024  1074800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074800p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell48   1250   1250  1067299  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell53   3774   5024  1074800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074811p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell51   1250   1250  1065278  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell51   3762   5012  1074811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074811p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell48   1250   1250  1067299  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell45   3762   5012  1074811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074811p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell48   1250   1250  1067299  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell47   3762   5012  1074811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075035p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell40   1250   1250  1066364  RISE       1
\UART:BUART:txn\/main_1    macrocell39   3538   4788  1075035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075035p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell40   1250   1250  1066364  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell43   3538   4788  1075035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075040p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell43   1250   1250  1075040  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell40   3533   4783  1075040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075040p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell43   1250   1250  1075040  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell42   3533   4783  1075040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell39   1250   1250  1075081  RISE       1
\UART:BUART:txn\/main_0  macrocell39   3493   4743  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell45   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell47   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075088p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075088  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell45   2795   4735  1075088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075088p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075088  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell47   2795   4735  1075088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell46   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell48   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075088  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell46   2792   4732  1075091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075088  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell48   2792   4732  1075091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075172p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell42   1250   1250  1066353  RISE       1
\UART:BUART:txn\/main_4    macrocell39   3401   4651  1075172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075172p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell42   1250   1250  1066353  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell43   3401   4651  1075172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075173p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell47   1250   1250  1067100  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell46   3400   4650  1075173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075173p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell47   1250   1250  1067100  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell48   3400   4650  1075173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075173p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell47   1250   1250  1067100  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell53   3400   4650  1075173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075208p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell43   1250   1250  1075040  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell41   3365   4615  1075208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075253p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075253  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell45   2631   4571  1075253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075253p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075253  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell47   2631   4571  1075253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075253  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell46   2619   4559  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075253  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell48   2619   4559  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075517p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell46     1250   1250  1068628  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   3436   4686  1075517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075938p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell42   1250   1250  1066353  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell40   2636   3886  1075938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075938p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell42   1250   1250  1066353  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell42   2636   3886  1075938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075941p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell40   1250   1250  1066364  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell40   2632   3882  1075941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075941p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell40   1250   1250  1066364  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell42   2632   3882  1075941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell43   1250   1250  1075040  RISE       1
\UART:BUART:txn\/main_6   macrocell39   2619   3869  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1076275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell41   1250   1250  1065408  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell41   2299   3549  1076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076288p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell54   1250   1250  1076288  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell48   2285   3535  1076288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076433p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3391
-------------------------------------   ---- 
End-of-path arrival time (ps)           3391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1076433  RISE       1
\UART:BUART:txn\/main_5                      macrocell39     3201   3391  1076433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2850
-------------------------------------   ---- 
End-of-path arrival time (ps)           2850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1066859  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell40     2660   2850  1076974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2850
-------------------------------------   ---- 
End-of-path arrival time (ps)           2850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1066859  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell42     2660   2850  1076974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1077320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2503
-------------------------------------   ---- 
End-of-path arrival time (ps)           2503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1076433  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell40     2313   2503  1077320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1077320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2503
-------------------------------------   ---- 
End-of-path arrival time (ps)           2503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1076433  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell42     2313   2503  1077320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987559p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11941
-------------------------------------   ----- 
End-of-path arrival time (ps)           11941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  9987559  RISE       1
\PWM_B:PWMUDB:status_2\/main_1          macrocell2      3370   5660  9987559  RISE       1
\PWM_B:PWMUDB:status_2\/q               macrocell2      3350   9010  9987559  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2930  11941  9987559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_RG:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_RG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987868p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11632
-------------------------------------   ----- 
End-of-path arrival time (ps)           11632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  9987868  RISE       1
\PWM_RG:PWMUDB:status_2\/main_1          macrocell1      3127   5417  9987868  RISE       1
\PWM_RG:PWMUDB:status_2\/q               macrocell1      3350   8767  9987868  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2865  11632  9987868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989019p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  9987559  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2631   4921  9989019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989296p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell31     1250   1250  9989296  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   3394   4644  9989296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989415p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  9987868  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2235   4525  9989415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:runmode_enable\/q
Path End       : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989991p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:runmode_enable\/q        macrocell24     1250   1250  9988458  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2699   3949  9989991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_B:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_B:PWMUDB:status_0\/clock_0
Path slack     : 9990342p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  9990342  RISE       1
\PWM_B:PWMUDB:status_0\/main_1        macrocell33     3638   6148  9990342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:status_0\/q
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9990609p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8891
-------------------------------------   ---- 
End-of-path arrival time (ps)           8891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:status_0\/q               macrocell33    1250   1250  9990609  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_0  statusicell2   7641   8891  9990609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:prevCompare1\/q
Path End       : \PWM_B:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_B:PWMUDB:status_0\/clock_0
Path slack     : 9990861p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:prevCompare1\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:prevCompare1\/q   macrocell32   1250   1250  9990861  RISE       1
\PWM_B:PWMUDB:status_0\/main_0  macrocell33   4379   5629  9990861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_B:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_B:PWMUDB:prevCompare1\/clock_0
Path slack     : 9991093p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  9990342  RISE       1
\PWM_B:PWMUDB:prevCompare1\/main_0    macrocell32     2887   5397  9991093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:prevCompare1\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_18727/main_1
Capture Clock  : Net_18727/clock_0
Path slack     : 9991093p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  9990342  RISE       1
Net_18727/main_1                      macrocell34     2887   5397  9991093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_18727/clock_0                                          macrocell34         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_RG:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_RG:PWMUDB:prevCompare1\/clock_0
Path slack     : 9991427p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991427  RISE       1
\PWM_RG:PWMUDB:prevCompare1\/main_0    macrocell25     2553   5063  9991427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:prevCompare1\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_RG:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_RG:PWMUDB:status_0\/clock_0
Path slack     : 9991427p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991427  RISE       1
\PWM_RG:PWMUDB:status_0\/main_1        macrocell27     2553   5063  9991427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_0\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_18731/main_1
Capture Clock  : Net_18731/clock_0
Path slack     : 9991437p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991427  RISE       1
Net_18731/main_1                       macrocell29     2543   5053  9991437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_18731/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_B:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992350p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  9992350  RISE       1
\PWM_B:PWMUDB:runmode_enable\/main_0      macrocell31    2930   4140  9992350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:runmode_enable\/q
Path End       : Net_18731/main_0
Capture Clock  : Net_18731/clock_0
Path slack     : 9992559p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:runmode_enable\/q  macrocell24   1250   1250  9988458  RISE       1
Net_18731/main_0                  macrocell29   2681   3931  9992559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_18731/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:runmode_enable\/q
Path End       : Net_18163/main_0
Capture Clock  : Net_18163/clock_0
Path slack     : 9992559p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:runmode_enable\/q  macrocell24   1250   1250  9988458  RISE       1
Net_18163/main_0                  macrocell30   2681   3931  9992559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_18163/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_18727/main_0
Capture Clock  : Net_18727/clock_0
Path slack     : 9992633p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell31   1250   1250  9989296  RISE       1
Net_18727/main_0                 macrocell34   2607   3857  9992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_18727/clock_0                                          macrocell34         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:status_1\/q
Path End       : \PWM_RG:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_RG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9992851p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6649
-------------------------------------   ---- 
End-of-path arrival time (ps)           6649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_1\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:status_1\/q               macrocell28    1250   1250  9992851  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/status_1  statusicell1   5399   6649  9992851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:prevCompare1\/q
Path End       : \PWM_RG:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_RG:PWMUDB:status_0\/clock_0
Path slack     : 9992995p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:prevCompare1\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:prevCompare1\/q   macrocell25   1250   1250  9992995  RISE       1
\PWM_RG:PWMUDB:status_0\/main_0  macrocell27   2245   3495  9992995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_0\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_RG:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_RG:PWMUDB:runmode_enable\/clock_0
Path slack     : 9993014p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk1:ctrlreg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9993014  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/main_0      macrocell24    2266   3476  9993014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:prevCompare2\/q
Path End       : \PWM_RG:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_RG:PWMUDB:status_1\/clock_0
Path slack     : 9993015p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:prevCompare2\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:prevCompare2\/q   macrocell26   1250   1250  9993015  RISE       1
\PWM_RG:PWMUDB:status_1\/main_0  macrocell28   2225   3475  9993015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_1\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:status_0\/q
Path End       : \PWM_RG:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_RG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995998p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_0\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:status_0\/q               macrocell27    1250   1250  9995998  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2252   3502  9995998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999982809p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11131
-------------------------------------   ----- 
End-of-path arrival time (ps)           11131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell69         0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_23914/q                                      macrocell69     1250   1250  9999982809  RISE       1
Net_24015/main_0                                 macrocell3      4211   5461  9999982809  RISE       1
Net_24015/q                                      macrocell3      3350   8811  9999982809  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell6   2320  11131  9999982809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell6       0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999982813p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11127
-------------------------------------   ----- 
End-of-path arrival time (ps)           11127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell69         0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_23914/q                                      macrocell69     1250   1250  9999982809  RISE       1
\CLICK_TIMER:TimerUDB:run_mode\/main_0           macrocell12     4211   5461  9999982813  RISE       1
\CLICK_TIMER:TimerUDB:run_mode\/q                macrocell12     3350   8811  9999982813  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell6   2316  11127  9999982813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell6       0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:runmode_enable\/q
Path End       : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9999987351p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12149
-------------------------------------   ----- 
End-of-path arrival time (ps)           12149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell65         0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:runmode_enable\/q         macrocell65    1250   1250  9999987351  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/main_0          macrocell18    5246   6496  9999987351  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/q               macrocell18    3350   9846  9999987351  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2  statusicell8   2303  12149  9999987351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock                   statusicell8        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:runmode_enable\/q
Path End       : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9999987734p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell65         0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:runmode_enable\/q        macrocell65     1250   1250  9999987351  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell8   4956   6206  9999987734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9999988374p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11126
-------------------------------------   ----- 
End-of-path arrival time (ps)           11126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell69         0      0  RISE       1

Data path
pin name                                       model name    delay     AT       slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_23914/q                                    macrocell69    1250   1250  9999982809  RISE       1
\CLICK_TIMER:TimerUDB:status_tc\/main_0        macrocell13    4211   5461  9999988374  RISE       1
\CLICK_TIMER:TimerUDB:status_tc\/q             macrocell13    3350   8811  9999988374  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/status_0  statusicell5   2315  11126  9999988374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999988719p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell6   2290   2290  9999988594  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell6   2931   5221  9999988719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell6       0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9999989344p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell8   2290   2290  9999988332  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell8   2306   4596  9999989344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:runmode_enable\/q
Path End       : Net_19647/main_0
Capture Clock  : Net_19647/clock_0
Path slack     : 9999990313p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT       slack  edge  Fanout
------------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:runmode_enable\/q  macrocell65   1250   1250  9999987351  RISE       1
Net_19647/main_0                      macrocell68   4927   6177  9999990313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_19647/clock_0                                          macrocell68         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_24140/main_2
Capture Clock  : Net_24140/clock_0
Path slack     : 9999990656p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT       slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ----------  ----  ------
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell6   2290   2290  9999988594  RISE       1
Net_24140/main_2                               macrocell56     3544   5834  9999990656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_24140/main_1
Capture Clock  : Net_24140/clock_0
Path slack     : 9999990747p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT       slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ----------  ----  ------
\CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  9999983823  RISE       1
Net_24140/main_1                                           macrocell56    4533   5743  9999990747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_17852/q
Path End       : \DEBOUNCER:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \DEBOUNCER:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999991463p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_17852/clock_0                                          macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT       slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_17852/q                               macrocell36   1250   1250  9999991463  RISE       1
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/main_0  macrocell37   3777   5027  9999991463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/clock_0                  macrocell37         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_17852/q
Path End       : Net_27392/main_1
Capture Clock  : Net_27392/clock_0
Path slack     : 9999991463p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_17852/clock_0                                          macrocell36         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_17852/q       macrocell36   1250   1250  9999991463  RISE       1
Net_27392/main_1  macrocell38   3777   5027  9999991463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell38         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_1/q
Path End       : Net_27404_1/main_0
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999991510p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell35         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_1/q       macrocell35   1250   1250  9999991510  RISE       1
Net_27404_1/main_0  macrocell35   3730   4980  9999991510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_1/q
Path End       : Net_27404_0/main_0
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999991510p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell35         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_1/q       macrocell35   1250   1250  9999991510  RISE       1
Net_27404_0/main_0  macrocell55   3730   4980  9999991510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell55         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_1/q
Path End       : Net_23914/main_0
Capture Clock  : Net_23914/clock_0
Path slack     : 9999991510p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_27404_1/q     macrocell35   1250   1250  9999991510  RISE       1
Net_23914/main_0  macrocell69   3730   4980  9999991510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27392/q
Path End       : Net_27404_1/main_1
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999991617p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell38         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27392/q         macrocell38   1250   1250  9999991617  RISE       1
Net_27404_1/main_1  macrocell35   3623   4873  9999991617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27392/q
Path End       : Net_27404_0/main_1
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999991617p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell38         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27392/q         macrocell38   1250   1250  9999991617  RISE       1
Net_27404_0/main_1  macrocell55   3623   4873  9999991617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell55         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_NOTIFY:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0
Path slack     : 9999991668p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  9999991668  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/main_1    macrocell66     2312   4822  9999991668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_NOTIFY:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:status_0\/clock_0
Path slack     : 9999991668p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  9999991668  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/main_2        macrocell67     2312   4822  9999991668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_19647/main_2
Capture Clock  : Net_19647/clock_0
Path slack     : 9999991668p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  9999991668  RISE       1
Net_19647/main_2                           macrocell68     2312   4822  9999991668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_19647/clock_0                                          macrocell68         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_NOTIFY:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0
Path slack     : 9999991861p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell8   2300   2300  9999991861  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/main_0    macrocell66     2329   4629  9999991861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_NOTIFY:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_NOTIFY:PWMUDB:status_0\/clock_0
Path slack     : 9999991861p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell8   2300   2300  9999991861  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/main_1        macrocell67     2329   4629  9999991861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_19647/main_1
Capture Clock  : Net_19647/clock_0
Path slack     : 9999991861p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell8   2300   2300  9999991861  RISE       1
Net_19647/main_1                           macrocell68     2329   4629  9999991861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_19647/clock_0                                          macrocell68         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : Net_24140/main_0
Capture Clock  : Net_24140/clock_0
Path slack     : 9999992686p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell69         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_23914/q       macrocell69   1250   1250  9999982809  RISE       1
Net_24140/main_0  macrocell56   2554   3804  9999992686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : Net_23914/main_1
Capture Clock  : Net_23914/clock_0
Path slack     : 9999992686p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell69         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_23914/q       macrocell69   1250   1250  9999982809  RISE       1
Net_23914/main_1  macrocell69   2554   3804  9999992686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBOUNCER:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_27392/main_0
Capture Clock  : Net_27392/clock_0
Path slack     : 9999992938p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/clock_0                  macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/q  macrocell37   1250   1250  9999992938  RISE       1
Net_27392/main_0                     macrocell38   2302   3552  9999992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell38         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_NOTIFY:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0
Path slack     : 9999992939p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\/clock                  controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT       slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9999992939  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/main_0      macrocell65    2341   3551  9999992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:prevCompare1\/q
Path End       : \PWM_NOTIFY:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:status_0\/clock_0
Path slack     : 9999992945p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:prevCompare1\/q   macrocell66   1250   1250  9999992945  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/main_0  macrocell67   2295   3545  9999992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_24140/q
Path End       : Net_27404_1/main_3
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999992984p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell56         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_24140/q         macrocell56   1250   1250  9999992984  RISE       1
Net_27404_1/main_3  macrocell35   2256   3506  9999992984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_24140/q
Path End       : Net_27404_0/main_3
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999992984p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell56         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_24140/q         macrocell56   1250   1250  9999992984  RISE       1
Net_27404_0/main_3  macrocell55   2256   3506  9999992984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell55         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_24140/q
Path End       : Net_23914/main_3
Capture Clock  : Net_23914/clock_0
Path slack     : 9999992984p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell56         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_24140/q       macrocell56   1250   1250  9999992984  RISE       1
Net_23914/main_3  macrocell69   2256   3506  9999992984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_0/q
Path End       : Net_27404_1/main_2
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999992990p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell55         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_0/q       macrocell55   1250   1250  9999992990  RISE       1
Net_27404_1/main_2  macrocell35   2250   3500  9999992990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_0/q
Path End       : Net_27404_0/main_2
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999992990p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell55         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_0/q       macrocell55   1250   1250  9999992990  RISE       1
Net_27404_0/main_2  macrocell55   2250   3500  9999992990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell55         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_0/q
Path End       : Net_23914/main_2
Capture Clock  : Net_23914/clock_0
Path slack     : 9999992990p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_27404_0/q     macrocell55   1250   1250  9999992990  RISE       1
Net_23914/main_2  macrocell69   2250   3500  9999992990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:status_0\/q
Path End       : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9999993769p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:status_0\/q               macrocell67    1250   1250  9999993769  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_0  statusicell8   4481   5731  9999993769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock                   statusicell8        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9999993960p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Recovery time                                                    0
------------------------------------------------------   ----------- 
End-of-path required time (ps)                           10000000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6040
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell69         0      0  RISE       1

Data path
pin name                                    model name    delay     AT       slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_23914/q                                 macrocell69    1250   1250  9999982809  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/reset  statusicell5   4790   6040  9999993960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock                 statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

