#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 13 19:01:17 2021
# Process ID: 9108
# Current directory: D:/lab_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1520 D:\lab_6\lab_6.xpr
# Log file: D:/lab_6/vivado.log
# Journal file: D:/lab_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/lab_6/lab_6.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jrschlos/Desktop/lab_6/.Xil/Vivado-8088-104PC18/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 703.586 ; gain = 96.922
update_compile_order -fileset sources_1
set_property top state_machine_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj state_machine_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/state_machine_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto b5d4f98c80954cda802b47ff9a4892f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b5d4f98c80954cda802b47ff9a4892f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot state_machine_sim_behav xil_defaultlib.state_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.state_machine_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot state_machine_sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/lab_6/lab_6.sim/sim_1/behav/xsim/xsim.dir/state_machine_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/lab_6/lab_6.sim/sim_1/behav/xsim/xsim.dir/state_machine_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 13 19:31:35 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 13 19:31:35 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 763.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_sim_behav -key {Behavioral:sim_1:Functional:state_machine_sim} -tclbatch {state_machine_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source state_machine_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'state_machine_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 771.496 ; gain = 8.254
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top top_level_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto b5d4f98c80954cda802b47ff9a4892f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b5d4f98c80954cda802b47ff9a4892f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.edge_detector
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/lab_6/lab_6.sim/sim_1/behav/xsim/xsim.dir/top_level_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/lab_6/lab_6.sim/sim_1/behav/xsim/xsim.dir/top_level_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 13 19:34:01 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 13 19:34:01 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 783.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_sim_behav -key {Behavioral:sim_1:Functional:top_level_sim} -tclbatch {top_level_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source top_level_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 784.023 ; gain = 0.922
run 10 us
run 10 us
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_level_sim/UUT/Q_turk}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top_level_sim/UUT/signed_turk}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_level_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m28_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_6/lab_6.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lab_6/lab_6.sim/sim_1/behav/xsim'
"xelab -wto b5d4f98c80954cda802b47ff9a4892f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b5d4f98c80954cda802b47ff9a4892f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_level_sim_behav xil_defaultlib.top_level_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Din' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.edge_detector
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.turkey_counter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.incrementer
Compiling module xil_defaultlib.m28_1
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.top_level_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 784.023 ; gain = 0.000
run 10 us
run 10 us
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_level
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1210.789 ; gain = 176.344
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (1#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'lab6_clks' [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:190]
INFO: [Synth 8-6157] synthesizing module 'GND' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:14643]
INFO: [Synth 8-6155] done synthesizing module 'GND' (6#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:14643]
INFO: [Synth 8-6157] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:328]
INFO: [Synth 8-6157] synthesizing module 'FTCE_MXILINX_clkcntrl4' [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:298]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'XOR2' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (7#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (8#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (9#1) [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:298]
INFO: [Synth 8-6157] synthesizing module 'AND4' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (10#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'AND3' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (11#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6157] synthesizing module 'AND2' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (12#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'VCC' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (14#1) [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:328]
INFO: [Synth 8-6157] synthesizing module 'BUF' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (15#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (16#1) [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:40]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (17#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'lab6_clks' (18#1) [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:24]
WARNING: [Synth 8-7023] instance 'slowit' of module 'lab6_clks' has 6 connections declared, but only 5 given [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:57]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/lab_6/lab_6.srcs/sources_1/new/counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'counter' (19#1) [D:/lab_6/lab_6.srcs/sources_1/new/counter.v:4]
WARNING: [Synth 8-7023] instance 'four_bit_1' of module 'counter' has 9 connections declared, but only 8 given [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [Synth 8-7023] instance 'four_bit_2' of module 'counter' has 9 connections declared, but only 8 given [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (20#1) [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (21#1) [D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'state_machine' [D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (21#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (22#1) [D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'turkey_counter' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'turkey_counter' (23#1) [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'incrementer' [D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [D:/lab_6/lab_6.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'm4_1' [D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'm4_1' (24#1) [D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (25#1) [D:/lab_6/lab_6.srcs/sources_1/new/adder.v:23]
WARNING: [Synth 8-7023] instance 'Add7' of module 'full_adder' has 4 connections declared, but only 3 given [D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'incrementer' (26#1) [D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v:23]
WARNING: [Synth 8-7023] instance 'comp' of module 'incrementer' has 3 connections declared, but only 2 given [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:77]
INFO: [Synth 8-6157] synthesizing module 'm28_1' [D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'm28_1' (27#1) [D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ring_counter' [D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter' (28#1) [D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'selector' [D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'selector' (29#1) [D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'm8_1' [D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'm8_1' (30#1) [D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (31#1) [D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'seg' does not match port width (7) of module 'hex7seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
WARNING: [Synth 8-324] index 7 out of range [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:91]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (32#1) [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:23]
WARNING: [Synth 8-3917] design top_level has port dp driven by constant 1
WARNING: [Synth 8-3331] design incrementer has unconnected port b[1]
WARNING: [Synth 8-3331] design incrementer has unconnected port b[0]
WARNING: [Synth 8-3331] design state_machine has unconnected port sec_15
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.090 ; gain = 222.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.090 ; gain = 222.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.090 ; gain = 222.645
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/lab_6/lab_6.srcs/constrs_1/imports/Basys3_Master.xdc]
Finished Parsing XDC File [D:/lab_6/lab_6.srcs/constrs_1/imports/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1385.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 7 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 3 instances
  XOR2 => LUT2: 24 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1423.203 ; gain = 388.758
74 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1423.203 ; gain = 612.848
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_level
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1423.203 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (1#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'lab6_clks' [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:190]
INFO: [Synth 8-6157] synthesizing module 'GND' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:14643]
INFO: [Synth 8-6155] done synthesizing module 'GND' (6#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:14643]
INFO: [Synth 8-6157] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:328]
INFO: [Synth 8-6157] synthesizing module 'FTCE_MXILINX_clkcntrl4' [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:298]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'XOR2' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (7#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (8#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (9#1) [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:298]
INFO: [Synth 8-6157] synthesizing module 'AND4' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (10#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'AND3' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (11#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6157] synthesizing module 'AND2' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (12#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'VCC' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (13#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (14#1) [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:328]
INFO: [Synth 8-6157] synthesizing module 'BUF' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (15#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (16#1) [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:40]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (17#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'lab6_clks' (18#1) [D:/lab_6/lab_6.srcs/sources_1/imports/lab6_clks.v:24]
WARNING: [Synth 8-7023] instance 'slowit' of module 'lab6_clks' has 6 connections declared, but only 5 given [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:57]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/lab_6/lab_6.srcs/sources_1/new/counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'counter' (19#1) [D:/lab_6/lab_6.srcs/sources_1/new/counter.v:4]
WARNING: [Synth 8-7023] instance 'four_bit_1' of module 'counter' has 9 connections declared, but only 8 given [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:32]
WARNING: [Synth 8-7023] instance 'four_bit_2' of module 'counter' has 9 connections declared, but only 8 given [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:33]
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (20#1) [D:/lab_6/lab_6.srcs/sources_1/new/time_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (21#1) [D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'state_machine' [D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (21#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (22#1) [D:/lab_6/lab_6.srcs/sources_1/new/state_machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'turkey_counter' [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'turkey_counter' (23#1) [D:/lab_6/lab_6.srcs/sources_1/new/turkey_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'incrementer' [D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [D:/lab_6/lab_6.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'm4_1' [D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'm4_1' (24#1) [D:/lab_6/lab_6.srcs/sources_1/new/m4_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (25#1) [D:/lab_6/lab_6.srcs/sources_1/new/adder.v:23]
WARNING: [Synth 8-7023] instance 'Add7' of module 'full_adder' has 4 connections declared, but only 3 given [D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'incrementer' (26#1) [D:/lab_6/lab_6.srcs/sources_1/new/incrementer.v:23]
WARNING: [Synth 8-7023] instance 'comp' of module 'incrementer' has 3 connections declared, but only 2 given [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:77]
INFO: [Synth 8-6157] synthesizing module 'm28_1' [D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'm28_1' (27#1) [D:/lab_6/lab_6.srcs/sources_1/new/m28_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ring_counter' [D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter' (28#1) [D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'selector' [D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'selector' (29#1) [D:/lab_6/lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'm8_1' [D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'm8_1' (30#1) [D:/lab_6/lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (31#1) [D:/lab_6/lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'seg' does not match port width (7) of module 'hex7seg' [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:90]
WARNING: [Synth 8-324] index 7 out of range [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:91]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (32#1) [D:/lab_6/lab_6.srcs/sources_1/new/top_level.v:23]
WARNING: [Synth 8-3917] design top_level has port dp driven by constant 1
WARNING: [Synth 8-3331] design incrementer has unconnected port b[1]
WARNING: [Synth 8-3331] design incrementer has unconnected port b[0]
WARNING: [Synth 8-3331] design state_machine has unconnected port sec_15
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1423.203 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1423.203 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1423.203 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/lab_6/lab_6.srcs/constrs_1/imports/Basys3_Master.xdc]
Finished Parsing XDC File [D:/lab_6/lab_6.srcs/constrs_1/imports/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1480.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 7 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 3 instances
  XOR2 => LUT2: 24 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1540.320 ; gain = 117.117
73 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1540.320 ; gain = 117.117
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 13 19:55:05 2021...
