{"version":3,"sources":["webpack:///10.10.js","webpack:///./~/highlight.js/lib/languages/vhdl.js"],"names":["webpackJsonp","343","module","exports","hljs","INTEGER_RE","EXPONENT_RE","DECIMAL_LITERAL_RE","BASED_INTEGER_RE","BASED_LITERAL_RE","NUMBER_RE","case_insensitive","keywords","keyword","built_in","illegal","contains","C_BLOCK_COMMENT_MODE","COMMENT","QUOTE_STRING_MODE","className","begin","relevance","BACKSLASH_ESCAPE"],"mappings":"AAAAA,cAAc,KAERC,IACA,SAASC,EAAQC,GCHvBD,EAAAC,QAAA,SAAAC,GAIA,GAAAC,GAAA,cACAC,EAAA,YAAAD,EACAE,EAAAF,EAAA,OAAAA,EAAA,MAAAC,EAAA,KAEAE,EAAA,OACAC,EAAAJ,EAAA,IAAAG,EAAA,OAAAA,EAAA,OAAAF,EAAA,KAEAI,EAAA,OAAAD,EAAA,IAAAF,EAAA,GAEA,QACAI,kBAAA,EACAC,UACAC,QACA,qtBASAC,SACA,mQAKAC,QAAA,IACAC,UACAZ,EAAAa,qBACAb,EAAAc,QAAA,UACAd,EAAAe,mBAEAC,UAAA,SACAC,MAAAX,EACAY,UAAA,IAGAF,UAAA,UACAC,MAAA,wBACAL,UAAAZ,EAAAmB,oBAGAH,UAAA,SACAC,MAAA,4BACAL,UAAAZ,EAAAmB","file":"10.10.js","sourcesContent":["webpackJsonp([10],{\n\n/***/ 343:\n/***/ function(module, exports) {\n\n\tmodule.exports = function(hljs) {\n\t  // Regular expression for VHDL numeric literals.\n\t\n\t  // Decimal literal:\n\t  var INTEGER_RE = '\\\\d(_|\\\\d)*';\n\t  var EXPONENT_RE = '[eE][-+]?' + INTEGER_RE;\n\t  var DECIMAL_LITERAL_RE = INTEGER_RE + '(\\\\.' + INTEGER_RE + ')?' + '(' + EXPONENT_RE + ')?';\n\t  // Based literal:\n\t  var BASED_INTEGER_RE = '\\\\w+';\n\t  var BASED_LITERAL_RE = INTEGER_RE + '#' + BASED_INTEGER_RE + '(\\\\.' + BASED_INTEGER_RE + ')?' + '#' + '(' + EXPONENT_RE + ')?';\n\t\n\t  var NUMBER_RE = '\\\\b(' + BASED_LITERAL_RE + '|' + DECIMAL_LITERAL_RE + ')';\n\t\n\t  return {\n\t    case_insensitive: true,\n\t    keywords: {\n\t      keyword:\n\t        'abs access after alias all and architecture array assert attribute begin block ' +\n\t        'body buffer bus case component configuration constant context cover disconnect ' +\n\t        'downto default else elsif end entity exit fairness file for force function generate ' +\n\t        'generic group guarded if impure in inertial inout is label library linkage literal ' +\n\t        'loop map mod nand new next nor not null of on open or others out package port ' +\n\t        'postponed procedure process property protected pure range record register reject ' +\n\t        'release rem report restrict restrict_guarantee return rol ror select sequence ' +\n\t        'severity shared signal sla sll sra srl strong subtype then to transport type ' +\n\t        'unaffected units until use variable vmode vprop vunit wait when while with xnor xor',\n\t      built_in:\n\t        'boolean bit character severity_level integer time delay_length natural positive ' +\n\t        'string bit_vector file_open_kind file_open_status std_ulogic std_ulogic_vector ' +\n\t        'std_logic std_logic_vector unsigned signed boolean_vector integer_vector ' +\n\t        'real_vector time_vector'\n\t    },\n\t    illegal: '{',\n\t    contains: [\n\t      hljs.C_BLOCK_COMMENT_MODE,        // VHDL-2008 block commenting.\n\t      hljs.COMMENT('--', '$'),\n\t      hljs.QUOTE_STRING_MODE,\n\t      {\n\t        className: 'number',\n\t        begin: NUMBER_RE,\n\t        relevance: 0\n\t      },\n\t      {\n\t        className: 'literal',\n\t        begin: '\\'(U|X|0|1|Z|W|L|H|-)\\'',\n\t        contains: [hljs.BACKSLASH_ESCAPE]\n\t      },\n\t      {\n\t        className: 'symbol',\n\t        begin: '\\'[A-Za-z](_?[A-Za-z0-9])*',\n\t        contains: [hljs.BACKSLASH_ESCAPE]\n\t      }\n\t    ]\n\t  };\n\t};\n\n/***/ }\n\n});\n\n\n/** WEBPACK FOOTER **\n ** 10.10.js\n **/","module.exports = function(hljs) {\n  // Regular expression for VHDL numeric literals.\n\n  // Decimal literal:\n  var INTEGER_RE = '\\\\d(_|\\\\d)*';\n  var EXPONENT_RE = '[eE][-+]?' + INTEGER_RE;\n  var DECIMAL_LITERAL_RE = INTEGER_RE + '(\\\\.' + INTEGER_RE + ')?' + '(' + EXPONENT_RE + ')?';\n  // Based literal:\n  var BASED_INTEGER_RE = '\\\\w+';\n  var BASED_LITERAL_RE = INTEGER_RE + '#' + BASED_INTEGER_RE + '(\\\\.' + BASED_INTEGER_RE + ')?' + '#' + '(' + EXPONENT_RE + ')?';\n\n  var NUMBER_RE = '\\\\b(' + BASED_LITERAL_RE + '|' + DECIMAL_LITERAL_RE + ')';\n\n  return {\n    case_insensitive: true,\n    keywords: {\n      keyword:\n        'abs access after alias all and architecture array assert attribute begin block ' +\n        'body buffer bus case component configuration constant context cover disconnect ' +\n        'downto default else elsif end entity exit fairness file for force function generate ' +\n        'generic group guarded if impure in inertial inout is label library linkage literal ' +\n        'loop map mod nand new next nor not null of on open or others out package port ' +\n        'postponed procedure process property protected pure range record register reject ' +\n        'release rem report restrict restrict_guarantee return rol ror select sequence ' +\n        'severity shared signal sla sll sra srl strong subtype then to transport type ' +\n        'unaffected units until use variable vmode vprop vunit wait when while with xnor xor',\n      built_in:\n        'boolean bit character severity_level integer time delay_length natural positive ' +\n        'string bit_vector file_open_kind file_open_status std_ulogic std_ulogic_vector ' +\n        'std_logic std_logic_vector unsigned signed boolean_vector integer_vector ' +\n        'real_vector time_vector'\n    },\n    illegal: '{',\n    contains: [\n      hljs.C_BLOCK_COMMENT_MODE,        // VHDL-2008 block commenting.\n      hljs.COMMENT('--', '$'),\n      hljs.QUOTE_STRING_MODE,\n      {\n        className: 'number',\n        begin: NUMBER_RE,\n        relevance: 0\n      },\n      {\n        className: 'literal',\n        begin: '\\'(U|X|0|1|Z|W|L|H|-)\\'',\n        contains: [hljs.BACKSLASH_ESCAPE]\n      },\n      {\n        className: 'symbol',\n        begin: '\\'[A-Za-z](_?[A-Za-z0-9])*',\n        contains: [hljs.BACKSLASH_ESCAPE]\n      }\n    ]\n  };\n};\n\n\n/*****************\n ** WEBPACK FOOTER\n ** ./~/highlight.js/lib/languages/vhdl.js\n ** module id = 343\n ** module chunks = 10\n **/"],"sourceRoot":""}