# compile vhdl design source files
vhdl xil_defaultlib  "../../../../mycounter.vhd"
vhdl xil_defaultlib  "../../../../tb_mycounter.vhd"

# Do not sort compile order
nosort
