// Seed: 1383645509
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1
);
  reg id_2;
  assign id_2 = id_2;
  initial begin
    #1;
    id_2 = 1;
    id_2 <= id_1;
  end
  assign id_2 = 1;
  logic id_3;
  logic id_4;
  logic id_5 = id_0;
  logic id_6, id_7;
  logic id_8;
endmodule
