verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../project_ascon.gen/sources_1/bd/design_ascon/ipshared/ec67/hdl" --include "../../../../project_ascon.gen/sources_1/bd/design_ascon/ipshared/aed8/hdl" \
"../../../bd/design_ascon/ip/design_ascon_processing_system7_0_3/sim/design_ascon_processing_system7_0_3.v" \
"../../../bd/design_ascon/ip/design_ascon_xlconcat_0_0/sim/design_ascon_xlconcat_0_0.v" \
"../../../bd/design_ascon/ip/design_ascon_xlconcat_0_1/sim/design_ascon_xlconcat_0_1.v" \
"../../../bd/design_ascon/ip/design_ascon_xlconcat_1_0/sim/design_ascon_xlconcat_1_0.v" \
"../../../bd/design_ascon/ip/design_ascon_xlslice_0_0/sim/design_ascon_xlslice_0_0.v" \
"../../../bd/design_ascon/ip/design_ascon_xlslice_0_1/sim/design_ascon_xlslice_0_1.v" \
"../../../bd/design_ascon/ip/design_ascon_xlslice_0_2/sim/design_ascon_xlslice_0_2.v" \
"../../../bd/design_ascon/ip/design_ascon_xlslice_0_3/sim/design_ascon_xlslice_0_3.v" \
"../../../bd/design_ascon/ip/design_ascon_xbar_0/sim/design_ascon_xbar_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../project_ascon.gen/sources_1/bd/design_ascon/ipshared/ec67/hdl" --include "../../../../project_ascon.gen/sources_1/bd/design_ascon/ipshared/aed8/hdl" \
"../../../bd/design_ascon/ipshared/a669/sources_1/new/ascon_add_constant.sv" \
"../../../bd/design_ascon/ipshared/a669/sources_1/new/ascon_finalization.sv" \
"../../../bd/design_ascon/ipshared/a669/sources_1/new/ascon_initalization.sv" \
"../../../bd/design_ascon/ipshared/a669/sources_1/new/ascon_key_schedule.sv" \
"../../../bd/design_ascon/ipshared/a669/sources_1/new/ascon_linear_diffusion.sv" \
"../../../bd/design_ascon/ipshared/a669/sources_1/new/ascon_round.sv" \
"../../../bd/design_ascon/ipshared/a669/sources_1/new/ascon_sbox.sv" \
"../../../bd/design_ascon/ipshared/a669/sources_1/new/ascon_top.sv" \
"../../../bd/design_ascon/ip/design_ascon_ascon_core_0_2/sim/design_ascon_ascon_core_0_2.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../project_ascon.gen/sources_1/bd/design_ascon/ipshared/ec67/hdl" --include "../../../../project_ascon.gen/sources_1/bd/design_ascon/ipshared/aed8/hdl" \
"../../../bd/design_ascon/ip/design_ascon_tier2_xbar_0_0/sim/design_ascon_tier2_xbar_0_0.v" \
"../../../bd/design_ascon/ip/design_ascon_tier2_xbar_1_0/sim/design_ascon_tier2_xbar_1_0.v" \
"../../../bd/design_ascon/ip/design_ascon_tier2_xbar_2_0/sim/design_ascon_tier2_xbar_2_0.v" \
"../../../bd/design_ascon/ip/design_ascon_auto_pc_0/sim/design_ascon_auto_pc_0.v" \
"../../../bd/design_ascon/sim/design_ascon.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
