

================================================================
== Vitis HLS Report for 'sigm'
================================================================
* Date:           Fri Sep 29 18:13:19 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        matrix_test2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.35 us|  18.514 ns|    94.50 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 18.5>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_read_1 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_read" [matrix_test2/matrix_test.cc:4]   --->   Operation 2 'read' 'x_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.91ns)   --->   "%icmp_ln7 = icmp_eq  i22 %x_read_1, i22 0" [matrix_test2/matrix_test.cc:7]   --->   Operation 3 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = partselect i22 @llvm.part.select.i22, i22 %x_read_1, i32 21, i32 0" [matrix_test2/matrix_test.cc:7]   --->   Operation 4 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i22, i1 1, i22 %tmp" [matrix_test2/matrix_test.cc:7]   --->   Operation 5 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln7 = sext i23 %tmp_1" [matrix_test2/matrix_test.cc:7]   --->   Operation 6 'sext' 'sext_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_2 = cttz i32 @llvm.cttz.i32, i32 %sext_ln7, i1 1" [matrix_test2/matrix_test.cc:7]   --->   Operation 7 'cttz' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.01ns)   --->   "%sub_ln7 = sub i32 22, i32 %tmp_2" [matrix_test2/matrix_test.cc:7]   --->   Operation 8 'sub' 'sub_ln7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %sub_ln7" [matrix_test2/matrix_test.cc:7]   --->   Operation 9 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.01ns)   --->   "%add_ln7 = add i32 %sub_ln7, i32 4294967243" [matrix_test2/matrix_test.cc:7]   --->   Operation 10 'add' 'add_ln7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln7, i32 1, i32 31" [matrix_test2/matrix_test.cc:7]   --->   Operation 11 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%icmp_ln7_1 = icmp_sgt  i31 %tmp_3, i31 0" [matrix_test2/matrix_test.cc:7]   --->   Operation 12 'icmp' 'icmp_ln7_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i32 %sub_ln7" [matrix_test2/matrix_test.cc:7]   --->   Operation 13 'trunc' 'trunc_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%sub_ln7_3 = sub i5 12, i5 %trunc_ln7_1" [matrix_test2/matrix_test.cc:7]   --->   Operation 14 'sub' 'sub_ln7_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln7_5 = zext i5 %sub_ln7_3" [matrix_test2/matrix_test.cc:7]   --->   Operation 15 'zext' 'zext_ln7_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.68ns)   --->   "%lshr_ln7_2 = lshr i22 4194303, i22 %zext_ln7_5" [matrix_test2/matrix_test.cc:7]   --->   Operation 16 'lshr' 'lshr_ln7_2' <Predicate = true> <Delay = 0.68> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln7_2)   --->   "%and_ln7_3 = and i22 %x_read_1, i22 %lshr_ln7_2" [matrix_test2/matrix_test.cc:7]   --->   Operation 17 'and' 'and_ln7_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.91ns) (out node of the LUT)   --->   "%icmp_ln7_2 = icmp_ne  i22 %and_ln7_3, i22 0" [matrix_test2/matrix_test.cc:7]   --->   Operation 18 'icmp' 'icmp_ln7_2' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%and_ln7 = and i1 %icmp_ln7_1, i1 %icmp_ln7_2" [matrix_test2/matrix_test.cc:7]   --->   Operation 19 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln7, i32 31" [matrix_test2/matrix_test.cc:7]   --->   Operation 20 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%xor_ln7 = xor i1 %tmp_8, i1 1" [matrix_test2/matrix_test.cc:7]   --->   Operation 21 'xor' 'xor_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.91ns)   --->   "%add_ln7_1 = add i22 %trunc_ln7, i22 4194251" [matrix_test2/matrix_test.cc:7]   --->   Operation 22 'add' 'add_ln7_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bit_select_i_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i22, i22 %x_read_1, i22 %add_ln7_1" [matrix_test2/matrix_test.cc:7]   --->   Operation 23 'bitselect' 'bit_select_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%and_ln7_1 = and i1 %bit_select_i_i_i, i1 %xor_ln7" [matrix_test2/matrix_test.cc:7]   --->   Operation 24 'and' 'and_ln7_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%or_ln7_1 = or i1 %and_ln7_1, i1 %and_ln7" [matrix_test2/matrix_test.cc:7]   --->   Operation 25 'or' 'or_ln7_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln7_1" [matrix_test2/matrix_test.cc:7]   --->   Operation 26 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.28>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i22 %x_read_1" [matrix_test2/matrix_test.cc:7]   --->   Operation 27 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.01ns)   --->   "%icmp_ln7_3 = icmp_sgt  i32 %add_ln7, i32 0" [matrix_test2/matrix_test.cc:7]   --->   Operation 28 'icmp' 'icmp_ln7_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.01ns)   --->   "%add_ln7_2 = add i32 %sub_ln7, i32 4294967242" [matrix_test2/matrix_test.cc:7]   --->   Operation 29 'add' 'add_ln7_2' <Predicate = (icmp_ln7_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i32 %add_ln7_2" [matrix_test2/matrix_test.cc:7]   --->   Operation 30 'zext' 'zext_ln7_1' <Predicate = (icmp_ln7_3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.38ns)   --->   "%lshr_ln7 = lshr i64 %zext_ln7, i64 %zext_ln7_1" [matrix_test2/matrix_test.cc:7]   --->   Operation 31 'lshr' 'lshr_ln7' <Predicate = (icmp_ln7_3)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.01ns)   --->   "%sub_ln7_1 = sub i32 54, i32 %sub_ln7" [matrix_test2/matrix_test.cc:7]   --->   Operation 32 'sub' 'sub_ln7_1' <Predicate = (!icmp_ln7_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln7_2 = zext i32 %sub_ln7_1" [matrix_test2/matrix_test.cc:7]   --->   Operation 33 'zext' 'zext_ln7_2' <Predicate = (!icmp_ln7_3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.38ns)   --->   "%shl_ln7 = shl i64 %zext_ln7, i64 %zext_ln7_2" [matrix_test2/matrix_test.cc:7]   --->   Operation 34 'shl' 'shl_ln7' <Predicate = (!icmp_ln7_3)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln7_3)   --->   "%select_ln7 = select i1 %icmp_ln7_3, i64 %lshr_ln7, i64 %shl_ln7" [matrix_test2/matrix_test.cc:7]   --->   Operation 35 'select' 'select_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln7_3)   --->   "%zext_ln7_3 = zext i2 %or_ln7" [matrix_test2/matrix_test.cc:7]   --->   Operation 36 'zext' 'zext_ln7_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln7_3 = add i64 %select_ln7, i64 %zext_ln7_3" [matrix_test2/matrix_test.cc:7]   --->   Operation 37 'add' 'add_ln7_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln7_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln7_3, i32 1, i32 63" [matrix_test2/matrix_test.cc:7]   --->   Operation 38 'partselect' 'lshr_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln7_4 = zext i63 %lshr_ln7_1" [matrix_test2/matrix_test.cc:7]   --->   Operation 39 'zext' 'zext_ln7_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln7_3, i32 54" [matrix_test2/matrix_test.cc:7]   --->   Operation 40 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%select_ln7_1 = select i1 %tmp_9, i11 1023, i11 1022" [matrix_test2/matrix_test.cc:7]   --->   Operation 41 'select' 'select_ln7_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln7_2 = trunc i32 %tmp_2" [matrix_test2/matrix_test.cc:7]   --->   Operation 42 'trunc' 'trunc_ln7_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln7_2 = sub i11 5, i11 %trunc_ln7_2" [matrix_test2/matrix_test.cc:7]   --->   Operation 43 'sub' 'sub_ln7_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln7_4 = add i11 %select_ln7_1, i11 %sub_ln7_2" [matrix_test2/matrix_test.cc:7]   --->   Operation 44 'add' 'add_ln7_4' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %add_ln7_4" [matrix_test2/matrix_test.cc:7]   --->   Operation 45 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln7_4, i12 %tmp_5, i32 52, i32 63" [matrix_test2/matrix_test.cc:7]   --->   Operation 46 'partset' 'LD' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln756 = bitcast i64 %LD" [matrix_test2/matrix_test.cc:7]   --->   Operation 47 'bitcast' 'bitcast_ln756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln7_3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln7_3, i32 1, i32 52" [matrix_test2/matrix_test.cc:7]   --->   Operation 48 'partselect' 'trunc_ln7_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln7_4 = icmp_ne  i11 %add_ln7_4, i11 2047" [matrix_test2/matrix_test.cc:7]   --->   Operation 49 'icmp' 'icmp_ln7_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.10ns)   --->   "%icmp_ln7_5 = icmp_eq  i52 %trunc_ln7_3, i52 0" [matrix_test2/matrix_test.cc:7]   --->   Operation 50 'icmp' 'icmp_ln7_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.28ns)   --->   "%or_ln7_2 = or i1 %icmp_ln7_5, i1 %icmp_ln7_4" [matrix_test2/matrix_test.cc:7]   --->   Operation 51 'or' 'or_ln7_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.47ns)   --->   Input mux for Operation 52 '%tmp_4 = fcmp_ogt  i64 %bitcast_ln756, i64 -0.5'
ST_1 : Operation 52 [1/1] (11.2ns)   --->   "%tmp_4 = fcmp_ogt  i64 %bitcast_ln756, i64 -0.5" [matrix_test2/matrix_test.cc:7]   --->   Operation 52 'dcmp' 'tmp_4' <Predicate = (!or_ln13_1)> <Delay = 11.2> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_1)   --->   "%and_ln7_2 = and i1 %or_ln7_2, i1 %tmp_4" [matrix_test2/matrix_test.cc:7]   --->   Operation 53 'and' 'and_ln7_2' <Predicate = (!or_ln13_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.47ns)   --->   Input mux for Operation 54 '%tmp_6 = fcmp_ogt  i64 %bitcast_ln756, i64 0.5'
ST_1 : Operation 54 [1/1] (11.2ns)   --->   "%tmp_6 = fcmp_ogt  i64 %bitcast_ln756, i64 0.5" [matrix_test2/matrix_test.cc:10]   --->   Operation 54 'dcmp' 'tmp_6' <Predicate = true> <Delay = 11.2> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_2)   --->   "%and_ln10 = and i1 %or_ln7_2, i1 %tmp_6" [matrix_test2/matrix_test.cc:10]   --->   Operation 55 'and' 'and_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.47ns)   --->   Input mux for Operation 56 '%tmp_7 = fcmp_olt  i64 %bitcast_ln756, i64 -0.5'
ST_1 : Operation 56 [1/1] (11.2ns)   --->   "%tmp_7 = fcmp_olt  i64 %bitcast_ln756, i64 -0.5" [matrix_test2/matrix_test.cc:13]   --->   Operation 56 'dcmp' 'tmp_7' <Predicate = true> <Delay = 11.2> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln13)   --->   "%and_ln13 = and i1 %or_ln7_2, i1 %tmp_7" [matrix_test2/matrix_test.cc:13]   --->   Operation 57 'and' 'and_ln13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln13 = or i1 %icmp_ln7, i1 %and_ln13" [matrix_test2/matrix_test.cc:13]   --->   Operation 58 'or' 'or_ln13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_2)   --->   "%select_ln13 = select i1 %or_ln13, i22 0, i22 131072" [matrix_test2/matrix_test.cc:13]   --->   Operation 59 'select' 'select_ln13' <Predicate = (or_ln13_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_2)   --->   "%or_ln13_1 = or i1 %or_ln13, i1 %and_ln10" [matrix_test2/matrix_test.cc:13]   --->   Operation 60 'or' 'or_ln13_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln13_1 = select i1 %and_ln7_2, i22 0, i22 %x_read_1" [matrix_test2/matrix_test.cc:13]   --->   Operation 61 'select' 'select_ln13_1' <Predicate = (!or_ln13_1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln13_2 = select i1 %or_ln13_1, i22 %select_ln13, i22 %select_ln13_1" [matrix_test2/matrix_test.cc:13]   --->   Operation 62 'select' 'select_ln13_2' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln17 = ret i22 %select_ln13_2" [matrix_test2/matrix_test.cc:17]   --->   Operation 63 'ret' 'ret_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read_1         (read          ) [ 00]
icmp_ln7         (icmp          ) [ 00]
tmp              (partselect    ) [ 00]
tmp_1            (bitconcatenate) [ 00]
sext_ln7         (sext          ) [ 00]
tmp_2            (cttz          ) [ 00]
sub_ln7          (sub           ) [ 00]
trunc_ln7        (trunc         ) [ 00]
add_ln7          (add           ) [ 00]
tmp_3            (partselect    ) [ 00]
icmp_ln7_1       (icmp          ) [ 00]
trunc_ln7_1      (trunc         ) [ 00]
sub_ln7_3        (sub           ) [ 00]
zext_ln7_5       (zext          ) [ 00]
lshr_ln7_2       (lshr          ) [ 00]
and_ln7_3        (and           ) [ 00]
icmp_ln7_2       (icmp          ) [ 00]
and_ln7          (and           ) [ 00]
tmp_8            (bitselect     ) [ 00]
xor_ln7          (xor           ) [ 00]
add_ln7_1        (add           ) [ 00]
bit_select_i_i_i (bitselect     ) [ 00]
and_ln7_1        (and           ) [ 00]
or_ln7_1         (or            ) [ 00]
or_ln7           (bitconcatenate) [ 00]
zext_ln7         (zext          ) [ 00]
icmp_ln7_3       (icmp          ) [ 01]
add_ln7_2        (add           ) [ 00]
zext_ln7_1       (zext          ) [ 00]
lshr_ln7         (lshr          ) [ 00]
sub_ln7_1        (sub           ) [ 00]
zext_ln7_2       (zext          ) [ 00]
shl_ln7          (shl           ) [ 00]
select_ln7       (select        ) [ 00]
zext_ln7_3       (zext          ) [ 00]
add_ln7_3        (add           ) [ 00]
lshr_ln7_1       (partselect    ) [ 00]
zext_ln7_4       (zext          ) [ 00]
tmp_9            (bitselect     ) [ 00]
select_ln7_1     (select        ) [ 00]
trunc_ln7_2      (trunc         ) [ 00]
sub_ln7_2        (sub           ) [ 00]
add_ln7_4        (add           ) [ 00]
tmp_5            (bitconcatenate) [ 00]
LD               (partset       ) [ 00]
bitcast_ln756    (bitcast       ) [ 00]
trunc_ln7_3      (partselect    ) [ 00]
icmp_ln7_4       (icmp          ) [ 00]
icmp_ln7_5       (icmp          ) [ 00]
or_ln7_2         (or            ) [ 00]
tmp_4            (dcmp          ) [ 00]
and_ln7_2        (and           ) [ 00]
tmp_6            (dcmp          ) [ 00]
and_ln10         (and           ) [ 00]
tmp_7            (dcmp          ) [ 00]
and_ln13         (and           ) [ 00]
or_ln13          (or            ) [ 00]
select_ln13      (select        ) [ 00]
or_ln13_1        (or            ) [ 01]
select_ln13_1    (select        ) [ 00]
select_ln13_2    (select        ) [ 00]
ret_ln17         (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i22"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i1.i22"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i22"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="x_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="22" slack="0"/>
<pin id="80" dir="0" index="1" bw="22" slack="0"/>
<pin id="81" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_4_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tmp_6_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_7_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln7_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="22" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="22" slack="0"/>
<pin id="107" dir="0" index="1" bw="22" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="0" index="3" bw="1" slack="0"/>
<pin id="110" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="23" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="22" slack="0"/>
<pin id="119" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="sext_ln7_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="23" slack="0"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln7/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_2_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="23" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sub_ln7_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln7/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln7_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln7_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="7" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_3_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="31" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="0" index="3" bw="6" slack="0"/>
<pin id="156" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln7_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="31" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln7_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sub_ln7_3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="5" slack="0"/>
<pin id="174" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln7_3/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln7_5_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_5/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="lshr_ln7_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln7_2/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="and_ln7_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="22" slack="0"/>
<pin id="189" dir="0" index="1" bw="22" slack="0"/>
<pin id="190" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7_3/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln7_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="22" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_2/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="and_ln7_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_8_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="xor_ln7_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln7/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln7_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="22" slack="0"/>
<pin id="221" dir="0" index="1" bw="7" slack="0"/>
<pin id="222" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="bit_select_i_i_i_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="22" slack="0"/>
<pin id="228" dir="0" index="2" bw="22" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i_i_i/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="and_ln7_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7_1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="or_ln7_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="or_ln7_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln7/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln7_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="22" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln7_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_3/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln7_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="7" slack="0"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_2/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln7_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="lshr_ln7_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="22" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln7/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub_ln7_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln7_1/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln7_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_2/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="shl_ln7_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="22" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln7/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln7_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="0" index="2" bw="64" slack="0"/>
<pin id="299" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln7_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_3/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln7_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_3/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="lshr_ln7_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="63" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7_1/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln7_4_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="63" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_4/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_9_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="7" slack="0"/>
<pin id="331" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln7_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="11" slack="0"/>
<pin id="338" dir="0" index="2" bw="11" slack="0"/>
<pin id="339" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_1/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln7_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_2/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sub_ln7_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="11" slack="0"/>
<pin id="350" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln7_2/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln7_4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="0" index="1" bw="11" slack="0"/>
<pin id="356" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_4/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_5_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="11" slack="0"/>
<pin id="363" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="LD_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="0" index="1" bw="63" slack="0"/>
<pin id="370" dir="0" index="2" bw="12" slack="0"/>
<pin id="371" dir="0" index="3" bw="7" slack="0"/>
<pin id="372" dir="0" index="4" bw="7" slack="0"/>
<pin id="373" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="LD/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="bitcast_ln756_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln756/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln7_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="52" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="0" index="3" bw="7" slack="0"/>
<pin id="391" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7_3/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln7_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_4/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln7_5_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="52" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_5/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="or_ln7_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7_2/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="and_ln7_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7_2/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="and_ln10_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln10/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="and_ln13_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="or_ln13_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln13_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="19" slack="0"/>
<pin id="442" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="or_ln13_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_1/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="select_ln13_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="22" slack="0"/>
<pin id="456" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln13_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="19" slack="0"/>
<pin id="463" dir="0" index="2" bw="22" slack="0"/>
<pin id="464" dir="1" index="3" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="72" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="74" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="72" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="78" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="78" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="105" pin="4"/><net_sink comp="115" pin=2"/></net>

<net id="126"><net_src comp="115" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="127" pin="3"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="135" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="145" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="165"><net_src comp="151" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="135" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="78" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="161" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="193" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="145" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="141" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="78" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="219" pin="2"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="213" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="199" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="239" pin="2"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="78" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="145" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="10" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="135" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="253" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="135" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="253" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="257" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="273" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="289" pin="2"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="245" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="295" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="303" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="326"><net_src comp="313" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="307" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="340"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="54" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="56" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="127" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="335" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="60" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="42" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="353" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="374"><net_src comp="62" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="323" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="359" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="378"><net_src comp="50" pin="0"/><net_sink comp="367" pin=4"/></net>

<net id="382"><net_src comp="367" pin="5"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="392"><net_src comp="66" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="307" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="24" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="400"><net_src comp="353" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="68" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="386" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="70" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="396" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="84" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="408" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="89" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="408" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="94" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="99" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="426" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="4" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="76" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="432" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="420" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="414" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="4" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="78" pin="2"/><net_sink comp="452" pin=2"/></net>

<net id="465"><net_src comp="446" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="438" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="452" pin="3"/><net_sink comp="460" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sigm : x_read | {1 }
  - Chain level:
	State 1
		tmp_1 : 1
		sext_ln7 : 2
		tmp_2 : 3
		sub_ln7 : 4
		trunc_ln7 : 5
		add_ln7 : 5
		tmp_3 : 6
		icmp_ln7_1 : 7
		trunc_ln7_1 : 5
		sub_ln7_3 : 6
		zext_ln7_5 : 7
		lshr_ln7_2 : 8
		and_ln7_3 : 9
		icmp_ln7_2 : 9
		and_ln7 : 10
		tmp_8 : 6
		xor_ln7 : 7
		add_ln7_1 : 6
		bit_select_i_i_i : 7
		and_ln7_1 : 7
		or_ln7_1 : 10
		or_ln7 : 10
		icmp_ln7_3 : 6
		add_ln7_2 : 5
		zext_ln7_1 : 6
		lshr_ln7 : 7
		sub_ln7_1 : 5
		zext_ln7_2 : 6
		shl_ln7 : 7
		select_ln7 : 8
		zext_ln7_3 : 11
		add_ln7_3 : 12
		lshr_ln7_1 : 13
		zext_ln7_4 : 14
		tmp_9 : 13
		select_ln7_1 : 14
		trunc_ln7_2 : 4
		sub_ln7_2 : 5
		add_ln7_4 : 15
		tmp_5 : 16
		LD : 17
		bitcast_ln756 : 18
		trunc_ln7_3 : 13
		icmp_ln7_4 : 16
		icmp_ln7_5 : 14
		or_ln7_2 : 17
		tmp_4 : 19
		and_ln7_2 : 20
		tmp_6 : 19
		and_ln10 : 20
		tmp_7 : 19
		and_ln13 : 20
		or_ln13 : 20
		select_ln13 : 20
		or_ln13_1 : 20
		select_ln13_1 : 20
		select_ln13_2 : 20
		ret_ln17 : 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |      icmp_ln7_fu_99     |    0    |    29   |
|          |    icmp_ln7_1_fu_161    |    0    |    38   |
|   icmp   |    icmp_ln7_2_fu_193    |    0    |    29   |
|          |    icmp_ln7_3_fu_257    |    0    |    39   |
|          |    icmp_ln7_4_fu_396    |    0    |    18   |
|          |    icmp_ln7_5_fu_402    |    0    |    59   |
|----------|-------------------------|---------|---------|
|          |      add_ln7_fu_145     |    0    |    39   |
|          |     add_ln7_1_fu_219    |    0    |    29   |
|    add   |     add_ln7_2_fu_263    |    0    |    39   |
|          |     add_ln7_3_fu_307    |    0    |    71   |
|          |     add_ln7_4_fu_353    |    0    |    17   |
|----------|-------------------------|---------|---------|
|          |    select_ln7_fu_295    |    0    |    64   |
|          |   select_ln7_1_fu_335   |    0    |    10   |
|  select  |    select_ln13_fu_438   |    0    |    18   |
|          |   select_ln13_1_fu_452  |    0    |    21   |
|          |   select_ln13_2_fu_460  |    0    |    21   |
|----------|-------------------------|---------|---------|
|          |      sub_ln7_fu_135     |    0    |    39   |
|    sub   |     sub_ln7_3_fu_171    |    0    |    12   |
|          |     sub_ln7_1_fu_279    |    0    |    39   |
|          |     sub_ln7_2_fu_347    |    0    |    17   |
|----------|-------------------------|---------|---------|
|   lshr   |    lshr_ln7_2_fu_181    |    0    |    11   |
|          |     lshr_ln7_fu_273     |    0    |    96   |
|----------|-------------------------|---------|---------|
|    shl   |      shl_ln7_fu_289     |    0    |    96   |
|----------|-------------------------|---------|---------|
|          |     and_ln7_3_fu_187    |    0    |    22   |
|          |      and_ln7_fu_199     |    0    |    2    |
|    and   |     and_ln7_1_fu_233    |    0    |    2    |
|          |     and_ln7_2_fu_414    |    0    |    2    |
|          |     and_ln10_fu_420     |    0    |    2    |
|          |     and_ln13_fu_426     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     or_ln7_1_fu_239     |    0    |    2    |
|    or    |     or_ln7_2_fu_408     |    0    |    2    |
|          |      or_ln13_fu_432     |    0    |    2    |
|          |     or_ln13_1_fu_446    |    0    |    2    |
|----------|-------------------------|---------|---------|
|    xor   |      xor_ln7_fu_213     |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |   x_read_1_read_fu_78   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_4_fu_84       |    0    |    0    |
|   dcmp   |       tmp_6_fu_89       |    0    |    0    |
|          |       tmp_7_fu_94       |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_105       |    0    |    0    |
|partselect|       tmp_3_fu_151      |    0    |    0    |
|          |    lshr_ln7_1_fu_313    |    0    |    0    |
|          |    trunc_ln7_3_fu_386   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_1_fu_115      |    0    |    0    |
|bitconcatenate|      or_ln7_fu_245      |    0    |    0    |
|          |       tmp_5_fu_359      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |     sext_ln7_fu_123     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   cttz   |       tmp_2_fu_127      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     trunc_ln7_fu_141    |    0    |    0    |
|   trunc  |    trunc_ln7_1_fu_167   |    0    |    0    |
|          |    trunc_ln7_2_fu_343   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln7_5_fu_177    |    0    |    0    |
|          |     zext_ln7_fu_253     |    0    |    0    |
|   zext   |    zext_ln7_1_fu_269    |    0    |    0    |
|          |    zext_ln7_2_fu_285    |    0    |    0    |
|          |    zext_ln7_3_fu_303    |    0    |    0    |
|          |    zext_ln7_4_fu_323    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_8_fu_205      |    0    |    0    |
| bitselect| bit_select_i_i_i_fu_225 |    0    |    0    |
|          |       tmp_9_fu_327      |    0    |    0    |
|----------|-------------------------|---------|---------|
|  partset |        LD_fu_367        |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   893   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   893  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   893  |
+-----------+--------+--------+
