{
  "module_name": "histb-clock.h",
  "hash_id": "5c854fba51b90e2c47655b59dba28f401ca1c42cbbf9b8258f2620a68c727a00",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/histb-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DTS_HISTB_CLOCK_H\n#define __DTS_HISTB_CLOCK_H\n\n \n#define HISTB_OSC_CLK\t\t\t0\n#define HISTB_APB_CLK\t\t\t1\n#define HISTB_AHB_CLK\t\t\t2\n#define HISTB_UART1_CLK\t\t\t3\n#define HISTB_UART2_CLK\t\t\t4\n#define HISTB_UART3_CLK\t\t\t5\n#define HISTB_I2C0_CLK\t\t\t6\n#define HISTB_I2C1_CLK\t\t\t7\n#define HISTB_I2C2_CLK\t\t\t8\n#define HISTB_I2C3_CLK\t\t\t9\n#define HISTB_I2C4_CLK\t\t\t10\n#define HISTB_I2C5_CLK\t\t\t11\n#define HISTB_SPI0_CLK\t\t\t12\n#define HISTB_SPI1_CLK\t\t\t13\n#define HISTB_SPI2_CLK\t\t\t14\n#define HISTB_SCI_CLK\t\t\t15\n#define HISTB_FMC_CLK\t\t\t16\n#define HISTB_MMC_BIU_CLK\t\t17\n#define HISTB_MMC_CIU_CLK\t\t18\n#define HISTB_MMC_DRV_CLK\t\t19\n#define HISTB_MMC_SAMPLE_CLK\t\t20\n#define HISTB_SDIO0_BIU_CLK\t\t21\n#define HISTB_SDIO0_CIU_CLK\t\t22\n#define HISTB_SDIO0_DRV_CLK\t\t23\n#define HISTB_SDIO0_SAMPLE_CLK\t\t24\n#define HISTB_PCIE_AUX_CLK\t\t25\n#define HISTB_PCIE_PIPE_CLK\t\t26\n#define HISTB_PCIE_SYS_CLK\t\t27\n#define HISTB_PCIE_BUS_CLK\t\t28\n#define HISTB_ETH0_MAC_CLK\t\t29\n#define HISTB_ETH0_MACIF_CLK\t\t30\n#define HISTB_ETH1_MAC_CLK\t\t31\n#define HISTB_ETH1_MACIF_CLK\t\t32\n#define HISTB_COMBPHY1_CLK\t\t33\n#define HISTB_USB2_BUS_CLK\t\t34\n#define HISTB_USB2_PHY_CLK\t\t35\n#define HISTB_USB2_UTMI_CLK\t\t36\n#define HISTB_USB2_12M_CLK\t\t37\n#define HISTB_USB2_48M_CLK\t\t38\n#define HISTB_USB2_OTG_UTMI_CLK\t\t39\n#define HISTB_USB2_PHY1_REF_CLK\t\t40\n#define HISTB_USB2_PHY2_REF_CLK\t\t41\n#define HISTB_COMBPHY0_CLK\t\t42\n#define HISTB_USB3_BUS_CLK\t\t43\n#define HISTB_USB3_UTMI_CLK\t\t44\n#define HISTB_USB3_PIPE_CLK\t\t45\n#define HISTB_USB3_SUSPEND_CLK\t\t46\n#define HISTB_USB3_BUS_CLK1\t\t47\n#define HISTB_USB3_UTMI_CLK1\t\t48\n#define HISTB_USB3_PIPE_CLK1\t\t49\n#define HISTB_USB3_SUSPEND_CLK1\t\t50\n\n \n#define HISTB_MCE_CLK\t\t\t1\n#define HISTB_IR_CLK\t\t\t2\n#define HISTB_TIMER01_CLK\t\t3\n#define HISTB_LEDC_CLK\t\t\t4\n#define HISTB_UART0_CLK\t\t\t5\n#define HISTB_LSADC_CLK\t\t\t6\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}