<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>QSPI HAL &mdash; nrfx  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/nordic.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/nrfx.css" type="text/css" /> 
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/sphinx_highlight.js"></script>
    <script src="../../_static/js/theme.js"></script>
<script
  type="text/javascript"
  src="../../_static/js/ncs.js"
></script>
<script src="../../_static/js/bootstrap.bundle.min.js"></script>

    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="RADIO" href="../radio/index.html" />
    <link rel="prev" title="QSPI driver" href="driver.html" />
<link
  href="../../_static/css/bootstrap.min.css"
  rel="stylesheet"
/>
<link
  rel="shortcut icon"
  href="../../_static/images/favicon.ico"
/>

</head>

<body class="wy-body-for-nav">

<div class="announcement">
</div>
<div class="d-print-none ncs-header">
  <div class="container-xl ncs-header-top">
    <div class="row h-100">
      <div class="d-none d-md-block col-2">
        <div class="bg-white py-4 px-3 ml-2 ncs-header-logo">
          <img
            class="ncs-header-logo"
            src="../../_static/images/nordic-logo.png"
            alt=""
          />
        </div>
      </div>
      <div
        class="col-8 col-md-7 pl-md-4 d-flex align-self-center justify-content-center"
      >
        <form class="w-75" action="../../search.html" method="get">
          <div class="form-group">
            <input
              type="text"
              name="q"
              class="ncs-search-input form-control"
              placeholder="Search all docs..."
            />
          </div>
        </form>
      </div>
    </div>
  </div>
</div>

  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

<a href="../../index.html">
  nrfx
</a>
  <div class="version">
    3.5
  </div>
<div id="searchbox" role="search">
  <div class="searchformwrapper">
    <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
      <input type="text" name="q" placeholder="Search docs" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
  </div>
</div>
<script>$('#searchbox').show(0);</script>


        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../changelog.html">Changelog</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../drv_supp_matrix.html">Driver support overview</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../api_reference.html">API Reference</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="../index.html">Drivers</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../aar/index.html">AAR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../acl/index.html">ACL</a></li>
<li class="toctree-l3"><a class="reference internal" href="../adc/index.html">ADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bellboard/index.html">BELLBOARD</a></li>
<li class="toctree-l3"><a class="reference internal" href="../bprot/index.html">BPROT</a></li>
<li class="toctree-l3"><a class="reference internal" href="../cache/index.html">CACHE</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ccm/index.html">CCM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../clock/index.html">CLOCK</a></li>
<li class="toctree-l3"><a class="reference internal" href="../comp/index.html">COMP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../cracen/index.html">CRACEN</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ctrlap/index.html">CTRL-AP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dcnf/index.html">DCNF</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dppi/index.html">DPPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ecb/index.html">ECB</a></li>
<li class="toctree-l3"><a class="reference internal" href="../egu/index.html">EGU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../exmif/index.html">EXMIF</a></li>
<li class="toctree-l3"><a class="reference internal" href="../fpu/index.html">FPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../gpio/index.html">GPIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../gpiote/index.html">GPIOTE</a></li>
<li class="toctree-l3"><a class="reference internal" href="../grtc/index.html">GRTC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../i2s/index.html">I2S</a></li>
<li class="toctree-l3"><a class="reference internal" href="../icr/index.html">ICR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ipc/index.html">IPC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ipct/index.html">IPCT</a></li>
<li class="toctree-l3"><a class="reference internal" href="../kmu/index.html">KMU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lpcomp/index.html">LPCOMP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../lrc/index.html">LRC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../memconf/index.html">MEMCONF</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mpc/index.html">MPC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mpu/index.html">MPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mutex/index.html">MUTEX</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mvdma/index.html">MVDMA</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mwu/index.html">MWU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nfct/index.html">NFCT</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nvmc/index.html">NVMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pdm/index.html">PDM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../power/index.html">POWER</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ppi/index.html">PPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ppib/index.html">PPIB</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pwm/index.html">PWM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../qdec/index.html">QDEC</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="index.html">QSPI</a><ul class="current">
<li class="toctree-l4"><a class="reference internal" href="driver.html">QSPI driver</a></li>
<li class="toctree-l4 current"><a class="current reference internal" href="#">QSPI HAL</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../radio/index.html">RADIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ramc/index.html">RAMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../resetinfo/index.html">RESETINFO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rng/index.html">RNG</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rramc/index.html">RRAMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rtc/index.html">RTC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../saadc/index.html">SAADC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi/index.html">SPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spim/index.html">SPIM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spis/index.html">SPIS</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spu/index.html">SPU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../stm/index.html">STM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../systick/index.html">SYSTICK</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tampc/index.html">TAMPC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tbm/index.html">TBM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tdm/index.html">TDM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../temp/index.html">TEMP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../timer/index.html">TIMER</a></li>
<li class="toctree-l3"><a class="reference internal" href="../twi/index.html">TWI</a></li>
<li class="toctree-l3"><a class="reference internal" href="../twim/index.html">TWIM</a></li>
<li class="toctree-l3"><a class="reference internal" href="../twis/index.html">TWIS</a></li>
<li class="toctree-l3"><a class="reference internal" href="../uart/index.html">UART</a></li>
<li class="toctree-l3"><a class="reference internal" href="../uarte/index.html">UARTE</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usbd/index.html">USBD</a></li>
<li class="toctree-l3"><a class="reference internal" href="../usbhs/index.html">USBHS</a></li>
<li class="toctree-l3"><a class="reference internal" href="../vmc/index.html">VMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../vpr/index.html">VPR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../wdt/index.html">WDT</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../nrfx_api/index.html">nrfx API</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">nrfx</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../api_reference.html">API Reference</a></li>
          <li class="breadcrumb-item"><a href="../index.html">Drivers</a></li>
          <li class="breadcrumb-item"><a href="index.html">QSPI</a></li>
      <li class="breadcrumb-item active">QSPI HAL</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/drivers/qspi/hal.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="qspi-hal">
<h1>QSPI HAL<a class="headerlink" href="#qspi-hal" title="Permalink to this heading"></a></h1>
<dl>
<dt class="sig sig-object cpp">
<span class="target" id="group__nrf__qspi__hal"></span><em><span class="pre">group</span></em> <span class="sig-name descname"><span class="pre">nrf_qspi_hal</span></span></dt>
<dd><p>Hardware access layer for managing the QSPI peripheral. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-defines">Defines</p>
<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_QSPI_HAS_XIPEN">
<span class="target" id="group__nrf__qspi__hal_1ga2197a72f5359fd1233b77ca5d5babba7"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_HAS_XIPEN</span></span></span><a class="headerlink" href="#c.NRF_QSPI_HAS_XIPEN" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether XIP can be explicitly enabled or disabled via XIPEN register. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_QSPI_HAS_XIP_ENC">
<span class="target" id="group__nrf__qspi__hal_1ga1b250d2406ccb12dbad7e43978c5ce41"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_HAS_XIP_ENC</span></span></span><a class="headerlink" href="#c.NRF_QSPI_HAS_XIP_ENC" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether encryption for XIP is present. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_QSPI_HAS_DMA_ENC">
<span class="target" id="group__nrf__qspi__hal_1ga13263e5f8fc74cecc85d099ae91ccb93"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_HAS_DMA_ENC</span></span></span><a class="headerlink" href="#c.NRF_QSPI_HAS_DMA_ENC" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether encryption for EasyDMA is present. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_QSPI_HAS_MODE_1">
<span class="target" id="group__nrf__qspi__hal_1ga39bd7ed54dc81c10da953e545e61da9c"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_HAS_MODE_1</span></span></span><a class="headerlink" href="#c.NRF_QSPI_HAS_MODE_1" title="Permalink to this definition"></a><br /></dt>
<dd><p>Symbol indicating whether support for QSPI mode 1 is present. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_QSPI_BASE_CLOCK_FREQ">
<span class="target" id="group__nrf__qspi__hal_1gaf36cb88a01d8b4f7c79429b448d9759a"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_BASE_CLOCK_FREQ</span></span></span><a class="headerlink" href="#c.NRF_QSPI_BASE_CLOCK_FREQ" title="Permalink to this definition"></a><br /></dt>
<dd><p>Value representing QSPI base clock frequency. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_QSPI_PIN_NOT_CONNECTED">
<span class="target" id="group__nrf__qspi__hal_1gac7e35ddaf91c5138b626d9a07871a0ce"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_PIN_NOT_CONNECTED</span></span></span><a class="headerlink" href="#c.NRF_QSPI_PIN_NOT_CONNECTED" title="Permalink to this definition"></a><br /></dt>
<dd><p>This value can be used as a parameter for the <a class="reference internal" href="#group__nrf__qspi__hal_1gae3d08224467245db637f575a7798c8fd"><span class="std std-ref">nrf_qspi_pins_set</span></a> function to specify that a given QSPI signal (SCK, CSN, IO0, IO1, IO2, or IO3) will not be connected to a physical pin. </p>
</dd></dl>

<dl class="c macro">
<dt class="sig sig-object c" id="c.NRF_QSPI_PIN_VAL">
<span class="target" id="group__nrf__qspi__hal_1gac45347f4a2f684c70cb6179452598fe2"></span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_PIN_VAL</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">pin</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.NRF_QSPI_PIN_VAL" title="Permalink to this definition"></a><br /></dt>
<dd><p>Macro for setting proper values to pin registers. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-enums">Enums</p>
<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_qspi_task_t">
<span class="target" id="group__nrf__qspi__hal_1ga100c85f9414b8353ce63b2449853aff0"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_task_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_task_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>QSPI tasks. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_task_t.NRF_QSPI_TASK_ACTIVATE">
<span class="target" id="group__nrf__qspi__hal_1gga100c85f9414b8353ce63b2449853aff0a448b67068efa81145f3363ca76d140c1"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_TASK_ACTIVATE</span></span></span><a class="headerlink" href="#c.nrf_qspi_task_t.NRF_QSPI_TASK_ACTIVATE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Activate the QSPI interface. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_task_t.NRF_QSPI_TASK_READSTART">
<span class="target" id="group__nrf__qspi__hal_1gga100c85f9414b8353ce63b2449853aff0a7afebeac9a7887c1e48a3906a5d63946"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_TASK_READSTART</span></span></span><a class="headerlink" href="#c.nrf_qspi_task_t.NRF_QSPI_TASK_READSTART" title="Permalink to this definition"></a><br /></dt>
<dd><p>Start transfer from external flash memory to internal RAM. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_task_t.NRF_QSPI_TASK_WRITESTART">
<span class="target" id="group__nrf__qspi__hal_1gga100c85f9414b8353ce63b2449853aff0ae30409be73b2edc1ca4c5fa751d3135d"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_TASK_WRITESTART</span></span></span><a class="headerlink" href="#c.nrf_qspi_task_t.NRF_QSPI_TASK_WRITESTART" title="Permalink to this definition"></a><br /></dt>
<dd><p>Start transfer from internal RAM to external flash memory. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_task_t.NRF_QSPI_TASK_ERASESTART">
<span class="target" id="group__nrf__qspi__hal_1gga100c85f9414b8353ce63b2449853aff0a990ec1517c14ac6929b1b2f4deb4c536"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_TASK_ERASESTART</span></span></span><a class="headerlink" href="#c.nrf_qspi_task_t.NRF_QSPI_TASK_ERASESTART" title="Permalink to this definition"></a><br /></dt>
<dd><p>Start external flash memory erase operation. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_task_t.NRF_QSPI_TASK_DEACTIVATE">
<span class="target" id="group__nrf__qspi__hal_1gga100c85f9414b8353ce63b2449853aff0ab18b66e8a88d49c3d29c7619db460808"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_TASK_DEACTIVATE</span></span></span><a class="headerlink" href="#c.nrf_qspi_task_t.NRF_QSPI_TASK_DEACTIVATE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Deactivate the QSPI interface. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_qspi_event_t">
<span class="target" id="group__nrf__qspi__hal_1gab0289d6ded4986b5a9d7fa5482ec7c58"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_event_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_event_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>QSPI events. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_event_t.NRF_QSPI_EVENT_READY">
<span class="target" id="group__nrf__qspi__hal_1ggab0289d6ded4986b5a9d7fa5482ec7c58ab76226b454ca766d24e2ef9eaccabf5f"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_EVENT_READY</span></span></span><a class="headerlink" href="#c.nrf_qspi_event_t.NRF_QSPI_EVENT_READY" title="Permalink to this definition"></a><br /></dt>
<dd><p>QSPI peripheral is ready after it executes any task. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_qspi_int_mask_t">
<span class="target" id="group__nrf__qspi__hal_1ga1684994cd9ffaaf2ff5db0e71b65166e"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_int_mask_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_int_mask_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>QSPI interrupts. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_int_mask_t.NRF_QSPI_INT_READY_MASK">
<span class="target" id="group__nrf__qspi__hal_1gga1684994cd9ffaaf2ff5db0e71b65166ea66a224c1b3f4aba6bd9b170dcc1cab47"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_INT_READY_MASK</span></span></span><a class="headerlink" href="#c.nrf_qspi_int_mask_t.NRF_QSPI_INT_READY_MASK" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interrupt on READY event. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t">
<span class="target" id="group__nrf__qspi__hal_1ga2195660aadd2cb2848efa1cbaa0acafe"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_frequency_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>QSPI base clock frequency divider values. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV1">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafea60a0141816635c64132196aea3ee5f00"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV1</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV1" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 1. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV2">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafea0d8a12f7a0c01511eeb7779dccf489f7"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV2</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV2" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 2. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV3">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafead55f349f24e885a6594077a6ac5eab49"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV3</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV3" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 3. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV4">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafea79ae913b6f0ddef45b550dc2cfbb7860"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV4</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV4" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 4. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV5">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafea5b503aa82c7782022892f545aa3a25ba"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV5</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV5" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 5. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV6">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafea89db4bfabd270b247c87b7c7bf8eef34"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV6</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV6" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 6. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV7">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafea9bcb262f905f30180e3ee095f0b66ce8"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV7</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV7" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 7. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV8">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafea00afb89c1e704b63cbd8ce17f9d39414"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV8</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV8" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 8. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV9">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafeaddf8690fb50832755fd6f5d1ad8287a3"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV9</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV9" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 9. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV10">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafea1a430699f9fd14d0f158cac956b9df08"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV10</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV10" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 10. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV11">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafea7d048b2aaa0dab9a4d472d5a2ad3be65"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV11</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV11" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 11. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV12">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafead7ff003829d5b9e1de90268917bf3330"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV12</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV12" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 12. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV13">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafea41405363ce10e4e284ac03fc691655be"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV13</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV13" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 13. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV14">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafea2bcc8cbec7d357f05162587e85462911"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV14</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV14" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 14. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV15">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafea6ab6a13834687ac3326e74decdb50730"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV15</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV15" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 15. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV16">
<span class="target" id="group__nrf__qspi__hal_1gga2195660aadd2cb2848efa1cbaa0acafeaca2c21c800a9dbd55f810dd04b5574fa"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_FREQ_DIV16</span></span></span><a class="headerlink" href="#c.nrf_qspi_frequency_t.NRF_QSPI_FREQ_DIV16" title="Permalink to this definition"></a><br /></dt>
<dd><p>Divide by 16. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_qspi_readoc_t">
<span class="target" id="group__nrf__qspi__hal_1ga2d6cc751e309c837399d85a845ef38ab"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_readoc_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_readoc_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interface configuration for a read operation. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_readoc_t.NRF_QSPI_READOC_FASTREAD">
<span class="target" id="group__nrf__qspi__hal_1gga2d6cc751e309c837399d85a845ef38abad5623b15f12bef8209a20f5cc6306db2"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_READOC_FASTREAD</span></span></span><a class="headerlink" href="#c.nrf_qspi_readoc_t.NRF_QSPI_READOC_FASTREAD" title="Permalink to this definition"></a><br /></dt>
<dd><p>Single data line SPI. FAST_READ (opcode 0x0B). </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_readoc_t.NRF_QSPI_READOC_READ2O">
<span class="target" id="group__nrf__qspi__hal_1gga2d6cc751e309c837399d85a845ef38abaae12384580e64daadf753edd2f035e77"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_READOC_READ2O</span></span></span><a class="headerlink" href="#c.nrf_qspi_readoc_t.NRF_QSPI_READOC_READ2O" title="Permalink to this definition"></a><br /></dt>
<dd><p>Dual data line SPI. READ2O (opcode 0x3B). </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_readoc_t.NRF_QSPI_READOC_READ2IO">
<span class="target" id="group__nrf__qspi__hal_1gga2d6cc751e309c837399d85a845ef38abadb16b155d18f73aa4526e506a8a98030"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_READOC_READ2IO</span></span></span><a class="headerlink" href="#c.nrf_qspi_readoc_t.NRF_QSPI_READOC_READ2IO" title="Permalink to this definition"></a><br /></dt>
<dd><p>Dual data line SPI. READ2IO (opcode 0xBB). </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_readoc_t.NRF_QSPI_READOC_READ4O">
<span class="target" id="group__nrf__qspi__hal_1gga2d6cc751e309c837399d85a845ef38abab1c77b1a56bc5054815e6d95e23f43be"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_READOC_READ4O</span></span></span><a class="headerlink" href="#c.nrf_qspi_readoc_t.NRF_QSPI_READOC_READ4O" title="Permalink to this definition"></a><br /></dt>
<dd><p>Quad data line SPI. READ4O (opcode 0x6B). </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_readoc_t.NRF_QSPI_READOC_READ4IO">
<span class="target" id="group__nrf__qspi__hal_1gga2d6cc751e309c837399d85a845ef38aba231043e6d93ee80364a23173f7dfa709"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_READOC_READ4IO</span></span></span><a class="headerlink" href="#c.nrf_qspi_readoc_t.NRF_QSPI_READOC_READ4IO" title="Permalink to this definition"></a><br /></dt>
<dd><p>Quad data line SPI. READ4IO (opcode 0xEB). </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_qspi_writeoc_t">
<span class="target" id="group__nrf__qspi__hal_1gaf5a6e1f18309cab07c2e0660a2ac2b14"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_writeoc_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_writeoc_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interface configuration for a write operation. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_writeoc_t.NRF_QSPI_WRITEOC_PP">
<span class="target" id="group__nrf__qspi__hal_1ggaf5a6e1f18309cab07c2e0660a2ac2b14affb8d8e409f6b52c74339d963ef4e232"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_WRITEOC_PP</span></span></span><a class="headerlink" href="#c.nrf_qspi_writeoc_t.NRF_QSPI_WRITEOC_PP" title="Permalink to this definition"></a><br /></dt>
<dd><p>Single data line SPI. PP (opcode 0x02). </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_writeoc_t.NRF_QSPI_WRITEOC_PP2O">
<span class="target" id="group__nrf__qspi__hal_1ggaf5a6e1f18309cab07c2e0660a2ac2b14a6c5508e25b9e384d5ef2bd7772708e6b"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_WRITEOC_PP2O</span></span></span><a class="headerlink" href="#c.nrf_qspi_writeoc_t.NRF_QSPI_WRITEOC_PP2O" title="Permalink to this definition"></a><br /></dt>
<dd><p>Dual data line SPI. PP2O (opcode 0xA2). </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_writeoc_t.NRF_QSPI_WRITEOC_PP4O">
<span class="target" id="group__nrf__qspi__hal_1ggaf5a6e1f18309cab07c2e0660a2ac2b14a37f1725b3a4ea9ad7201842b6da5c876"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_WRITEOC_PP4O</span></span></span><a class="headerlink" href="#c.nrf_qspi_writeoc_t.NRF_QSPI_WRITEOC_PP4O" title="Permalink to this definition"></a><br /></dt>
<dd><p>Quad data line SPI. PP4O (opcode 0x32). </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_writeoc_t.NRF_QSPI_WRITEOC_PP4IO">
<span class="target" id="group__nrf__qspi__hal_1ggaf5a6e1f18309cab07c2e0660a2ac2b14a384340d29c90b9280a6e48b0e7f38d29"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_WRITEOC_PP4IO</span></span></span><a class="headerlink" href="#c.nrf_qspi_writeoc_t.NRF_QSPI_WRITEOC_PP4IO" title="Permalink to this definition"></a><br /></dt>
<dd><p>Quad data line SPI. READ4O (opcode 0x38). </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_qspi_addrmode_t">
<span class="target" id="group__nrf__qspi__hal_1ga109220a04cdf9219946e350b5994b8b6"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_addrmode_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_addrmode_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>Interface configuration for addressing mode. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_addrmode_t.NRF_QSPI_ADDRMODE_24BIT">
<span class="target" id="group__nrf__qspi__hal_1gga109220a04cdf9219946e350b5994b8b6ab90a9f3860871e10f0a9ead5d4b39407"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_ADDRMODE_24BIT</span></span></span><a class="headerlink" href="#c.nrf_qspi_addrmode_t.NRF_QSPI_ADDRMODE_24BIT" title="Permalink to this definition"></a><br /></dt>
<dd><p>24-bit addressing. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_addrmode_t.NRF_QSPI_ADDRMODE_32BIT">
<span class="target" id="group__nrf__qspi__hal_1gga109220a04cdf9219946e350b5994b8b6a4ac3e13c8172451fc9130a5db5b07bb5"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_ADDRMODE_32BIT</span></span></span><a class="headerlink" href="#c.nrf_qspi_addrmode_t.NRF_QSPI_ADDRMODE_32BIT" title="Permalink to this definition"></a><br /></dt>
<dd><p>32-bit addressing. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_qspi_spi_mode_t">
<span class="target" id="group__nrf__qspi__hal_1ga464bd46344c43950af93b861c874b96c"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_spi_mode_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_spi_mode_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>QSPI SPI mode. Polarization and phase configuration. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_spi_mode_t.NRF_QSPI_MODE_0">
<span class="target" id="group__nrf__qspi__hal_1gga464bd46344c43950af93b861c874b96cac6077c8ac72cb5944c9570c557f9477e"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_MODE_0</span></span></span><a class="headerlink" href="#c.nrf_qspi_spi_mode_t.NRF_QSPI_MODE_0" title="Permalink to this definition"></a><br /></dt>
<dd><p>Mode 0 (CPOL=0, CPHA=0). </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_spi_mode_t.NRF_QSPI_MODE_1">
<span class="target" id="group__nrf__qspi__hal_1gga464bd46344c43950af93b861c874b96cae26476580c7f83ee08c1e4e833c0c933"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_MODE_1</span></span></span><a class="headerlink" href="#c.nrf_qspi_spi_mode_t.NRF_QSPI_MODE_1" title="Permalink to this definition"></a><br /></dt>
<dd><p>Mode 1 (CPOL=1, CPHA=1). </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_qspi_addrconfig_mode_t">
<span class="target" id="group__nrf__qspi__hal_1gae261b449793627d95f71735e2388799d"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_addrconfig_mode_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_addrconfig_mode_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>Addressing configuration mode. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_addrconfig_mode_t.NRF_QSPI_ADDRCONF_MODE_NOINSTR">
<span class="target" id="group__nrf__qspi__hal_1ggae261b449793627d95f71735e2388799da28f1a534a0099ae5d98809b1adb0ceee"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_ADDRCONF_MODE_NOINSTR</span></span></span><a class="headerlink" href="#c.nrf_qspi_addrconfig_mode_t.NRF_QSPI_ADDRCONF_MODE_NOINSTR" title="Permalink to this definition"></a><br /></dt>
<dd><p>Do not send any instruction. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_addrconfig_mode_t.NRF_QSPI_ADDRCONF_MODE_OPCODE">
<span class="target" id="group__nrf__qspi__hal_1ggae261b449793627d95f71735e2388799da8e8ce0fe6427cda547205363d0890fea"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_ADDRCONF_MODE_OPCODE</span></span></span><a class="headerlink" href="#c.nrf_qspi_addrconfig_mode_t.NRF_QSPI_ADDRCONF_MODE_OPCODE" title="Permalink to this definition"></a><br /></dt>
<dd><p>Send opcode. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_addrconfig_mode_t.NRF_QSPI_ADDRCONF_MODE_OPBYTE0">
<span class="target" id="group__nrf__qspi__hal_1ggae261b449793627d95f71735e2388799dad06956329d4ef860b1e9d209b00c15bc"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_ADDRCONF_MODE_OPBYTE0</span></span></span><a class="headerlink" href="#c.nrf_qspi_addrconfig_mode_t.NRF_QSPI_ADDRCONF_MODE_OPBYTE0" title="Permalink to this definition"></a><br /></dt>
<dd><p>Send opcode, byte0. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_addrconfig_mode_t.NRF_QSPI_ADDRCONF_MODE_ALL">
<span class="target" id="group__nrf__qspi__hal_1ggae261b449793627d95f71735e2388799dadd64893d54237b1a8869ad60c9c70275"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_ADDRCONF_MODE_ALL</span></span></span><a class="headerlink" href="#c.nrf_qspi_addrconfig_mode_t.NRF_QSPI_ADDRCONF_MODE_ALL" title="Permalink to this definition"></a><br /></dt>
<dd><p>Send opcode, byte0, byte1. </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_qspi_erase_len_t">
<span class="target" id="group__nrf__qspi__hal_1gabe68b50d3c5f07a5c946916eac125ebc"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_erase_len_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_erase_len_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>Erasing data length. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_erase_len_t.NRF_QSPI_ERASE_LEN_4KB">
<span class="target" id="group__nrf__qspi__hal_1ggabe68b50d3c5f07a5c946916eac125ebca391c2a4922cc2fbd9dc0e61828991c07"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_ERASE_LEN_4KB</span></span></span><a class="headerlink" href="#c.nrf_qspi_erase_len_t.NRF_QSPI_ERASE_LEN_4KB" title="Permalink to this definition"></a><br /></dt>
<dd><p>Erase 4 kB block (flash command 0x20). </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_erase_len_t.NRF_QSPI_ERASE_LEN_64KB">
<span class="target" id="group__nrf__qspi__hal_1ggabe68b50d3c5f07a5c946916eac125ebca3565157eea175ea6895caca485781634"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_ERASE_LEN_64KB</span></span></span><a class="headerlink" href="#c.nrf_qspi_erase_len_t.NRF_QSPI_ERASE_LEN_64KB" title="Permalink to this definition"></a><br /></dt>
<dd><p>Erase 64 kB block (flash command 0xD8). </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_erase_len_t.NRF_QSPI_ERASE_LEN_ALL">
<span class="target" id="group__nrf__qspi__hal_1ggabe68b50d3c5f07a5c946916eac125ebca50da339603485015b2f92d8efded0ead"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_ERASE_LEN_ALL</span></span></span><a class="headerlink" href="#c.nrf_qspi_erase_len_t.NRF_QSPI_ERASE_LEN_ALL" title="Permalink to this definition"></a><br /></dt>
<dd><p>Erase all (flash command 0xC7). </p>
</dd></dl>

</dd></dl>

<dl class="c enum">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_len_t">
<span class="target" id="group__nrf__qspi__hal_1ga290902bf6e6edc2202de3fc9a91fb180"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_cinstr_len_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_len_t" title="Permalink to this definition"></a><br /></dt>
<dd><p>Custom instruction length. </p>
<p><em>Values:</em></p>
<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_1B">
<span class="target" id="group__nrf__qspi__hal_1gga290902bf6e6edc2202de3fc9a91fb180a5bf21927cf310039c4277d1e73f6be18"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_CINSTR_LEN_1B</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_1B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Send opcode only. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_2B">
<span class="target" id="group__nrf__qspi__hal_1gga290902bf6e6edc2202de3fc9a91fb180a53fe71dcd5a830ef892f31a8ccf60be7"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_CINSTR_LEN_2B</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_2B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Send opcode, CINSTRDAT0.BYTE0. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_3B">
<span class="target" id="group__nrf__qspi__hal_1gga290902bf6e6edc2202de3fc9a91fb180a166eb02321878105454c66e1ab662792"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_CINSTR_LEN_3B</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_3B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT0.BYTE1. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_4B">
<span class="target" id="group__nrf__qspi__hal_1gga290902bf6e6edc2202de3fc9a91fb180a86a8bfcb78afb426d5b2c416d827894b"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_CINSTR_LEN_4B</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_4B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT0.BYTE2. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_5B">
<span class="target" id="group__nrf__qspi__hal_1gga290902bf6e6edc2202de3fc9a91fb180a40b9fb3006a5ec6a61be73e989c573ab"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_CINSTR_LEN_5B</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_5B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT0.BYTE3. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_6B">
<span class="target" id="group__nrf__qspi__hal_1gga290902bf6e6edc2202de3fc9a91fb180ac9c7a6ee9bea0c9800b145614311c197"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_CINSTR_LEN_6B</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_6B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE4. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_7B">
<span class="target" id="group__nrf__qspi__hal_1gga290902bf6e6edc2202de3fc9a91fb180a0b781fa0afbdd7f75604b325c0d00037"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_CINSTR_LEN_7B</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_7B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE5. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_8B">
<span class="target" id="group__nrf__qspi__hal_1gga290902bf6e6edc2202de3fc9a91fb180ae1edb917cfb65800c8b855637ea502f2"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_CINSTR_LEN_8B</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_8B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE6. </p>
</dd></dl>

<dl class="c enumerator">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_9B">
<span class="target" id="group__nrf__qspi__hal_1gga290902bf6e6edc2202de3fc9a91fb180a71914e96398f6a34c9c1b8a85dfb2efa"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NRF_QSPI_CINSTR_LEN_9B</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_len_t.NRF_QSPI_CINSTR_LEN_9B" title="Permalink to this definition"></a><br /></dt>
<dd><p>Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE7. </p>
</dd></dl>

</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_task_trigger">
<span class="target" id="group__nrf__qspi__hal_1gaf47bc34ddf2bf33d21529684b0494433"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_task_trigger</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_task_t" title="nrf_qspi_task_t"><span class="n"><span class="pre">nrf_qspi_task_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">task</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_task_trigger" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for activating the specified QSPI task. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>task</strong> – <strong>[in]</strong> Task to be activated. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_task_address_get">
<span class="target" id="group__nrf__qspi__hal_1ga7b21880236e8a5a60d0a379f485290dc"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_task_address_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_task_t" title="nrf_qspi_task_t"><span class="n"><span class="pre">nrf_qspi_task_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">task</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_task_address_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the address of the specified QSPI task register. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>task</strong> – <strong>[in]</strong> QSPI task.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Address of the specified task register. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_event_clear">
<span class="target" id="group__nrf__qspi__hal_1gab39e7c9d995de1d53dd0148ff6ca841d"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_event_clear</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_event_t" title="nrf_qspi_event_t"><span class="n"><span class="pre">nrf_qspi_event_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">event</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_event_clear" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for clearing the specified QSPI event. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>event</strong> – <strong>[in]</strong> Event to be cleared. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_event_check">
<span class="target" id="group__nrf__qspi__hal_1ga7f664371cba4585d58b335a3ab96541b"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_event_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_event_t" title="nrf_qspi_event_t"><span class="n"><span class="pre">nrf_qspi_event_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">event</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_event_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for retrieving the state of the QSPI event. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>event</strong> – <strong>[in]</strong> Event to be checked.</p></li>
</ul>
</dd>
<dt class="field-even">Return values<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>true</strong> – The event has been generated. </p></li>
<li><p><strong>false</strong> – The event has not been generated. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_event_address_get">
<span class="target" id="group__nrf__qspi__hal_1ga54d6938d98fd603fbe469b38db492f82"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_event_address_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_event_t" title="nrf_qspi_event_t"><span class="n"><span class="pre">nrf_qspi_event_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">event</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_event_address_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the address of the specified QSPI event register. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>event</strong> – <strong>[in]</strong> The specified event.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Address of the specified event register. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_int_enable">
<span class="target" id="group__nrf__qspi__hal_1gaf426ec3d5708fadbdb4ea1ddd79c3994"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_int_enable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_int_enable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling specified interrupts. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be enabled. Use <a class="reference internal" href="#group__nrf__qspi__hal_1ga1684994cd9ffaaf2ff5db0e71b65166e"><span class="std std-ref">nrf_qspi_int_mask_t</span></a> values for bit masking. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_int_disable">
<span class="target" id="group__nrf__qspi__hal_1ga2d9df0df73bf5d3c4b8c9418901fbde5"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_int_disable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_int_disable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for disabling specified interrupts. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be disabled. Use <a class="reference internal" href="#group__nrf__qspi__hal_1ga1684994cd9ffaaf2ff5db0e71b65166e"><span class="std std-ref">nrf_qspi_int_mask_t</span></a> values for bit masking. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_int_enable_check">
<span class="target" id="group__nrf__qspi__hal_1ga249e408c95898cbb944102aea82c79b1"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_int_enable_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">mask</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_int_enable_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for checking if the specified interrupts are enabled. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>mask</strong> – <strong>[in]</strong> Mask of interrupts to be checked. Use <a class="reference internal" href="#group__nrf__qspi__hal_1ga1684994cd9ffaaf2ff5db0e71b65166e"><span class="std std-ref">nrf_qspi_int_mask_t</span></a> values for bit masking.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Mask of enabled interrupts. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_enable">
<span class="target" id="group__nrf__qspi__hal_1ga75dd08e2bf9831f4cdb3ba130893ddce"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_enable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_enable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling the QSPI peripheral. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_disable">
<span class="target" id="group__nrf__qspi__hal_1gafe6d42e14135f4cd05271518ed657cbf"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_disable</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_disable" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for disabling the QSPI peripheral. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_pins_set">
<span class="target" id="group__nrf__qspi__hal_1gae3d08224467245db637f575a7798c8fd"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_pins_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_pins_t" title="nrf_qspi_pins_t"><span class="n"><span class="pre">nrf_qspi_pins_t</span></span></a><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_pins</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_pins_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for configuring QSPI pins. </p>
<p>If a given signal is not needed, pass the <a class="reference internal" href="#group__nrf__qspi__hal_1gac7e35ddaf91c5138b626d9a07871a0ce"><span class="std std-ref">NRF_QSPI_PIN_NOT_CONNECTED</span></a> value instead of its pin number.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>p_pins</strong> – <strong>[in]</strong> Pointer to the pins configuration structure. See <a class="reference internal" href="#structnrf__qspi__pins__t"><span class="std std-ref">nrf_qspi_pins_t</span></a>. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_pins_get">
<span class="target" id="group__nrf__qspi__hal_1gaf84db82e3c59b7ae77328f6dcd426942"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_pins_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_pins_t" title="nrf_qspi_pins_t"><span class="n"><span class="pre">nrf_qspi_pins_t</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_pins</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_pins_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the currently configured QSPI pins. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>p_pins</strong> – <strong>[out]</strong> Pointer to the pins configuration structure to be filled with QSPI pins. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_xip_offset_set">
<span class="target" id="group__nrf__qspi__hal_1ga0e304ef55925297fc4fb0644524653ca"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_xip_offset_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">xip_offset</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_xip_offset_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the QSPI XIPOFFSET register. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>xip_offset</strong> – <strong>[in]</strong> Address offset in the external memory for Execute in Place operation. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_ifconfig0_set">
<span class="target" id="group__nrf__qspi__hal_1ga39717ad48125b6506d5b8e4614604e61"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_ifconfig0_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_prot_conf_t" title="nrf_qspi_prot_conf_t"><span class="n"><span class="pre">nrf_qspi_prot_conf_t</span></span></a><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_config</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_ifconfig0_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the QSPI IFCONFIG0 register. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>p_config</strong> – <strong>[in]</strong> Pointer to the QSPI protocol interface configuration structure. See <a class="reference internal" href="#structnrf__qspi__prot__conf__t"><span class="std std-ref">nrf_qspi_prot_conf_t</span></a>. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_ifconfig0_raw_set">
<span class="target" id="group__nrf__qspi__hal_1gaa98f3b0e3bf7f355cdab8ba419143c2a"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_ifconfig0_raw_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">regval</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_ifconfig0_raw_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the explicit value of the QSPI IFCONFIG0 register. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>regval</strong> – <strong>[in]</strong> Register value to be set. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_ifconfig0_raw_get">
<span class="target" id="group__nrf__qspi__hal_1gaad58e5fdb18d725d057f71588907116d"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_ifconfig0_raw_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_ifconfig0_raw_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the explicit value of the QSPI IFCONFIG0 register. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Value of IFCONFIG0 register. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_ifconfig1_set">
<span class="target" id="group__nrf__qspi__hal_1gacf2cfc3ebd7d3d25f75ced22867d8072"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_ifconfig1_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_phy_conf_t" title="nrf_qspi_phy_conf_t"><span class="n"><span class="pre">nrf_qspi_phy_conf_t</span></span></a><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_config</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_ifconfig1_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the QSPI IFCONFIG1 register. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>p_config</strong> – <strong>[in]</strong> Pointer to the QSPI physical interface configuration structure. See <a class="reference internal" href="#structnrf__qspi__phy__conf__t"><span class="std std-ref">nrf_qspi_phy_conf_t</span></a>. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_addrconfig_set">
<span class="target" id="group__nrf__qspi__hal_1ga1e668d12e7bd464c2f493c08aa5141c8"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_addrconfig_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_addrconfig_conf_t" title="nrf_qspi_addrconfig_conf_t"><span class="n"><span class="pre">nrf_qspi_addrconfig_conf_t</span></span></a><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_config</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_addrconfig_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the QSPI ADDRCONF register. </p>
<p>This function must be executed before sending task NRF_QSPI_TASK_ACTIVATE. Data stored in the structure is sent during the start of the peripheral. Remember that the reset instruction can set addressing mode to default in the memory device. If memory reset is necessary before configuring the addressing mode, use custom instruction feature instead of this function. Case with reset: Enable the peripheral without setting ADDRCONF register, send reset instructions using a custom instruction feature (reset enable and then reset), set proper addressing mode using the custom instruction feature.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>p_config</strong> – <strong>[in]</strong> Pointer to the addressing mode configuration structure. See <a class="reference internal" href="#structnrf__qspi__addrconfig__conf__t"><span class="std std-ref">nrf_qspi_addrconfig_conf_t</span></a>. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_write_buffer_set">
<span class="target" id="group__nrf__qspi__hal_1ga0ef34305d49c451fa8a12d21a6c0adc3"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_write_buffer_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_buffer</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">length</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">dest_addr</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_write_buffer_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting write data into the peripheral register (without starting the process). </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>p_buffer</strong> – <strong>[in]</strong> Pointer to the writing buffer. </p></li>
<li><p><strong>length</strong> – <strong>[in]</strong> Lenght of the writing data. </p></li>
<li><p><strong>dest_addr</strong> – <strong>[in]</strong> Address in memory to write to. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_read_buffer_set">
<span class="target" id="group__nrf__qspi__hal_1ga08f5dabe6572fa84344f7ba00cdd3353"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_read_buffer_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_buffer</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">length</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">src_addr</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_read_buffer_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting read data into the peripheral register (without starting the process). </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>p_buffer</strong> – <strong>[out]</strong> Pointer to the reading buffer. </p></li>
<li><p><strong>length</strong> – <strong>[in]</strong> Length of the read data. </p></li>
<li><p><strong>src_addr</strong> – <strong>[in]</strong> Address in memory to read from. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_erase_ptr_set">
<span class="target" id="group__nrf__qspi__hal_1gaa749f360b574b95bfd768cb7ec0a31f1"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_erase_ptr_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n"><span class="pre">erase_addr</span></span>, <a class="reference internal" href="#c.nrf_qspi_erase_len_t" title="nrf_qspi_erase_len_t"><span class="n"><span class="pre">nrf_qspi_erase_len_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">len</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_erase_ptr_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting erase data into the peripheral register (without starting the process). </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>erase_addr</strong> – <strong>[in]</strong> Start address to erase. Address must have padding set to 4 bytes. </p></li>
<li><p><strong>len</strong> – <strong>[in]</strong> Size of erasing area. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_erase_ptr_get">
<span class="target" id="group__nrf__qspi__hal_1gaa9b1c1962520d1c974b3b070f13cfa7f"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_erase_ptr_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_erase_ptr_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the currently configured erase pointer. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Erase pointer. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_erase_len_get">
<span class="target" id="group__nrf__qspi__hal_1ga3a25b106830dd855be39383e4a4b432c"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><a class="reference internal" href="#c.nrf_qspi_erase_len_t" title="nrf_qspi_erase_len_t"><span class="n"><span class="pre">nrf_qspi_erase_len_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_erase_len_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_erase_len_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the currently configured erase length. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Erase length. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_status_reg_get">
<span class="target" id="group__nrf__qspi__hal_1ga4ae65a740c1c17508fb72cbe54bc0bf8"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_status_reg_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_status_reg_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the peripheral status register. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Peripheral status register. </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_sreg_get">
<span class="target" id="group__nrf__qspi__hal_1ga9672989a6a2d4f1cb1b9bb1b315bf0e3"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_sreg_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_sreg_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting the device status register stored in the peripheral status register. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>Device status register (lower byte). </p>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_busy_check">
<span class="target" id="group__nrf__qspi__hal_1ga934b17a7ab98e1cd9d6a3a08fabb058b"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_busy_check</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_busy_check" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for checking if the peripheral is busy or not. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Return values<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>true</strong> – The QSPI is busy. </p></li>
<li><p><strong>false</strong> – The QSPI is ready. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstrdata_set">
<span class="target" id="group__nrf__qspi__hal_1gaa4f1a4c85c69335f8764693e4d7f9153"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_cinstrdata_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_cinstr_len_t" title="nrf_qspi_cinstr_len_t"><span class="n"><span class="pre">nrf_qspi_cinstr_len_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">length</span></span>, <span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_tx_data</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_cinstrdata_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting registers sending with custom instruction transmission. </p>
<p>This function can be ommited when using NRF_QSPI_CINSTR_LEN_1B as the length argument (sending only opcode without data).</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>length</strong> – <strong>[in]</strong> Length of the custom instruction data. </p></li>
<li><p><strong>p_tx_data</strong> – <strong>[in]</strong> Pointer to the data to send with the custom instruction. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstrdata_get">
<span class="target" id="group__nrf__qspi__hal_1ga18d2bf58bdaeb284fa0bcc5b84d397f8"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_cinstrdata_get</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_cinstr_len_t" title="nrf_qspi_cinstr_len_t"><span class="n"><span class="pre">nrf_qspi_cinstr_len_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">length</span></span>, <span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_rx_data</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_cinstrdata_get" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for getting data from register after custom instruction transmission. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>length</strong> – <strong>[in]</strong> Length of the custom instruction data. </p></li>
<li><p><strong>p_rx_data</strong> – <strong>[in]</strong> Pointer to the reading buffer. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_transfer_start">
<span class="target" id="group__nrf__qspi__hal_1ga1abc53437cf85194e4d239600e67321f"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_cinstr_transfer_start</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_cinstr_conf_t" title="nrf_qspi_cinstr_conf_t"><span class="n"><span class="pre">nrf_qspi_cinstr_conf_t</span></span></a><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_config</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_cinstr_transfer_start" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for sending custom instruction to external memory. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>p_config</strong> – <strong>[in]</strong> Pointer to the custom instruction configuration structure. See <a class="reference internal" href="#structnrf__qspi__cinstr__conf__t"><span class="std std-ref">nrf_qspi_cinstr_conf_t</span></a>. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_long_transfer_start">
<span class="target" id="group__nrf__qspi__hal_1ga1e5568c28d5e92abedc4904f73ee639f"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_cinstr_long_transfer_start</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_cinstr_conf_t" title="nrf_qspi_cinstr_conf_t"><span class="n"><span class="pre">nrf_qspi_cinstr_conf_t</span></span></a><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_config</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_cinstr_long_transfer_start" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for starting a custom instruction long transfer. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>p_config</strong> – <strong>[in]</strong> Pointer to the custom instruction configuration structure. See <a class="reference internal" href="#structnrf__qspi__cinstr__conf__t"><span class="std std-ref">nrf_qspi_cinstr_conf_t</span></a>. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_long_transfer_is_ongoing">
<span class="target" id="group__nrf__qspi__hal_1ga83f0a976c5d1b7694186ac5e575bbb42"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_cinstr_long_transfer_is_ongoing</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_cinstr_long_transfer_is_ongoing" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for checking whether a custom instruction long transfer is ongoing. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral.</p></li>
</ul>
</dd>
<dt class="field-even">Return values<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>true</strong> – Custom instruction long transfer is ongoing. </p></li>
<li><p><strong>false</strong> – Custom instruction long transfer is not ongoing. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_long_transfer_continue">
<span class="target" id="group__nrf__qspi__hal_1ga592ca0370403b99862c5212d46b46ac5"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_cinstr_long_transfer_continue</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_cinstr_len_t" title="nrf_qspi_cinstr_len_t"><span class="n"><span class="pre">nrf_qspi_cinstr_len_t</span></span></a><span class="w"> </span><span class="n"><span class="pre">length</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">finalize</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_cinstr_long_transfer_continue" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for continuing a custom instruction long transfer. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>length</strong> – <strong>[in]</strong> Length of the custom instruction data. </p></li>
<li><p><strong>finalize</strong> – <strong>[in]</strong> True if the custom instruction long transfer is to be finalized. False if the custom instruction long transfer is to be continued. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_xip_set">
<span class="target" id="group__nrf__qspi__hal_1gaabf69606afa7753c03ca5555abbe1741"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_xip_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">enable</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_xip_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling or disabling Execute in Place (XIP) operation. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>XIP can be enabled after reset. See Product Specification.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>enable</strong> – <strong>[in]</strong> True if XIP is to be enabled, false otherwise. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_xip_encryption_configure">
<span class="target" id="group__nrf__qspi__hal_1ga64b7138fa30f03935b1824138405c4cc"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_xip_encryption_configure</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_encryption_t" title="nrf_qspi_encryption_t"><span class="n"><span class="pre">nrf_qspi_encryption_t</span></span></a><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_cfg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_xip_encryption_configure" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for configuring the XIP encryption. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>p_cfg</strong> – <strong>[in]</strong> Pointer to encryption configuration structure. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_xip_encryption_set">
<span class="target" id="group__nrf__qspi__hal_1gadde1e48d01f1c2c908c8dd0d68674ef5"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_xip_encryption_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">enable</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_xip_encryption_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling or disabling the XIP encryption. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>enable</strong> – <strong>[in]</strong> True if XIP encryption is to be enabled, false otherwise. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_dma_encryption_configure">
<span class="target" id="group__nrf__qspi__hal_1ga432a8504c558244eb0ec0956a3122bd7"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_dma_encryption_configure</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <a class="reference internal" href="#c.nrf_qspi_encryption_t" title="nrf_qspi_encryption_t"><span class="n"><span class="pre">nrf_qspi_encryption_t</span></span></a><span class="w"> </span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_cfg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_dma_encryption_configure" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for configuring the EasyDMA encryption. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>p_cfg</strong> – <strong>[in]</strong> Pointer to encryption configuration structure. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_dma_encryption_set">
<span class="target" id="group__nrf__qspi__hal_1ga1d7b95b36402b460fe5abd4cbbc7fcd8"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_dma_encryption_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n"><span class="pre">enable</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_dma_encryption_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for enabling or disabling the EasyDMA encryption. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>enable</strong> – <strong>[in]</strong> True if EasyDMA encryption is to be enabled, false otherwise. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="c function">
<dt class="sig sig-object c" id="c.nrf_qspi_iftiming_set">
<span class="target" id="group__nrf__qspi__hal_1gaf8ab06442e0afdbaeda89996f69d1236"></span><span class="pre">NRF_STATIC_INLINE</span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_iftiming_set</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">NRF_QSPI_Type</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n"><span class="pre">p_reg</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n"><span class="pre">rxdelay</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.nrf_qspi_iftiming_set" title="Permalink to this definition"></a><br /></dt>
<dd><p>Function for setting the timing related to sampling of the input serial data. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>p_reg</strong> – <strong>[in]</strong> Pointer to the structure of registers of the peripheral. </p></li>
<li><p><strong>rxdelay</strong> – <strong>[in]</strong> Number of 64 MHz cycles (15.625 ns) delay from the the rising edge of the clock until the input serial data is sampled. </p></li>
</ul>
</dd>
</dl>
</dd></dl>

</div>
<dl class="c struct">
<dt class="sig sig-object c" id="c.nrf_qspi_pins_t">
<span class="target" id="structnrf__qspi__pins__t"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_pins_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_pins_t" title="Permalink to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;nrf_qspi.h&gt;</em></div>
<p>Pin configuration. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_pins_t.sck_pin">
<span class="target" id="structnrf__qspi__pins__t_1a0b9bcfafeb3ba7299a5266609dc492de"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sck_pin</span></span></span><a class="headerlink" href="#c.nrf_qspi_pins_t.sck_pin" title="Permalink to this definition"></a><br /></dt>
<dd><p>SCK pin number. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_pins_t.csn_pin">
<span class="target" id="structnrf__qspi__pins__t_1a91dbde095ae2c649ee435c62b6a38b2d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">csn_pin</span></span></span><a class="headerlink" href="#c.nrf_qspi_pins_t.csn_pin" title="Permalink to this definition"></a><br /></dt>
<dd><p>Chip select pin number. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_pins_t.io0_pin">
<span class="target" id="structnrf__qspi__pins__t_1a650a669be6d20b935d5bb2e00162a441"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">io0_pin</span></span></span><a class="headerlink" href="#c.nrf_qspi_pins_t.io0_pin" title="Permalink to this definition"></a><br /></dt>
<dd><p>IO0/MOSI pin number. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_pins_t.io1_pin">
<span class="target" id="structnrf__qspi__pins__t_1aaea14457e7162499d0472af8aea03056"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">io1_pin</span></span></span><a class="headerlink" href="#c.nrf_qspi_pins_t.io1_pin" title="Permalink to this definition"></a><br /></dt>
<dd><p>IO1/MISO pin number. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_pins_t.io2_pin">
<span class="target" id="structnrf__qspi__pins__t_1aed13661f223bfebd1d5297a13bae1932"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">io2_pin</span></span></span><a class="headerlink" href="#c.nrf_qspi_pins_t.io2_pin" title="Permalink to this definition"></a><br /></dt>
<dd><p>IO2 pin number (optional). Set to <a class="reference internal" href="#group__nrf__qspi__hal_1gac7e35ddaf91c5138b626d9a07871a0ce"><span class="std std-ref">NRF_QSPI_PIN_NOT_CONNECTED</span></a> if this signal is not needed. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_pins_t.io3_pin">
<span class="target" id="structnrf__qspi__pins__t_1a16b03d10da3a544b2507bac6a5aea9e2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">io3_pin</span></span></span><a class="headerlink" href="#c.nrf_qspi_pins_t.io3_pin" title="Permalink to this definition"></a><br /></dt>
<dd><p>IO3 pin number (optional). Set to <a class="reference internal" href="#group__nrf__qspi__hal_1gac7e35ddaf91c5138b626d9a07871a0ce"><span class="std std-ref">NRF_QSPI_PIN_NOT_CONNECTED</span></a> if this signal is not needed. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="c struct">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_conf_t">
<span class="target" id="structnrf__qspi__cinstr__conf__t"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_cinstr_conf_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_conf_t" title="Permalink to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;nrf_qspi.h&gt;</em></div>
<p>Custom instruction configuration. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_conf_t.opcode">
<span class="target" id="structnrf__qspi__cinstr__conf__t_1a2c9212298aaae1aaa36f2fff60e173fd"></span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">opcode</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_conf_t.opcode" title="Permalink to this definition"></a><br /></dt>
<dd><p>Opcode used in custom instruction transmission. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_conf_t.length">
<span class="target" id="structnrf__qspi__cinstr__conf__t_1a86d195ef09cf482514ddcdfbc4a4ef55"></span><a class="reference internal" href="#c.nrf_qspi_cinstr_len_t" title="nrf_qspi_cinstr_len_t"><span class="n"><span class="pre">nrf_qspi_cinstr_len_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">length</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_conf_t.length" title="Permalink to this definition"></a><br /></dt>
<dd><p>Length of the custom instruction data. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_conf_t.io2_level">
<span class="target" id="structnrf__qspi__cinstr__conf__t_1a2c5fa17d771e63996c8205dd99f4f704"></span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">io2_level</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_conf_t.io2_level" title="Permalink to this definition"></a><br /></dt>
<dd><p>I/O line level during transmission. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_conf_t.io3_level">
<span class="target" id="structnrf__qspi__cinstr__conf__t_1a2abef18e491b7257bce865bc32f493d2"></span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">io3_level</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_conf_t.io3_level" title="Permalink to this definition"></a><br /></dt>
<dd><p>I/O line level during transmission. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_conf_t.wipwait">
<span class="target" id="structnrf__qspi__cinstr__conf__t_1aa3bdb8f1fde53371deec674d4ae0f36f"></span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">wipwait</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_conf_t.wipwait" title="Permalink to this definition"></a><br /></dt>
<dd><p>Wait if a Wait in Progress bit is set in the memory status byte. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_cinstr_conf_t.wren">
<span class="target" id="structnrf__qspi__cinstr__conf__t_1a36c273a315aea75eb4832bdb541dc6b4"></span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">wren</span></span></span><a class="headerlink" href="#c.nrf_qspi_cinstr_conf_t.wren" title="Permalink to this definition"></a><br /></dt>
<dd><p>Send write enable before instruction. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="c struct">
<dt class="sig sig-object c" id="c.nrf_qspi_addrconfig_conf_t">
<span class="target" id="structnrf__qspi__addrconfig__conf__t"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_addrconfig_conf_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_addrconfig_conf_t" title="Permalink to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;nrf_qspi.h&gt;</em></div>
<p>Addressing mode register configuration. See <a class="reference internal" href="#group__nrf__qspi__hal_1ga1e668d12e7bd464c2f493c08aa5141c8"><span class="std std-ref">nrf_qspi_addrconfig_set</span></a>. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_addrconfig_conf_t.opcode">
<span class="target" id="structnrf__qspi__addrconfig__conf__t_1af0c52650275055cfd739e0240ac7777a"></span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">opcode</span></span></span><a class="headerlink" href="#c.nrf_qspi_addrconfig_conf_t.opcode" title="Permalink to this definition"></a><br /></dt>
<dd><p>Opcode used to enter the proper addressing mode. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_addrconfig_conf_t.byte0">
<span class="target" id="structnrf__qspi__addrconfig__conf__t_1a8c29a1d6092c7bb392c05712f7c6335e"></span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">byte0</span></span></span><a class="headerlink" href="#c.nrf_qspi_addrconfig_conf_t.byte0" title="Permalink to this definition"></a><br /></dt>
<dd><p>Byte following the opcode. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_addrconfig_conf_t.byte1">
<span class="target" id="structnrf__qspi__addrconfig__conf__t_1a7205e128946eeb6f8aebca122d249a2e"></span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">byte1</span></span></span><a class="headerlink" href="#c.nrf_qspi_addrconfig_conf_t.byte1" title="Permalink to this definition"></a><br /></dt>
<dd><p>Byte following byte0. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_addrconfig_conf_t.mode">
<span class="target" id="structnrf__qspi__addrconfig__conf__t_1a4b3fcb4cc7f98df3f7a53fe4118cd0af"></span><a class="reference internal" href="#c.nrf_qspi_addrconfig_mode_t" title="nrf_qspi_addrconfig_mode_t"><span class="n"><span class="pre">nrf_qspi_addrconfig_mode_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mode</span></span></span><a class="headerlink" href="#c.nrf_qspi_addrconfig_conf_t.mode" title="Permalink to this definition"></a><br /></dt>
<dd><p>Extended addresing mode. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_addrconfig_conf_t.wipwait">
<span class="target" id="structnrf__qspi__addrconfig__conf__t_1ad902b95b721eaafd3ee5a68fac278234"></span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">wipwait</span></span></span><a class="headerlink" href="#c.nrf_qspi_addrconfig_conf_t.wipwait" title="Permalink to this definition"></a><br /></dt>
<dd><p>Enable or disable waiting for complete operation execution. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_addrconfig_conf_t.wren">
<span class="target" id="structnrf__qspi__addrconfig__conf__t_1aeb0f98f895d8d096407ab3d9fab49039"></span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">wren</span></span></span><a class="headerlink" href="#c.nrf_qspi_addrconfig_conf_t.wren" title="Permalink to this definition"></a><br /></dt>
<dd><p>Send write enable before instruction. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="c struct">
<dt class="sig sig-object c" id="c.nrf_qspi_prot_conf_t">
<span class="target" id="structnrf__qspi__prot__conf__t"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_prot_conf_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_prot_conf_t" title="Permalink to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;nrf_qspi.h&gt;</em></div>
<p>Structure with QSPI protocol interface configuration. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_prot_conf_t.readoc">
<span class="target" id="structnrf__qspi__prot__conf__t_1ac2a4cec85b36605fa7b9e0fcc02d4cee"></span><a class="reference internal" href="#c.nrf_qspi_readoc_t" title="nrf_qspi_readoc_t"><span class="n"><span class="pre">nrf_qspi_readoc_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">readoc</span></span></span><a class="headerlink" href="#c.nrf_qspi_prot_conf_t.readoc" title="Permalink to this definition"></a><br /></dt>
<dd><p>Read operation code. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_prot_conf_t.writeoc">
<span class="target" id="structnrf__qspi__prot__conf__t_1abe7f19887f38fc52850f7bad4d0efcdc"></span><a class="reference internal" href="#c.nrf_qspi_writeoc_t" title="nrf_qspi_writeoc_t"><span class="n"><span class="pre">nrf_qspi_writeoc_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">writeoc</span></span></span><a class="headerlink" href="#c.nrf_qspi_prot_conf_t.writeoc" title="Permalink to this definition"></a><br /></dt>
<dd><p>Write operation code. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_prot_conf_t.addrmode">
<span class="target" id="structnrf__qspi__prot__conf__t_1a1359989fca9aa287072faefa7eb81e03"></span><a class="reference internal" href="#c.nrf_qspi_addrmode_t" title="nrf_qspi_addrmode_t"><span class="n"><span class="pre">nrf_qspi_addrmode_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">addrmode</span></span></span><a class="headerlink" href="#c.nrf_qspi_prot_conf_t.addrmode" title="Permalink to this definition"></a><br /></dt>
<dd><p>Addresing mode (24-bit or 32-bit). </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_prot_conf_t.dpmconfig">
<span class="target" id="structnrf__qspi__prot__conf__t_1a85d83c02f75082017ebfdede575b9ae1"></span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dpmconfig</span></span></span><a class="headerlink" href="#c.nrf_qspi_prot_conf_t.dpmconfig" title="Permalink to this definition"></a><br /></dt>
<dd><p>Enable the Deep Power-down Mode (DPM) feature. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="c struct">
<dt class="sig sig-object c" id="c.nrf_qspi_phy_conf_t">
<span class="target" id="structnrf__qspi__phy__conf__t"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_phy_conf_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_phy_conf_t" title="Permalink to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;nrf_qspi.h&gt;</em></div>
<p>QSPI physical interface configuration. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_phy_conf_t.sck_delay">
<span class="target" id="structnrf__qspi__phy__conf__t_1af75e3e020b23cfef75f1d404bd5533d9"></span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sck_delay</span></span></span><a class="headerlink" href="#c.nrf_qspi_phy_conf_t.sck_delay" title="Permalink to this definition"></a><br /></dt>
<dd><p>tSHSL, tWHSL, and tSHWL in number of 16 MHz periods (62.5ns). </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_phy_conf_t.dpmen">
<span class="target" id="structnrf__qspi__phy__conf__t_1aedd3d8e74ab32ba8cb548fc9d50b6d99"></span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dpmen</span></span></span><a class="headerlink" href="#c.nrf_qspi_phy_conf_t.dpmen" title="Permalink to this definition"></a><br /></dt>
<dd><p>Enable the DPM feature. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_phy_conf_t.spi_mode">
<span class="target" id="structnrf__qspi__phy__conf__t_1a7f0a94b051e3b55b104e4eb647482453"></span><a class="reference internal" href="#c.nrf_qspi_spi_mode_t" title="nrf_qspi_spi_mode_t"><span class="n"><span class="pre">nrf_qspi_spi_mode_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">spi_mode</span></span></span><a class="headerlink" href="#c.nrf_qspi_phy_conf_t.spi_mode" title="Permalink to this definition"></a><br /></dt>
<dd><p>SPI phase and polarization. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_phy_conf_t.sck_freq">
<span class="target" id="structnrf__qspi__phy__conf__t_1adeb41d3bf0733b2a500af7d734eb5e38"></span><a class="reference internal" href="#c.nrf_qspi_frequency_t" title="nrf_qspi_frequency_t"><span class="n"><span class="pre">nrf_qspi_frequency_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sck_freq</span></span></span><a class="headerlink" href="#c.nrf_qspi_phy_conf_t.sck_freq" title="Permalink to this definition"></a><br /></dt>
<dd><p>SCK frequency given as QSPI base clock frequency divider. To calculate <code class="docutils literal notranslate"><span class="pre">sck_freq</span></code> value corresponding to chosen frequency, use the following equation:</p>
<p>sck_freq = (NRF_QSPI_BASE_CLOCK_FREQ / frequency) - 1</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Achievable frequencies are determined by available divider values and QSPI base clock frequency. </p>
</div>
</dd></dl>

</div>
</dd></dl>

<dl class="c struct">
<dt class="sig sig-object c" id="c.nrf_qspi_encryption_t">
<span class="target" id="structnrf__qspi__encryption__t"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nrf_qspi_encryption_t</span></span></span><a class="headerlink" href="#c.nrf_qspi_encryption_t" title="Permalink to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;nrf_qspi.h&gt;</em></div>
<p>QSPI encryption settings for XIP and DMA transfers. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_encryption_t.key">
<span class="target" id="structnrf__qspi__encryption__t_1a465ec650038d9e9a4de3e72dd15b07f1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">key</span></span></span><span class="p"><span class="pre">[</span></span><span class="m"><span class="pre">4</span></span><span class="p"><span class="pre">]</span></span><a class="headerlink" href="#c.nrf_qspi_encryption_t.key" title="Permalink to this definition"></a><br /></dt>
<dd><p>AES 128-bit key, stored on 4 32-bit words. </p>
</dd></dl>

<dl class="c var">
<dt class="sig sig-object c" id="c.nrf_qspi_encryption_t.nonce">
<span class="target" id="structnrf__qspi__encryption__t_1aa434187c229b84a17179a07a5dd4c00c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nonce</span></span></span><span class="p"><span class="pre">[</span></span><span class="m"><span class="pre">3</span></span><span class="p"><span class="pre">]</span></span><a class="headerlink" href="#c.nrf_qspi_encryption_t.nonce" title="Permalink to this definition"></a><br /></dt>
<dd><p>AES 96-bit nonce, stored on 3 32-bit words. </p>
</dd></dl>

</div>
</dd></dl>

</dd></dl>

</section>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="../radio/index.html" class="btn btn-neutral float-right" title="RADIO" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="driver.html" class="btn btn-neutral" title="QSPI driver" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">

<table>
<tr>
<td>
    <p>
        &copy; Copyright 2021, Nordic Semiconductor ASA.
      Last updated on May 10, 2024.

    </p>
</td>
<td id="nordiclogo">
  <a href="https://www.nordicsemi.com/"><img src="../../_static/images/nordic-logo.png" border="0"/></a>
</td>
</tr>
</table>
  </div> 


</footer>

<div id="scroll-container">
  <button type="button" id="scroll-btn" class="btn">
    <svg xmlns="http://www.w3.org/2000/svg" height="24" viewBox="0 0 24 24" width="24"><path d="M0 0h24v24H0z" fill="none"/><path d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z" fill="#fff"/></svg>
  </button>
</div>

<script>
  const scrollBtn = document.querySelector("#scroll-btn");

  document.addEventListener("scroll", () => {
    if (window.scrollY > 400) {
          scrollBtn.style.visibility = "visible";
      } else {
          scrollBtn.style.visibility = "hidden";
      }
  });

  scrollBtn.addEventListener("click", () => {
      window.scrollTo({ top: 0, behavior: "smooth" });
  });
</script>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>