INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider_tb
