set_property SRC_FILE_INFO {cfile:D:/work_FPGA/20240508_Combinational_Logic_Circuit/20240508_Combinational_Logic_Circuit.srcs/constrs_1/imports/work_FPGA/MY_Basys-3-Master.xdc rfile:../../../20240508_Combinational_Logic_Circuit.srcs/constrs_1/imports/work_FPGA/MY_Basys-3-Master.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN V17  IOSTANDARD LVCMOS33 } [get_ports { x0  }]; #IO_L19N_T3_A09_D25_VREF_14 ,Sch=SW0
set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN V16  IOSTANDARD LVCMOS33 } [get_ports { x1  }]; #IO_L19P_T3_A10_D26_14      ,Sch=SW1
set_property src_info {type:XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN U16  IOSTANDARD LVCMOS33 } [get_ports {sum }]; #IO_L23N_T3_A02_D18_14        ,Sch=LED0
set_property src_info {type:XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN E19  IOSTANDARD LVCMOS33 } [get_ports { carry }]; #IO_L3N_T0_DQS_EMCCLK_14      ,Sch=LED1
