<html><body>
<pre>
 
cpldfit:  version M.53d                             Xilinx Inc.
                                  Fitter Report
Design Name: adderSub_201b299                    Date:  2-21-2023,  2:59PM
Device Used: XA9536XL-15-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
11 /36  ( 31%) 34  /180  ( 19%) 14 /108 ( 13%)   0  /36  (  0%) 18 /34  ( 53%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           6/18        6/54       20/90       5/17
FB2           5/18        8/54       14/90      13/17
             -----       -----       -----      -----    
             11/36       14/108      34/180     18/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    9           9    |  I/O              :    17      28
Output        :    9           9    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     18          18

** Power Data **

There are 0 macrocells in high performance mode (MCHP).
There are 11 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'adderSub_201b299.ise'.
*************************  Summary of Mapped Logic  ************************

** 9 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
C<2>                7     5     FB1_2   41   I/O     O       LOW  FAST 
S<1>                6     5     FB1_6   2    I/O     O       LOW  FAST 
C<1>                2     3     FB1_10  6    I/O     O       LOW  FAST 
S<0>                2     2     FB1_13  12   I/O     O       LOW  FAST 
C<0>                1     1     FB1_16  16   I/O     O       LOW  FAST 
C<3>                3     3     FB2_2   38   I/O     O       LOW  FAST 
C<4>                3     3     FB2_8   31   I/O     O       LOW  FAST 
S<2>                3     3     FB2_12  27   I/O     O       LOW  FAST 
S<3>                3     3     FB2_16  20   I/O     O       LOW  FAST 

** 2 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
Sig<3>/Sig<3>_D     2     2     FB1_18  LOW  
Sig<2>/Sig<2>_D     2     2     FB2_18  LOW  

** 9 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
B<2>                FB2_4   37   I/O     I
B<0>                FB2_5   34   GTS/I/O I
A<2>                FB2_7   32   I/O     I
Cin                 FB2_9   30   I/O     I
A<0>                FB2_10  29   I/O     I
A<1>                FB2_11  28   I/O     I
A<3>                FB2_13  23   I/O     I
B<1>                FB2_14  22   I/O     I
B<3>                FB2_15  21   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               6/48
Number of signals used by logic mapping into function block:  6
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/1   4     FB1_1   40    I/O     (b)
C<2>                  7       2<-   0   0     FB1_2   41    I/O     O
(unused)              0       0   /\1   4     FB1_3   43    GCK/I/O (b)
(unused)              0       0     0   5     FB1_4   42    I/O     
(unused)              0       0   \/1   4     FB1_5   44    GCK/I/O (b)
S<1>                  6       1<-   0   0     FB1_6   2     I/O     O
(unused)              0       0     0   5     FB1_7   1     GCK/I/O 
(unused)              0       0     0   5     FB1_8   3     I/O     
(unused)              0       0     0   5     FB1_9   5     I/O     
C<1>                  2       0     0   3     FB1_10  6     I/O     O
(unused)              0       0     0   5     FB1_11  7     I/O     
(unused)              0       0     0   5     FB1_12  8     I/O     
S<0>                  2       0     0   3     FB1_13  12    I/O     O
(unused)              0       0     0   5     FB1_14  13    I/O     
(unused)              0       0     0   5     FB1_15  14    I/O     
C<0>                  1       0     0   4     FB1_16  16    I/O     O
(unused)              0       0     0   5     FB1_17  18    I/O     
Sig<3>/Sig<3>_D       2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<0>               3: B<0>               5: B<3> 
  2: A<1>               4: B<1>               6: Cin 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
C<2>                 XXXX.X.................................. 5
S<1>                 XXXX.X.................................. 5
C<1>                 X.X..X.................................. 3
S<0>                 X.X..................................... 2
C<0>                 .....X.................................. 1
Sig<3>/Sig<3>_D      ....XX.................................. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   39    I/O     
C<3>                  3       0     0   2     FB2_2   38    I/O     O
(unused)              0       0     0   5     FB2_3   36    GTS/I/O 
(unused)              0       0     0   5     FB2_4   37    I/O     I
(unused)              0       0     0   5     FB2_5   34    GTS/I/O I
(unused)              0       0     0   5     FB2_6   33    GSR/I/O 
(unused)              0       0     0   5     FB2_7   32    I/O     I
C<4>                  3       0     0   2     FB2_8   31    I/O     O
(unused)              0       0     0   5     FB2_9   30    I/O     I
(unused)              0       0     0   5     FB2_10  29    I/O     I
(unused)              0       0     0   5     FB2_11  28    I/O     I
S<2>                  3       0     0   2     FB2_12  27    I/O     O
(unused)              0       0     0   5     FB2_13  23    I/O     I
(unused)              0       0     0   5     FB2_14  22    I/O     I
(unused)              0       0     0   5     FB2_15  21    I/O     I
S<3>                  3       0     0   2     FB2_16  20    I/O     O
(unused)              0       0     0   5     FB2_17  19    I/O     
Sig<2>/Sig<2>_D       2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<2>               4: C<2>               7: Sig<2>/Sig<2>_D 
  2: A<3>               5: C<3>               8: Sig<3>/Sig<3>_D 
  3: B<2>               6: Cin              

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
C<3>                 X..X..X................................. 3
C<4>                 .X..X..X................................ 3
S<2>                 X..X..X................................. 3
S<3>                 .X..X..X................................ 3
Sig<2>/Sig<2>_D      ..X..X.................................. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


C(0) <= Cin;


C(1) <= NOT (((B(0) AND NOT A(0))
	OR (NOT B(0) AND NOT Cin)));


C(2) <= ((B(0) AND NOT Cin AND B(1) AND A(0))
	OR (B(0) AND Cin AND NOT B(1) AND A(0))
	OR (B(0) AND A(0) AND A(1))
	OR (NOT B(0) AND Cin AND NOT B(1))
	OR (NOT B(0) AND Cin AND A(1))
	OR (Cin AND NOT B(1) AND A(1))
	OR (NOT Cin AND B(1) AND A(1)));


C(3) <= ((C(2) AND A(2))
	OR (C(2) AND Sig(2)/Sig(2)_D)
	OR (A(2) AND Sig(2)/Sig(2)_D));


C(4) <= ((C(3) AND A(3))
	OR (C(3) AND Sig(3)/Sig(3)_D)
	OR (A(3) AND Sig(3)/Sig(3)_D));








S(0) <= B(0)
	 XOR 
S(0) <= A(0);


S(1) <= NOT (A(1)
	 XOR 
S(1) <= NOT (((B(0) AND NOT Cin AND B(1) AND A(0))
	OR (NOT B(0) AND NOT B(1))
	OR (Cin AND NOT B(1) AND A(0))
	OR (NOT Cin AND NOT B(1) AND NOT A(0))
	OR (B(0) AND Cin AND B(1) AND NOT A(0))));


S(2) <= NOT (C(2)
	 XOR 
S(2) <= NOT (((A(2) AND Sig(2)/Sig(2)_D)
	OR (NOT A(2) AND NOT Sig(2)/Sig(2)_D)));


S(3) <= NOT (C(3)
	 XOR 
S(3) <= NOT (((A(3) AND Sig(3)/Sig(3)_D)
	OR (NOT A(3) AND NOT Sig(3)/Sig(3)_D)));


Sig(2)/Sig(2)_D <= Cin
	 XOR 
Sig(2)/Sig(2)_D <= B(2);


Sig(3)/Sig(3)_D <= Cin
	 XOR 
Sig(3)/Sig(3)_D <= B(3);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA9536XL-15-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XA9536XL-15-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 A<3>                          
  2 S<1>                             24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 S<2>                          
  6 C<1>                             28 A<1>                          
  7 KPR                              29 A<0>                          
  8 KPR                              30 Cin                           
  9 TDI                              31 C<4>                          
 10 TMS                              32 A<2>                          
 11 TCK                              33 KPR                           
 12 S<0>                             34 B<0>                          
 13 KPR                              35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 B<2>                          
 16 C<0>                             38 C<3>                          
 17 GND                              39 KPR                           
 18 KPR                              40 KPR                           
 19 KPR                              41 C<2>                          
 20 S<3>                             42 KPR                           
 21 B<3>                             43 KPR                           
 22 B<1>                             44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa95*xl-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : LOW
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
