DSCH 3.5
VERSION 8/21/2020 10:06:14 PM
BB(126,-15,239,85)
SYM  #pmos
BB(135,-5,155,15)
TITLE 150 0  #pmos_1
MODEL 902
PROP   0.5u 0.07u MP                                                                                                                               
REC(136,0,19,15,r)
VIS 0
PIN(155,-5,0.000,0.000)s
PIN(135,5,0.000,0.000)g
PIN(155,15,0.005,0.008)d
LIG(135,5,141,5)
LIG(143,5,143,5)
LIG(145,11,145,-1)
LIG(147,11,147,-1)
LIG(155,-1,147,-1)
LIG(155,-5,155,-1)
LIG(155,11,147,11)
LIG(155,15,155,11)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #vdd
BB(165,-15,175,-5)
TITLE 168 -9  #vdd
MODEL 1
PROP                                                                                                                                    
REC(125,-5,0,0, )
VIS 0
PIN(170,-5,0.000,0.000)vdd
LIG(170,-5,170,-10)
LIG(170,-10,165,-10)
LIG(165,-10,170,-15)
LIG(170,-15,175,-10)
LIG(175,-10,170,-10)
FSYM
SYM  #pmos
BB(190,-5,210,15)
TITLE 205 0  #pmos_2
MODEL 902
PROP   0.5u 0.07u MP                                                                                                                               
REC(191,0,19,15,r)
VIS 0
PIN(210,-5,0.000,0.000)s
PIN(190,5,0.000,0.000)g
PIN(210,15,0.005,0.008)d
LIG(190,5,196,5)
LIG(198,5,198,5)
LIG(200,11,200,-1)
LIG(202,11,202,-1)
LIG(210,-1,202,-1)
LIG(210,-5,210,-1)
LIG(210,11,202,11)
LIG(210,15,210,11)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(190,15,210,35)
TITLE 205 20  #nmos_3
MODEL 901
PROP   0.3u 0.07u MN                                                                                                                               
REC(191,20,19,15,r)
VIS 0
PIN(210,35,0.000,0.000)s
PIN(190,25,0.000,0.000)g
PIN(210,15,0.005,0.008)d
LIG(200,25,190,25)
LIG(200,31,200,19)
LIG(202,31,202,19)
LIG(210,19,202,19)
LIG(210,15,210,19)
LIG(210,31,202,31)
LIG(210,35,210,31)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(190,55,210,75)
TITLE 205 60  #nmos_4
MODEL 901
PROP   0.3u 0.07u MN                                                                                                                               
REC(191,60,19,15,r)
VIS 0
PIN(210,75,0.000,0.000)s
PIN(190,65,0.000,0.000)g
PIN(210,55,0.005,0.002)d
LIG(200,65,190,65)
LIG(200,71,200,59)
LIG(202,71,202,59)
LIG(210,59,202,59)
LIG(210,55,210,59)
LIG(210,71,202,71)
LIG(210,75,210,71)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #vss
BB(205,77,215,85)
TITLE 209 82  #vss
MODEL 0
PROP                                                                                                                                    
REC(205,75,0,0,b)
VIS 0
PIN(210,75,0.000,0.000)vss
LIG(210,75,210,80)
LIG(205,80,215,80)
LIG(205,83,207,80)
LIG(207,83,209,80)
LIG(209,83,211,80)
LIG(211,83,213,80)
FSYM
SYM  #pmos
BB(165,-5,185,15)
TITLE 180 0  #pmos_5
MODEL 902
PROP   0.5u 0.07u MP                                                                                                                               
REC(166,0,19,15,r)
VIS 0
PIN(185,-5,0.000,0.000)s
PIN(165,5,0.000,0.000)g
PIN(185,15,0.005,0.008)d
LIG(165,5,171,5)
LIG(173,5,173,5)
LIG(175,11,175,-1)
LIG(177,11,177,-1)
LIG(185,-1,177,-1)
LIG(185,-5,185,-1)
LIG(185,11,177,11)
LIG(185,15,185,11)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(190,35,210,55)
TITLE 205 40  #nmos_6
MODEL 901
PROP   0.3u 0.07u MN                                                                                                                               
REC(191,40,19,15,r)
VIS 0
PIN(210,55,0.000,0.000)s
PIN(190,45,0.000,0.000)g
PIN(210,35,0.005,0.002)d
LIG(200,45,190,45)
LIG(200,51,200,39)
LIG(202,51,202,39)
LIG(210,39,202,39)
LIG(210,35,210,39)
LIG(210,51,202,51)
LIG(210,55,210,51)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #light
BB(233,0,239,14)
TITLE 235 14  #Output
MODEL 49
PROP                                                                                                                                   
REC(234,1,4,4,r)
VIS 1
PIN(235,15,0.000,0.000)Output
LIG(238,6,238,1)
LIG(238,1,237,0)
LIG(234,1,234,6)
LIG(237,11,237,8)
LIG(236,11,239,11)
LIG(236,13,238,11)
LIG(237,13,239,11)
LIG(233,8,239,8)
LIG(235,8,235,15)
LIG(233,6,233,8)
LIG(239,6,233,6)
LIG(239,8,239,6)
LIG(235,0,234,1)
LIG(237,0,235,0)
FSYM
SYM  #button
BB(126,21,135,29)
TITLE 130 25  #A
MODEL 59
PROP                                                                                                                                   
REC(127,22,6,6,r)
VIS 1
PIN(135,25,0.000,0.000)A
LIG(134,25,135,25)
LIG(126,29,126,21)
LIG(134,29,126,29)
LIG(134,21,134,29)
LIG(126,21,134,21)
LIG(127,28,127,22)
LIG(133,28,127,28)
LIG(133,22,133,28)
LIG(127,22,133,22)
FSYM
SYM  #button
BB(156,21,165,29)
TITLE 160 25  #B
MODEL 59
PROP                                                                                                                                   
REC(157,22,6,6,r)
VIS 1
PIN(165,25,0.000,0.000)B
LIG(164,25,165,25)
LIG(156,29,156,21)
LIG(164,29,156,29)
LIG(164,21,164,29)
LIG(156,21,164,21)
LIG(157,28,157,22)
LIG(163,28,157,28)
LIG(163,22,163,28)
LIG(157,22,163,22)
FSYM
SYM  #button
BB(176,21,185,29)
TITLE 180 25  #C
MODEL 59
PROP                                                                                                                                   
REC(177,22,6,6,r)
VIS 1
PIN(185,25,0.000,0.000)C
LIG(184,25,185,25)
LIG(176,29,176,21)
LIG(184,29,176,29)
LIG(184,21,184,29)
LIG(176,21,184,21)
LIG(177,28,177,22)
LIG(183,28,177,28)
LIG(183,22,183,28)
LIG(177,22,183,22)
FSYM
LIG(155,15,235,15)
LIG(190,25,185,25)
LIG(155,-5,210,-5)
LIG(190,5,190,25)
LIG(190,45,165,45)
LIG(165,5,165,45)
LIG(190,65,135,65)
LIG(135,5,135,65)
FFIG D:\Aiub File\VLSI\Dsch v3.5\system\nand3.sch
