// Seed: 2348270614
`timescale 1ps / 1ps
module module_0 #(
    parameter id_3 = 32'd62
);
  assign id_1 = id_1;
  type_6(
      id_2, 1, 1
  );
  logic _id_3;
  logic id_4 = 1;
  assign id_1[id_3] = 1;
  assign id_1[1] = id_2 ? 1'd0 : id_4;
  logic id_5;
  assign id_4 = 1;
endmodule
