#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep  8 12:20:23 2021
# Process ID: 3452
# Current directory: D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5500 D:\College\Forth Year\System On Chip\VHDL\Lab_CSR_4x32Reg\CSR_4x32Reg\xilinxprj\CSR_4x32Reg.xpr
# Log file: D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj/vivado.log
# Journal file: D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj/CSR_4x32Reg.xpr}
update_compile_order -fileset sources_1
set_property BOARD_PART_REPO_PATHS {C:/Users/joepr/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} [current_project]
set_param board.repoPaths {C:/Users/joepr/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store}
update_files -from_files {{D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/xilinxprj/arrayPackage.vhd}} -to_files {{D:/College/Forth Year/System On Chip/pkgAndComponents/arrayPackage.vhd}} -filesets [get_filesets *]
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {D:/College/Forth Year/System On Chip/VHDL/Lab_CSR_4x32Reg/CSR_4x32Reg/testbench/CSR_4x32Reg_TB_behav.wcfg}
source CSR_4x32Reg_TB.tcl
close_sim
