Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri May 15 11:19:09 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 128 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.148    -1951.817                    341                 2447        0.066        0.000                      0                 2447        4.020        0.000                       0                  1114  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -38.148    -1951.817                    341                 2447        0.066        0.000                      0                 2447        4.020        0.000                       0                  1114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          341  Failing Endpoints,  Worst Slack      -38.148ns,  Total Violation    -1951.817ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.148ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.457ns  (logic 15.899ns (34.976%)  route 29.558ns (65.024%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        2.296     3.590    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.714 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.006    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.130 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.279    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.403 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.557    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.681 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.964    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.088 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.239    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.517    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.641 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     5.992    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.116 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.418    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.542 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.704    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.828 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.296     7.124    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.248 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.533    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.657 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.806    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.930 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.223    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.347 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.501    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.625 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.909    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.033 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.187    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.311 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.574    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.698 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.430    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.403    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.527 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.445    10.972    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.096 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.261    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.385 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.678    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.802 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    12.107    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.231 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.393    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.517 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.086    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.210 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    13.515    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.639 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.351    13.989    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.113 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.416    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.540 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.299    14.839    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.963 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.121    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.245 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.545    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.669 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.827    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.418    16.369    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.493 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    16.785    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.058    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.182 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.487    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.611 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.773    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.897 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    18.176    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.300 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.590    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.714 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.865    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.989 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    19.713    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.837 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.125    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.544    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.668 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.829    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.248    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.372 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.299    21.671    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.795 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.949    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.073 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.338    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.462 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.616    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.740 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.299    23.039    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.163 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.322    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.446 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.607    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.731 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.154 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.444    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.568 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.720    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.844 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.997    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.121 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.576    25.697    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.821 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.970    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.094 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.249    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.373 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.416    26.789    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.913 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    27.257    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.783 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.422    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.948 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.597    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.123 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.761    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.287 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.920    32.207    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.757 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.773    33.531    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.057 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.831    34.888    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.414 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.641    36.055    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.581 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.643    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X46Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.774 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    38.646    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.172 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    39.809    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.335 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.984    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.406    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.932 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.823    43.755    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.305 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.627    44.931    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.457 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.457    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X41Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        1.472     2.651    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.651    
                         clock uncertainty           -0.154     2.497    
                         time borrowed                4.813     7.310    
  -------------------------------------------------------------------
                         required time                          7.310    
                         arrival time                         -45.457    
  -------------------------------------------------------------------
                         slack                                -38.148    

Slack (VIOLATED) :        -37.918ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.471ns  (logic 15.913ns (34.996%)  route 29.558ns (65.004%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        2.296     3.590    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.714 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.006    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.130 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.279    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.403 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.557    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.681 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.964    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.088 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.239    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.517    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.641 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     5.992    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.116 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.418    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.542 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.704    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.828 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.296     7.124    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.248 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.533    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.657 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.806    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.930 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.223    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.347 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.501    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.625 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.909    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.033 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.187    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.311 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.574    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.698 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.430    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.403    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.527 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.445    10.972    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.096 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.261    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.385 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.678    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.802 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    12.107    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.231 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.393    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.517 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.086    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.210 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    13.515    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.639 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.351    13.989    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.113 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.416    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.540 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.299    14.839    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.963 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.121    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.245 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.545    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.669 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.827    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.418    16.369    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.493 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    16.785    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.058    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.182 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.487    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.611 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.773    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.897 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    18.176    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.300 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.590    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.714 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.865    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.989 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    19.713    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.837 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.125    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.544    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.668 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.829    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.248    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.372 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.299    21.671    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.795 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.949    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.073 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.338    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.462 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.616    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.740 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.299    23.039    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.163 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.322    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.446 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.607    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.731 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.154 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.444    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.568 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.720    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.844 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.997    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.121 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.576    25.697    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.821 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.970    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.094 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.249    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.373 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.416    26.789    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.913 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    27.257    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.783 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.422    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.948 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.597    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.123 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.761    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.287 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.920    32.207    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.757 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.773    33.531    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.057 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.831    34.888    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.414 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.641    36.055    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.581 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.643    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X46Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.774 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    38.646    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.172 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    39.809    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.335 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.984    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.406    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.932 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.823    43.755    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.305 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.627    44.931    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.471 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.471    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X41Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        1.472     2.651    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.651    
                         clock uncertainty           -0.154     2.497    
                         time borrowed                5.057     7.554    
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                         -45.471    
  -------------------------------------------------------------------
                         slack                                -37.918    

Slack (VIOLATED) :        -37.843ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.396ns  (logic 15.838ns (34.888%)  route 29.558ns (65.112%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        2.296     3.590    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.714 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.006    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.130 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.279    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.403 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.557    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.681 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.964    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.088 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.239    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.517    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.641 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     5.992    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.116 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.418    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.542 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.704    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.828 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.296     7.124    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.248 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.533    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.657 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.806    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.930 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.223    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.347 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.501    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.625 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.909    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.033 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.187    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.311 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.574    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.698 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.430    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.403    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.527 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.445    10.972    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.096 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.261    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.385 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.678    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.802 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    12.107    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.231 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.393    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.517 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.086    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.210 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    13.515    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.639 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.351    13.989    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.113 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.416    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.540 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.299    14.839    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.963 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.121    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.245 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.545    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.669 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.827    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.418    16.369    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.493 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    16.785    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.058    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.182 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.487    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.611 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.773    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.897 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    18.176    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.300 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.590    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.714 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.865    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.989 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    19.713    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.837 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.125    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.544    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.668 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.829    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.248    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.372 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.299    21.671    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.795 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.949    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.073 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.338    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.462 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.616    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.740 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.299    23.039    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.163 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.322    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.446 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.607    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.731 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.154 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.444    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.568 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.720    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.844 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.997    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.121 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.576    25.697    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.821 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.970    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.094 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.249    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.373 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.416    26.789    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.913 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    27.257    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.783 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.422    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.948 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.597    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.123 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.761    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.287 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.920    32.207    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.757 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.773    33.531    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.057 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.831    34.888    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.414 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.641    36.055    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.581 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.643    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X46Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.774 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    38.646    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.172 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    39.809    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.335 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.984    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.406    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.932 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.823    43.755    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.305 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.627    44.931    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.396 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.396    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X41Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        1.472     2.651    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.651    
                         clock uncertainty           -0.154     2.497    
                         time borrowed                5.057     7.554    
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                         -45.396    
  -------------------------------------------------------------------
                         slack                                -37.843    

Slack (VIOLATED) :        -37.757ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.310ns  (logic 15.752ns (34.765%)  route 29.558ns (65.235%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        2.296     3.590    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.714 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.006    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.130 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.279    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.403 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.557    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.681 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.964    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.088 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.239    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.517    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.641 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     5.992    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.116 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.418    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.542 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.704    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.828 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.296     7.124    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.248 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.533    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.657 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.806    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.930 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.223    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.347 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.501    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.625 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.909    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.033 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.187    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.311 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.574    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.698 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.430    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.403    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.527 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.445    10.972    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.096 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.261    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.385 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.678    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.802 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    12.107    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.231 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.393    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.517 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.086    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.210 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    13.515    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.639 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.351    13.989    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.113 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.416    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.540 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.299    14.839    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.963 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.121    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.245 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.545    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.669 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.827    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.418    16.369    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.493 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    16.785    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.058    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.182 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.487    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.611 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.773    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.897 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    18.176    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.300 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.590    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.714 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.865    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.989 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    19.713    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.837 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.125    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.544    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.668 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.829    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.248    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.372 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.299    21.671    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.795 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.949    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.073 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.338    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.462 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.616    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.740 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.299    23.039    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.163 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.322    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.446 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.607    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.731 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.154 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.444    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.568 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.720    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.844 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.997    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.121 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.576    25.697    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.821 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.970    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.094 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.249    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.373 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.416    26.789    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.913 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    27.257    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.783 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.422    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.948 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.597    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.123 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.761    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.287 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.920    32.207    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.757 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.773    33.531    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.057 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.831    34.888    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.414 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.641    36.055    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.581 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.643    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X46Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.774 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    38.646    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.172 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    39.809    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.335 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.984    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.406    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.932 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.823    43.755    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.305 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.627    44.931    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X41Y83         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    45.310 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.310    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X41Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        1.472     2.651    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.651    
                         clock uncertainty           -0.154     2.497    
                         time borrowed                5.057     7.554    
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                         -45.310    
  -------------------------------------------------------------------
                         slack                                -37.757    

Slack (VIOLATED) :        -36.724ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.319ns  (logic 15.387ns (34.719%)  route 28.932ns (65.281%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        2.296     3.590    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.714 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.006    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.130 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.279    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.403 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.557    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.681 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.964    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.088 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.239    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.517    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.641 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     5.992    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.116 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.418    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.542 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.704    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.828 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.296     7.124    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.248 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.533    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.657 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.806    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.930 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.223    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.347 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.501    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.625 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.909    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.033 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.187    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.311 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.574    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.698 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.430    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.403    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.527 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.445    10.972    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.096 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.261    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.385 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.678    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.802 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    12.107    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.231 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.393    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.517 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.086    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.210 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    13.515    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.639 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.351    13.989    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.113 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.416    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.540 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.299    14.839    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.963 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.121    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.245 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.545    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.669 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.827    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.418    16.369    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.493 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    16.785    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.058    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.182 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.487    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.611 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.773    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.897 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    18.176    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.300 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.590    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.714 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.865    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.989 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    19.713    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.837 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.125    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.544    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.668 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.829    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.248    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.372 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.299    21.671    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.795 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.949    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.073 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.338    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.462 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.616    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.740 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.299    23.039    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.163 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.322    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.446 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.607    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.731 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.154 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.444    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.568 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.720    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.844 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.997    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.121 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.576    25.697    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.821 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.970    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.094 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.249    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.373 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.416    26.789    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.913 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    27.257    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.783 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.422    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.948 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.597    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.123 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.761    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.287 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.920    32.207    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.757 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.773    33.531    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.057 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.831    34.888    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.414 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.641    36.055    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.581 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.643    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X46Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.774 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    38.646    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.172 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    39.809    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.335 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.984    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.406    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.932 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.823    43.755    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    44.319 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.319    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X42Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        1.472     2.651    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X42Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.651    
                         clock uncertainty           -0.154     2.497    
                         time borrowed                5.098     7.595    
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                         -44.319    
  -------------------------------------------------------------------
                         slack                                -36.724    

Slack (VIOLATED) :        -36.648ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.243ns  (logic 15.311ns (34.607%)  route 28.932ns (65.393%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        2.296     3.590    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.714 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.006    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.130 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.279    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.403 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.557    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.681 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.964    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.088 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.239    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.517    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.641 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     5.992    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.116 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.418    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.542 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.704    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.828 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.296     7.124    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.248 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.533    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.657 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.806    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.930 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.223    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.347 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.501    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.625 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.909    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.033 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.187    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.311 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.574    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.698 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.430    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.403    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.527 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.445    10.972    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.096 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.261    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.385 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.678    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.802 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    12.107    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.231 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.393    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.517 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.086    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.210 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    13.515    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.639 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.351    13.989    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.113 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.416    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.540 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.299    14.839    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.963 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.121    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.245 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.545    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.669 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.827    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.418    16.369    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.493 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    16.785    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.058    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.182 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.487    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.611 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.773    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.897 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    18.176    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.300 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.590    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.714 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.865    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.989 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    19.713    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.837 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.125    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.544    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.668 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.829    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.248    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.372 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.299    21.671    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.795 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.949    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.073 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.338    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.462 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.616    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.740 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.299    23.039    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.163 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.322    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.446 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.607    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.731 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.154 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.444    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.568 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.720    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.844 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.997    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.121 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.576    25.697    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.821 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.970    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.094 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.249    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.373 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.416    26.789    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.913 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    27.257    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.783 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.422    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.948 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.597    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.123 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.761    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.287 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.920    32.207    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.757 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.773    33.531    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.057 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.831    34.888    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.414 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.641    36.055    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.581 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.643    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X46Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.774 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    38.646    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.172 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    39.809    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.335 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.984    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.406    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.932 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.823    43.755    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    44.243 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.243    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X42Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        1.472     2.651    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X42Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.651    
                         clock uncertainty           -0.154     2.497    
                         time borrowed                5.098     7.595    
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                         -44.243    
  -------------------------------------------------------------------
                         slack                                -36.648    

Slack (VIOLATED) :        -36.618ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.305ns  (logic 15.373ns (34.698%)  route 28.932ns (65.302%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.190ns
    Computed max time borrow:         5.190ns
    Time borrowed from endpoint:      5.190ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         5.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        2.296     3.590    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.714 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.006    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.130 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.279    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.403 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.557    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.681 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.964    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.088 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.239    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.517    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.641 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     5.992    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.116 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.418    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.542 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.704    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.828 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.296     7.124    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.248 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.533    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.657 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.806    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.930 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.223    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.347 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.501    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.625 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.909    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.033 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.187    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.311 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.574    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.698 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.430    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.403    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.527 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.445    10.972    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.096 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.261    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.385 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.678    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.802 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    12.107    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.231 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.393    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.517 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.086    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.210 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    13.515    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.639 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.351    13.989    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.113 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.416    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.540 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.299    14.839    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.963 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.121    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.245 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.545    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.669 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.827    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.418    16.369    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.493 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    16.785    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.058    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.182 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.487    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.611 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.773    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.897 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    18.176    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.300 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.590    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.714 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.865    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.989 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    19.713    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.837 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.125    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.544    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.668 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.829    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.248    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.372 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.299    21.671    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.795 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.949    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.073 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.338    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.462 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.616    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.740 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.299    23.039    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.163 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.322    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.446 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.607    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.731 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.154 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.444    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.568 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.720    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.844 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.997    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.121 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.576    25.697    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.821 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.970    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.094 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.249    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.373 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.416    26.789    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.913 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    27.257    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.783 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.422    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.948 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.597    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.123 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.761    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.287 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.920    32.207    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.757 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.773    33.531    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.057 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.831    34.888    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.414 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.641    36.055    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.581 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.643    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X46Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.774 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    38.646    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.172 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    39.809    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.335 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.984    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.406    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.932 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.823    43.755    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.305 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    44.305    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X42Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        1.472     2.651    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X42Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.651    
                         clock uncertainty           -0.154     2.497    
                         time borrowed                5.190     7.687    
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                         -44.305    
  -------------------------------------------------------------------
                         slack                                -36.618    

Slack (VIOLATED) :        -36.553ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.148ns  (logic 15.216ns (34.466%)  route 28.932ns (65.534%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        2.296     3.590    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.714 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.006    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.130 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.279    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.403 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.557    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.681 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.964    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.088 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.239    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.517    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.641 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     5.992    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.116 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.418    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.542 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.704    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.828 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.296     7.124    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.248 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.533    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.657 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.806    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.930 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.223    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.347 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.501    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.625 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.909    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.033 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.187    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.311 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.574    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.698 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.430    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.403    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.527 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.445    10.972    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.096 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.261    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.385 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.678    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.802 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    12.107    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.231 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.393    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.517 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.086    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.210 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    13.515    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.639 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.351    13.989    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.113 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.416    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.540 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.299    14.839    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.963 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.121    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.245 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.545    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.669 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.827    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.418    16.369    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.493 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    16.785    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.058    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.182 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.487    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.611 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.773    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.897 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    18.176    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.300 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.590    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.714 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.865    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.989 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    19.713    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.837 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.125    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.544    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.668 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.829    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.248    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.372 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.299    21.671    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.795 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.949    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.073 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.338    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.462 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.616    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.740 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.299    23.039    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.163 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.322    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.446 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.607    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.731 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.154 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.444    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.568 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.720    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.844 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.997    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.121 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.576    25.697    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.821 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.970    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.094 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.249    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.373 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.416    26.789    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.913 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    27.257    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.783 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.422    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.948 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.597    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.123 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.761    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.287 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.920    32.207    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.757 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.773    33.531    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.057 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.831    34.888    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.414 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.641    36.055    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.581 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.643    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X46Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.774 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    38.646    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.172 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    39.809    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.335 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.984    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.406    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.932 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.823    43.755    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    44.148 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.148    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X42Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        1.472     2.651    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X42Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.651    
                         clock uncertainty           -0.154     2.497    
                         time borrowed                5.098     7.595    
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                         -44.148    
  -------------------------------------------------------------------
                         slack                                -36.553    

Slack (VIOLATED) :        -35.393ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.946ns  (logic 14.837ns (34.548%)  route 28.109ns (65.452%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        2.296     3.590    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.714 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.006    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.130 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.279    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.403 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.557    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.681 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.964    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.088 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.239    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.517    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.641 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     5.992    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.116 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.418    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.542 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.704    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.828 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.296     7.124    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.248 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.533    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.657 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.806    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.930 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.223    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.347 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.501    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.625 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.909    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.033 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.187    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.311 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.574    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.698 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.430    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.403    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.527 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.445    10.972    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.096 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.261    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.385 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.678    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.802 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    12.107    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.231 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.393    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.517 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.086    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.210 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    13.515    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.639 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.351    13.989    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.113 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.416    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.540 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.299    14.839    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.963 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.121    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.245 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.545    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.669 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.827    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.418    16.369    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.493 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    16.785    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.058    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.182 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.487    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.611 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.773    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.897 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    18.176    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.300 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.590    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.714 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.865    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.989 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    19.713    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.837 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.125    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.544    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.668 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.829    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.248    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.372 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.299    21.671    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.795 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.949    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.073 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.338    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.462 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.616    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.740 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.299    23.039    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.163 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.322    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.446 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.607    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.731 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.154 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.444    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.568 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.720    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.844 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.997    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.121 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.576    25.697    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.821 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.970    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.094 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.249    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.373 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.416    26.789    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.913 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    27.257    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.783 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.422    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.948 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.597    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.123 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.761    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.287 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.920    32.207    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.757 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.773    33.531    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.057 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.831    34.888    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.414 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.641    36.055    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.581 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.643    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X46Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.774 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    38.646    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.172 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    39.809    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.335 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.984    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.406    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    42.946 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    42.946    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X43Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        1.471     2.650    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.650    
                         clock uncertainty           -0.154     2.496    
                         time borrowed                5.057     7.553    
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                         -42.946    
  -------------------------------------------------------------------
                         slack                                -35.393    

Slack (VIOLATED) :        -35.318ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.871ns  (logic 14.762ns (34.434%)  route 28.109ns (65.566%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        2.296     3.590    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.714 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.006    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.130 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.279    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.403 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     4.557    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X45Y77         LUT1 (Prop_lut1_I0_O)        0.124     4.681 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.964    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.088 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.239    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.363 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.154     5.517    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.641 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     5.992    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.116 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.418    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.542 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.704    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.828 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.296     7.124    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.248 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     7.533    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.657 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.806    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124     7.930 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293     8.223    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.347 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.501    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.625 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     8.909    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.033 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.187    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.311 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.574    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124     9.698 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.430    10.128    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.252 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.403    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.527 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.445    10.972    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.096 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    11.261    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X46Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.385 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.678    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.802 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    12.107    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.231 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.162    12.393    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y79         LUT1 (Prop_lut1_I0_O)        0.124    12.517 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.808    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.086    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.210 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    13.515    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    13.639 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.351    13.989    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.113 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.416    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.540 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.299    14.839    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.963 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.121    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.245 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.300    15.545    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.669 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    15.827    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.951 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.418    16.369    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X45Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.493 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    16.785    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    17.058    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X45Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.182 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    17.487    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.611 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.773    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    17.897 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    18.176    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.300 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.289    18.590    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.714 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.865    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.989 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.154    19.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    19.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    19.713    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X47Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.837 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.125    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X45Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.544    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.668 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    20.829    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    21.248    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X47Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.372 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.299    21.671    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    21.795 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.949    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.073 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.264    22.338    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.462 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    22.616    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X49Y76         LUT1 (Prop_lut1_I0_O)        0.124    22.740 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.299    23.039    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.163 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    23.322    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.446 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    23.607    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124    23.731 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.030    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.154 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.444    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.568 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.720    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.844 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.997    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.121 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.576    25.697    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    25.821 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.970    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.094 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    26.249    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    26.373 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.416    26.789    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124    26.913 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.345    27.257    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.783 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.422    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X49Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.948 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.597    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.123 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    30.761    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.287 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.920    32.207    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X46Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.757 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.773    33.531    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.057 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.831    34.888    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.414 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.641    36.055    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X45Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.581 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.643    37.224    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X46Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    37.774 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.872    38.646    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.172 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.637    39.809    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X44Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.335 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.984    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    41.534 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.872    42.406    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    42.871 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    42.871    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X43Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        1.471     2.650    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.650    
                         clock uncertainty           -0.154     2.496    
                         time borrowed                5.057     7.553    
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                         -42.871    
  -------------------------------------------------------------------
                         slack                                -35.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.195    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.226ns (49.759%)  route 0.228ns (50.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.551     0.887    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X49Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.228     1.243    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X50Y85         LUT2 (Prop_lut2_I1_O)        0.098     1.341 r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_1_i/rst_ps7_0_100M/U0/SEQ/p_3_out[2]
    SLICE_X50Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.815     1.181    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.121     1.267    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.156%)  route 0.178ns (55.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.178     1.311    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.054     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X30Y97         LUT5 (Prop_lut5_I3_O)        0.045     1.153 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.153    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0_n_0
    SLICE_X30Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y97         FDRE (Hold_fdre_C_D)         0.121     1.047    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.714%)  route 0.189ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.227ns (48.293%)  route 0.243ns (51.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.548     0.884    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X51Y85         FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDSE (Prop_fdse_C_Q)         0.128     1.012 r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=11, routed)          0.243     1.255    design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en
    SLICE_X49Y85         LUT4 (Prop_lut4_I0_O)        0.099     1.354 r  design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec0__0
    SLICE_X49Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.819     1.185    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X49Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.092     1.242    design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.103%)  route 0.201ns (51.897%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=4, routed)           0.201     1.337    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/si_rs_bvalid
    SLICE_X29Y97         LUT4 (Prop_lut4_I3_O)        0.045     1.382 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.382    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i0
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y97         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.117     1.170    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/challengeQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/challengeQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.554     0.890    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y89         FDRE                                         r  design_1_i/top_0/inst/challengeQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/top_0/inst/challengeQ_reg[10]/Q
                         net (fo=2, routed)           0.065     1.096    design_1_i/top_0/inst/AxiSupporter1/challengeQ[10]
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.141 r  design_1_i/top_0/inst/AxiSupporter1/challengeQ[9]_i_1/O
                         net (fo=1, routed)           0.000     1.141    design_1_i/top_0/inst/AxiSupporter1_n_70
    SLICE_X42Y89         FDRE                                         r  design_1_i/top_0/inst/challengeQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1117, routed)        0.822     1.188    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X42Y89         FDRE                                         r  design_1_i/top_0/inst/challengeQ_reg[9]/C
                         clock pessimism             -0.285     0.903    
    SLICE_X42Y89         FDRE (Hold_fdre_C_D)         0.121     1.024    design_1_i/top_0/inst/challengeQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



