// Seed: 3525955872
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri0 id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [1 : -1] id_5;
  assign {!1'b0, id_5 == id_4} = -1;
  wire id_6;
  ;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd73,
    parameter id_1 = 32'd28
) (
    input  tri1 _id_0,
    input  wand _id_1,
    output tri0 id_2,
    output wire id_3
);
  logic [7:0] id_5;
  logic [id_0 : 1] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_4 = 0;
  assign id_5[id_1] = 1;
endmodule
