#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Mar 20 17:31:07 2020
# Process ID: 11877
# Current directory: /afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/AD9H7
# Command line: vivado -quiet -mode batch -source /afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/common/tcl/create_capi_bsp.tcl -notrace -log /afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/AD9H7/build/logs/vivado_create_project.log -journal /afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/AD9H7/build/logs/vivado_create_project.jou
# Log file: /afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/AD9H7/build/logs/vivado_create_project.log
# Journal file: /afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/AD9H7/build/logs/vivado_create_project.jou
#-----------------------------------------------------------
[CREATE REQUIRED IP..] start 17:31:19 Fri Mar 20 2020
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/bb/proj/fpga/xilinx/Vivado/2019.2/data/ip'.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1710.254 ; gain = 114.020 ; free physical = 93859 ; free virtual = 136508
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2-e-es1
xit::create_sub_core: Time (s): cpu = 00:00:25 ; elapsed = 00:01:05 . Memory (MB): peak = 2940.301 ; gain = 1218.172 ; free physical = 92748 ; free virtual = 135375
 Action clock is set to 250MHZ (default)
create_ip: Time (s): cpu = 00:00:37 ; elapsed = 00:02:08 . Memory (MB): peak = 3183.277 ; gain = 242.977 ; free physical = 92419 ; free virtual = 135065
INFO: [xilinx.com:ip:sem_ultra:3.1-333] sem_ultra_0: c_board 
[CREATE REQUIRED IP..] done  17:35:11 Fri Mar 20 2020
[CREATE CAPI BSP.....] start 17:35:11 Fri Mar 20 2020
card_src is :./afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/AD9H7/src
Adding design sources to capi_bsp project
Adding PSL IP to capi_bsp project
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/psl/build_xcvu37p-fsvh2892-2-e-es1/output'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/bb/proj/fpga/xilinx/Vivado/2019.2/data/ip'.
Adding card specific IP to capi_bsp project
Adding constraints to capi_bsp project
Packaging capi_bsp project as IP
INFO: [IP_Flow 19-5107] Inferred bus interface 'pci_user_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-3920] Component Definition 'ibm.com:CAPI:capi_bsp:1.00 (capi_bsp_v1_0)': Supported families of subcore 'xilinx.com:ip:pcie4c_uscale_plus:1.0' do not include parts or families which the parent core supports: 'kintexuplus:ALL:Production'.
WARNING: [IP_Flow 19-3920] Component Definition 'ibm.com:CAPI:capi_bsp:1.00 (capi_bsp_v1_0)': Supported families of subcore 'xilinx.com:ip:pcie4c_uscale_plus:1.0' do not include parts or families which the parent core supports: 'kintexuplus:ALL:Production'.
WARNING: [IP_Flow 19-3920] Component Definition 'ibm.com:CAPI:capi_bsp:1.00 (capi_bsp_v1_0)': Supported families of subcore 'xilinx.com:ip:pcie4c_uscale_plus:1.0' do not include parts or families which the parent core supports: 'kintexuplus:ALL:Production'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/psl/build_xcvu37p-fsvh2892-2-e-es1/output'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/AD9H7/build/capi_bsp_gen'.
Generating capi_bsp IP
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'capi_bsp_wrap'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'capi_bsp_wrap'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'capi_bsp_wrap'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'capi_bsp_wrap'...
INFO: [xilinx.com:ip:sem_ultra:3.1-333] sem_ultra_0: c_board 
INFO: [xilinx.com:ip:sem_ultra:3.1-333] sem_ultra_0: c_board 
generate_target: Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 3225.949 ; gain = 34.656 ; free physical = 92334 ; free virtual = 135022
Applying patches
Creating capi_bsp IP container
INFO: [filemgmt 56-106] Converting IP 'capi_bsp_wrap' into core container format.
INFO: [filemgmt 56-101] Creating core container '/afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/AD9H7/build/ip/capi_bsp_wrap.xcix' for IP 'capi_bsp_wrap'
Created /afs/vlsilab.boeblingen.ibm.com/proj/fpga/framework/castella2/capi2_9H7/hardware/capi2-bsp/AD9H7/build/ip/capi_bsp_wrap.xcix
[CREATE CAPI BSP.....] done  17:36:23 Fri Mar 20 2020
