# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do CIRCUITO_COMBINACIONAL_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/users/marcos/Mis Documentos/Laboratorio FPGA/PARTE A/db/CIRCUITO_COMBINACIONAL.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CIRCUITO_COMBINACIONAL
# -- Compiling architecture comportamiento of CIRCUITO_COMBINACIONAL
# 
# vcom -93 -work work {C:/users/marcos/Mis Documentos/Laboratorio FPGA/PARTE A/db/testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CIRCUITO_COMBINACIONAL
# -- Compiling architecture comportamiento of CIRCUITO_COMBINACIONAL
# ** Error: C:/users/marcos/Mis Documentos/Laboratorio FPGA/PARTE A/db/testbench.vhd(16): (vcom-1136) Unknown identifier "ut".
# 
# ** Error: C:/users/marcos/Mis Documentos/Laboratorio FPGA/PARTE A/db/testbench.vhd(21): VHDL Compiler exiting
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./CIRCUITO_COMBINACIONAL_run_msim_rtl_vhdl.do line 10
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/users/marcos/Mis Documentos/Laboratorio FPGA/PARTE A/db/testbench.vhd}"
