Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /homes/h01325347/TILAB/maintask/vhdl/fft/fft_header/fft_header.qsys --block-symbol-file --output-directory=/homes/h01325347/TILAB/maintask/vhdl/fft/fft_header/fft_header --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading fft_header/fft_header.qsys
Progress: Reading input file
Progress: Adding fft_ii_0 [altera_fft_ii 18.1]
Progress: Parameterizing module fft_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fft_header.fft_ii_0: Radix-2 digit reverse implied
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /homes/h01325347/TILAB/maintask/vhdl/fft/fft_header/fft_header.qsys --synthesis=VHDL --output-directory=/homes/h01325347/TILAB/maintask/vhdl/fft/fft_header/fft_header/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading fft_header/fft_header.qsys
Progress: Reading input file
Progress: Adding fft_ii_0 [altera_fft_ii 18.1]
Progress: Parameterizing module fft_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fft_header.fft_ii_0: Radix-2 digit reverse implied
Info: fft_header: Generating fft_header "fft_header" for QUARTUS_SYNTH
Info: fft_ii_0: --- add file: fft_header_fft_ii_0_3n512sin.hex
Info: fft_ii_0: --- add file: fft_header_fft_ii_0_1n512cos.hex
Info: fft_ii_0: --- add file: fft_header_fft_ii_0_1n512sin.hex
Info: fft_ii_0: --- add file: fft_header_fft_ii_0_2n512cos.hex
Info: fft_ii_0: --- add file: fft_header_fft_ii_0_2n512sin.hex
Info: fft_ii_0: --- add file: fft_header_fft_ii_0_3n512cos.hex
Info: fft_ii_0: "fft_header" instantiated altera_fft_ii "fft_ii_0"
Info: fft_header: Done "fft_header" with 2 modules, 108 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
