
test1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003190  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08003354  08003354  00004354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003380  08003380  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  08003380  08003380  00004380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003388  08003388  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003388  08003388  00004388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800338c  0800338c  0000438c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003390  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  20000068  080033f8  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  080033f8  00005268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d16c  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d93  00000000  00000000  00012204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc8  00000000  00000000  00013f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009fb  00000000  00000000  00014c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000227c1  00000000  00000000  0001565b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000efb9  00000000  00000000  00037e1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2794  00000000  00000000  00046dd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00119569  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c0c  00000000  00000000  001195ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  0011d1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000068 	.word	0x20000068
 80001e0:	00000000 	.word	0x00000000
 80001e4:	0800333c 	.word	0x0800333c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	2000006c 	.word	0x2000006c
 8000200:	0800333c 	.word	0x0800333c

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b96a 	b.w	80004f0 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	460c      	mov	r4, r1
 800023c:	2b00      	cmp	r3, #0
 800023e:	d14e      	bne.n	80002de <__udivmoddi4+0xaa>
 8000240:	4694      	mov	ip, r2
 8000242:	458c      	cmp	ip, r1
 8000244:	4686      	mov	lr, r0
 8000246:	fab2 f282 	clz	r2, r2
 800024a:	d962      	bls.n	8000312 <__udivmoddi4+0xde>
 800024c:	b14a      	cbz	r2, 8000262 <__udivmoddi4+0x2e>
 800024e:	f1c2 0320 	rsb	r3, r2, #32
 8000252:	4091      	lsls	r1, r2
 8000254:	fa20 f303 	lsr.w	r3, r0, r3
 8000258:	fa0c fc02 	lsl.w	ip, ip, r2
 800025c:	4319      	orrs	r1, r3
 800025e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000262:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000266:	fa1f f68c 	uxth.w	r6, ip
 800026a:	fbb1 f4f7 	udiv	r4, r1, r7
 800026e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000272:	fb07 1114 	mls	r1, r7, r4, r1
 8000276:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027a:	fb04 f106 	mul.w	r1, r4, r6
 800027e:	4299      	cmp	r1, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x64>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f104 30ff 	add.w	r0, r4, #4294967295
 800028a:	f080 8112 	bcs.w	80004b2 <__udivmoddi4+0x27e>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 810f 	bls.w	80004b2 <__udivmoddi4+0x27e>
 8000294:	3c02      	subs	r4, #2
 8000296:	4463      	add	r3, ip
 8000298:	1a59      	subs	r1, r3, r1
 800029a:	fa1f f38e 	uxth.w	r3, lr
 800029e:	fbb1 f0f7 	udiv	r0, r1, r7
 80002a2:	fb07 1110 	mls	r1, r7, r0, r1
 80002a6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002aa:	fb00 f606 	mul.w	r6, r0, r6
 80002ae:	429e      	cmp	r6, r3
 80002b0:	d90a      	bls.n	80002c8 <__udivmoddi4+0x94>
 80002b2:	eb1c 0303 	adds.w	r3, ip, r3
 80002b6:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ba:	f080 80fc 	bcs.w	80004b6 <__udivmoddi4+0x282>
 80002be:	429e      	cmp	r6, r3
 80002c0:	f240 80f9 	bls.w	80004b6 <__udivmoddi4+0x282>
 80002c4:	4463      	add	r3, ip
 80002c6:	3802      	subs	r0, #2
 80002c8:	1b9b      	subs	r3, r3, r6
 80002ca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ce:	2100      	movs	r1, #0
 80002d0:	b11d      	cbz	r5, 80002da <__udivmoddi4+0xa6>
 80002d2:	40d3      	lsrs	r3, r2
 80002d4:	2200      	movs	r2, #0
 80002d6:	e9c5 3200 	strd	r3, r2, [r5]
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d905      	bls.n	80002ee <__udivmoddi4+0xba>
 80002e2:	b10d      	cbz	r5, 80002e8 <__udivmoddi4+0xb4>
 80002e4:	e9c5 0100 	strd	r0, r1, [r5]
 80002e8:	2100      	movs	r1, #0
 80002ea:	4608      	mov	r0, r1
 80002ec:	e7f5      	b.n	80002da <__udivmoddi4+0xa6>
 80002ee:	fab3 f183 	clz	r1, r3
 80002f2:	2900      	cmp	r1, #0
 80002f4:	d146      	bne.n	8000384 <__udivmoddi4+0x150>
 80002f6:	42a3      	cmp	r3, r4
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xcc>
 80002fa:	4290      	cmp	r0, r2
 80002fc:	f0c0 80f0 	bcc.w	80004e0 <__udivmoddi4+0x2ac>
 8000300:	1a86      	subs	r6, r0, r2
 8000302:	eb64 0303 	sbc.w	r3, r4, r3
 8000306:	2001      	movs	r0, #1
 8000308:	2d00      	cmp	r5, #0
 800030a:	d0e6      	beq.n	80002da <__udivmoddi4+0xa6>
 800030c:	e9c5 6300 	strd	r6, r3, [r5]
 8000310:	e7e3      	b.n	80002da <__udivmoddi4+0xa6>
 8000312:	2a00      	cmp	r2, #0
 8000314:	f040 8090 	bne.w	8000438 <__udivmoddi4+0x204>
 8000318:	eba1 040c 	sub.w	r4, r1, ip
 800031c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000320:	fa1f f78c 	uxth.w	r7, ip
 8000324:	2101      	movs	r1, #1
 8000326:	fbb4 f6f8 	udiv	r6, r4, r8
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb08 4416 	mls	r4, r8, r6, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb07 f006 	mul.w	r0, r7, r6
 800033a:	4298      	cmp	r0, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x11c>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 34ff 	add.w	r4, r6, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x11a>
 8000348:	4298      	cmp	r0, r3
 800034a:	f200 80cd 	bhi.w	80004e8 <__udivmoddi4+0x2b4>
 800034e:	4626      	mov	r6, r4
 8000350:	1a1c      	subs	r4, r3, r0
 8000352:	fa1f f38e 	uxth.w	r3, lr
 8000356:	fbb4 f0f8 	udiv	r0, r4, r8
 800035a:	fb08 4410 	mls	r4, r8, r0, r4
 800035e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000362:	fb00 f707 	mul.w	r7, r0, r7
 8000366:	429f      	cmp	r7, r3
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x148>
 800036a:	eb1c 0303 	adds.w	r3, ip, r3
 800036e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x146>
 8000374:	429f      	cmp	r7, r3
 8000376:	f200 80b0 	bhi.w	80004da <__udivmoddi4+0x2a6>
 800037a:	4620      	mov	r0, r4
 800037c:	1bdb      	subs	r3, r3, r7
 800037e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0x9c>
 8000384:	f1c1 0620 	rsb	r6, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 f706 	lsr.w	r7, r2, r6
 800038e:	431f      	orrs	r7, r3
 8000390:	fa20 fc06 	lsr.w	ip, r0, r6
 8000394:	fa04 f301 	lsl.w	r3, r4, r1
 8000398:	ea43 030c 	orr.w	r3, r3, ip
 800039c:	40f4      	lsrs	r4, r6
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	0c38      	lsrs	r0, r7, #16
 80003a4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a8:	fbb4 fef0 	udiv	lr, r4, r0
 80003ac:	fa1f fc87 	uxth.w	ip, r7
 80003b0:	fb00 441e 	mls	r4, r0, lr, r4
 80003b4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b8:	fb0e f90c 	mul.w	r9, lr, ip
 80003bc:	45a1      	cmp	r9, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	d90a      	bls.n	80003da <__udivmoddi4+0x1a6>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003ca:	f080 8084 	bcs.w	80004d6 <__udivmoddi4+0x2a2>
 80003ce:	45a1      	cmp	r9, r4
 80003d0:	f240 8081 	bls.w	80004d6 <__udivmoddi4+0x2a2>
 80003d4:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d8:	443c      	add	r4, r7
 80003da:	eba4 0409 	sub.w	r4, r4, r9
 80003de:	fa1f f983 	uxth.w	r9, r3
 80003e2:	fbb4 f3f0 	udiv	r3, r4, r0
 80003e6:	fb00 4413 	mls	r4, r0, r3, r4
 80003ea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ee:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d907      	bls.n	8000406 <__udivmoddi4+0x1d2>
 80003f6:	193c      	adds	r4, r7, r4
 80003f8:	f103 30ff 	add.w	r0, r3, #4294967295
 80003fc:	d267      	bcs.n	80004ce <__udivmoddi4+0x29a>
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d965      	bls.n	80004ce <__udivmoddi4+0x29a>
 8000402:	3b02      	subs	r3, #2
 8000404:	443c      	add	r4, r7
 8000406:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800040a:	fba0 9302 	umull	r9, r3, r0, r2
 800040e:	eba4 040c 	sub.w	r4, r4, ip
 8000412:	429c      	cmp	r4, r3
 8000414:	46ce      	mov	lr, r9
 8000416:	469c      	mov	ip, r3
 8000418:	d351      	bcc.n	80004be <__udivmoddi4+0x28a>
 800041a:	d04e      	beq.n	80004ba <__udivmoddi4+0x286>
 800041c:	b155      	cbz	r5, 8000434 <__udivmoddi4+0x200>
 800041e:	ebb8 030e 	subs.w	r3, r8, lr
 8000422:	eb64 040c 	sbc.w	r4, r4, ip
 8000426:	fa04 f606 	lsl.w	r6, r4, r6
 800042a:	40cb      	lsrs	r3, r1
 800042c:	431e      	orrs	r6, r3
 800042e:	40cc      	lsrs	r4, r1
 8000430:	e9c5 6400 	strd	r6, r4, [r5]
 8000434:	2100      	movs	r1, #0
 8000436:	e750      	b.n	80002da <__udivmoddi4+0xa6>
 8000438:	f1c2 0320 	rsb	r3, r2, #32
 800043c:	fa20 f103 	lsr.w	r1, r0, r3
 8000440:	fa0c fc02 	lsl.w	ip, ip, r2
 8000444:	fa24 f303 	lsr.w	r3, r4, r3
 8000448:	4094      	lsls	r4, r2
 800044a:	430c      	orrs	r4, r1
 800044c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000450:	fa00 fe02 	lsl.w	lr, r0, r2
 8000454:	fa1f f78c 	uxth.w	r7, ip
 8000458:	fbb3 f0f8 	udiv	r0, r3, r8
 800045c:	fb08 3110 	mls	r1, r8, r0, r3
 8000460:	0c23      	lsrs	r3, r4, #16
 8000462:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000466:	fb00 f107 	mul.w	r1, r0, r7
 800046a:	4299      	cmp	r1, r3
 800046c:	d908      	bls.n	8000480 <__udivmoddi4+0x24c>
 800046e:	eb1c 0303 	adds.w	r3, ip, r3
 8000472:	f100 36ff 	add.w	r6, r0, #4294967295
 8000476:	d22c      	bcs.n	80004d2 <__udivmoddi4+0x29e>
 8000478:	4299      	cmp	r1, r3
 800047a:	d92a      	bls.n	80004d2 <__udivmoddi4+0x29e>
 800047c:	3802      	subs	r0, #2
 800047e:	4463      	add	r3, ip
 8000480:	1a5b      	subs	r3, r3, r1
 8000482:	b2a4      	uxth	r4, r4
 8000484:	fbb3 f1f8 	udiv	r1, r3, r8
 8000488:	fb08 3311 	mls	r3, r8, r1, r3
 800048c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000490:	fb01 f307 	mul.w	r3, r1, r7
 8000494:	42a3      	cmp	r3, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x276>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f101 36ff 	add.w	r6, r1, #4294967295
 80004a0:	d213      	bcs.n	80004ca <__udivmoddi4+0x296>
 80004a2:	42a3      	cmp	r3, r4
 80004a4:	d911      	bls.n	80004ca <__udivmoddi4+0x296>
 80004a6:	3902      	subs	r1, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	1ae4      	subs	r4, r4, r3
 80004ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004b0:	e739      	b.n	8000326 <__udivmoddi4+0xf2>
 80004b2:	4604      	mov	r4, r0
 80004b4:	e6f0      	b.n	8000298 <__udivmoddi4+0x64>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e706      	b.n	80002c8 <__udivmoddi4+0x94>
 80004ba:	45c8      	cmp	r8, r9
 80004bc:	d2ae      	bcs.n	800041c <__udivmoddi4+0x1e8>
 80004be:	ebb9 0e02 	subs.w	lr, r9, r2
 80004c2:	eb63 0c07 	sbc.w	ip, r3, r7
 80004c6:	3801      	subs	r0, #1
 80004c8:	e7a8      	b.n	800041c <__udivmoddi4+0x1e8>
 80004ca:	4631      	mov	r1, r6
 80004cc:	e7ed      	b.n	80004aa <__udivmoddi4+0x276>
 80004ce:	4603      	mov	r3, r0
 80004d0:	e799      	b.n	8000406 <__udivmoddi4+0x1d2>
 80004d2:	4630      	mov	r0, r6
 80004d4:	e7d4      	b.n	8000480 <__udivmoddi4+0x24c>
 80004d6:	46d6      	mov	lr, sl
 80004d8:	e77f      	b.n	80003da <__udivmoddi4+0x1a6>
 80004da:	4463      	add	r3, ip
 80004dc:	3802      	subs	r0, #2
 80004de:	e74d      	b.n	800037c <__udivmoddi4+0x148>
 80004e0:	4606      	mov	r6, r0
 80004e2:	4623      	mov	r3, r4
 80004e4:	4608      	mov	r0, r1
 80004e6:	e70f      	b.n	8000308 <__udivmoddi4+0xd4>
 80004e8:	3e02      	subs	r6, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	e730      	b.n	8000350 <__udivmoddi4+0x11c>
 80004ee:	bf00      	nop

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <__io_putchar>:
static void MX_USART2_UART_Init(void);
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */
/* Retarget printf to UART */
int __io_putchar(int ch)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80004fc:	1d39      	adds	r1, r7, #4
 80004fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000502:	2201      	movs	r2, #1
 8000504:	4803      	ldr	r0, [pc, #12]	@ (8000514 <__io_putchar+0x20>)
 8000506:	f001 feb1 	bl	800226c <HAL_UART_Transmit>
  return ch;
 800050a:	687b      	ldr	r3, [r7, #4]
}
 800050c:	4618      	mov	r0, r3
 800050e:	3708      	adds	r7, #8
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	200000cc 	.word	0x200000cc

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051c:	f000 faf8 	bl	8000b10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000520:	f000 f826 	bl	8000570 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000524:	f000 f8fa 	bl	800071c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000528:	f000 f8ce 	bl	80006c8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800052c:	f000 f880 	bl	8000630 <MX_TIM2_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Turn LED ON
	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000530:	2201      	movs	r2, #1
 8000532:	2120      	movs	r1, #32
 8000534:	480b      	ldr	r0, [pc, #44]	@ (8000564 <main+0x4c>)
 8000536:	f000 fdfb 	bl	8001130 <HAL_GPIO_WritePin>
	    printf("LED ON\r\n");
 800053a:	480b      	ldr	r0, [pc, #44]	@ (8000568 <main+0x50>)
 800053c:	f002 fb6a 	bl	8002c14 <puts>
	    HAL_Delay(500);
 8000540:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000544:	f000 fb56 	bl	8000bf4 <HAL_Delay>

	    // Turn LED OFF
	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000548:	2200      	movs	r2, #0
 800054a:	2120      	movs	r1, #32
 800054c:	4805      	ldr	r0, [pc, #20]	@ (8000564 <main+0x4c>)
 800054e:	f000 fdef 	bl	8001130 <HAL_GPIO_WritePin>
	    printf("LED OFF\r\n");
 8000552:	4806      	ldr	r0, [pc, #24]	@ (800056c <main+0x54>)
 8000554:	f002 fb5e 	bl	8002c14 <puts>
	    HAL_Delay(500);
 8000558:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800055c:	f000 fb4a 	bl	8000bf4 <HAL_Delay>
  {
 8000560:	bf00      	nop
 8000562:	e7e5      	b.n	8000530 <main+0x18>
 8000564:	40020000 	.word	0x40020000
 8000568:	08003354 	.word	0x08003354
 800056c:	0800335c 	.word	0x0800335c

08000570 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b094      	sub	sp, #80	@ 0x50
 8000574:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000576:	f107 031c 	add.w	r3, r7, #28
 800057a:	2234      	movs	r2, #52	@ 0x34
 800057c:	2100      	movs	r1, #0
 800057e:	4618      	mov	r0, r3
 8000580:	f002 fc28 	bl	8002dd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000584:	f107 0308 	add.w	r3, r7, #8
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]
 8000592:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000594:	2300      	movs	r3, #0
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	4b23      	ldr	r3, [pc, #140]	@ (8000628 <SystemClock_Config+0xb8>)
 800059a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800059c:	4a22      	ldr	r2, [pc, #136]	@ (8000628 <SystemClock_Config+0xb8>)
 800059e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80005a4:	4b20      	ldr	r3, [pc, #128]	@ (8000628 <SystemClock_Config+0xb8>)
 80005a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005ac:	607b      	str	r3, [r7, #4]
 80005ae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80005b0:	2300      	movs	r3, #0
 80005b2:	603b      	str	r3, [r7, #0]
 80005b4:	4b1d      	ldr	r3, [pc, #116]	@ (800062c <SystemClock_Config+0xbc>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80005bc:	4a1b      	ldr	r2, [pc, #108]	@ (800062c <SystemClock_Config+0xbc>)
 80005be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005c2:	6013      	str	r3, [r2, #0]
 80005c4:	4b19      	ldr	r3, [pc, #100]	@ (800062c <SystemClock_Config+0xbc>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005cc:	603b      	str	r3, [r7, #0]
 80005ce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005d0:	2302      	movs	r3, #2
 80005d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d4:	2301      	movs	r3, #1
 80005d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005d8:	2310      	movs	r3, #16
 80005da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005dc:	2300      	movs	r3, #0
 80005de:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e0:	f107 031c 	add.w	r3, r7, #28
 80005e4:	4618      	mov	r0, r3
 80005e6:	f001 f881 	bl	80016ec <HAL_RCC_OscConfig>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d001      	beq.n	80005f4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80005f0:	f000 f8ea 	bl	80007c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f4:	230f      	movs	r3, #15
 80005f6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005f8:	2300      	movs	r3, #0
 80005fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005fc:	2300      	movs	r3, #0
 80005fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000600:	2300      	movs	r3, #0
 8000602:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000604:	2300      	movs	r3, #0
 8000606:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000608:	f107 0308 	add.w	r3, r7, #8
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f000 fda8 	bl	8001164 <HAL_RCC_ClockConfig>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800061a:	f000 f8d5 	bl	80007c8 <Error_Handler>
  }
}
 800061e:	bf00      	nop
 8000620:	3750      	adds	r7, #80	@ 0x50
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	40023800 	.word	0x40023800
 800062c:	40007000 	.word	0x40007000

08000630 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b086      	sub	sp, #24
 8000634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000636:	f107 0308 	add.w	r3, r7, #8
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
 8000642:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000644:	463b      	mov	r3, r7
 8000646:	2200      	movs	r2, #0
 8000648:	601a      	str	r2, [r3, #0]
 800064a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800064c:	4b1d      	ldr	r3, [pc, #116]	@ (80006c4 <MX_TIM2_Init+0x94>)
 800064e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000652:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000654:	4b1b      	ldr	r3, [pc, #108]	@ (80006c4 <MX_TIM2_Init+0x94>)
 8000656:	2200      	movs	r2, #0
 8000658:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800065a:	4b1a      	ldr	r3, [pc, #104]	@ (80006c4 <MX_TIM2_Init+0x94>)
 800065c:	2200      	movs	r2, #0
 800065e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000660:	4b18      	ldr	r3, [pc, #96]	@ (80006c4 <MX_TIM2_Init+0x94>)
 8000662:	f04f 32ff 	mov.w	r2, #4294967295
 8000666:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000668:	4b16      	ldr	r3, [pc, #88]	@ (80006c4 <MX_TIM2_Init+0x94>)
 800066a:	2200      	movs	r2, #0
 800066c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800066e:	4b15      	ldr	r3, [pc, #84]	@ (80006c4 <MX_TIM2_Init+0x94>)
 8000670:	2200      	movs	r2, #0
 8000672:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000674:	4813      	ldr	r0, [pc, #76]	@ (80006c4 <MX_TIM2_Init+0x94>)
 8000676:	f001 fad7 	bl	8001c28 <HAL_TIM_Base_Init>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000680:	f000 f8a2 	bl	80007c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000684:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000688:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800068a:	f107 0308 	add.w	r3, r7, #8
 800068e:	4619      	mov	r1, r3
 8000690:	480c      	ldr	r0, [pc, #48]	@ (80006c4 <MX_TIM2_Init+0x94>)
 8000692:	f001 fb18 	bl	8001cc6 <HAL_TIM_ConfigClockSource>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800069c:	f000 f894 	bl	80007c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006a0:	2300      	movs	r3, #0
 80006a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006a4:	2300      	movs	r3, #0
 80006a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006a8:	463b      	mov	r3, r7
 80006aa:	4619      	mov	r1, r3
 80006ac:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <MX_TIM2_Init+0x94>)
 80006ae:	f001 fd11 	bl	80020d4 <HAL_TIMEx_MasterConfigSynchronization>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80006b8:	f000 f886 	bl	80007c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80006bc:	bf00      	nop
 80006be:	3718      	adds	r7, #24
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20000084 	.word	0x20000084

080006c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006cc:	4b11      	ldr	r3, [pc, #68]	@ (8000714 <MX_USART2_UART_Init+0x4c>)
 80006ce:	4a12      	ldr	r2, [pc, #72]	@ (8000718 <MX_USART2_UART_Init+0x50>)
 80006d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006d2:	4b10      	ldr	r3, [pc, #64]	@ (8000714 <MX_USART2_UART_Init+0x4c>)
 80006d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006da:	4b0e      	ldr	r3, [pc, #56]	@ (8000714 <MX_USART2_UART_Init+0x4c>)
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000714 <MX_USART2_UART_Init+0x4c>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000714 <MX_USART2_UART_Init+0x4c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006ec:	4b09      	ldr	r3, [pc, #36]	@ (8000714 <MX_USART2_UART_Init+0x4c>)
 80006ee:	220c      	movs	r2, #12
 80006f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006f2:	4b08      	ldr	r3, [pc, #32]	@ (8000714 <MX_USART2_UART_Init+0x4c>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006f8:	4b06      	ldr	r3, [pc, #24]	@ (8000714 <MX_USART2_UART_Init+0x4c>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006fe:	4805      	ldr	r0, [pc, #20]	@ (8000714 <MX_USART2_UART_Init+0x4c>)
 8000700:	f001 fd64 	bl	80021cc <HAL_UART_Init>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800070a:	f000 f85d 	bl	80007c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800070e:	bf00      	nop
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	200000cc 	.word	0x200000cc
 8000718:	40004400 	.word	0x40004400

0800071c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b088      	sub	sp, #32
 8000720:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000722:	f107 030c 	add.w	r3, r7, #12
 8000726:	2200      	movs	r2, #0
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	605a      	str	r2, [r3, #4]
 800072c:	609a      	str	r2, [r3, #8]
 800072e:	60da      	str	r2, [r3, #12]
 8000730:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	60bb      	str	r3, [r7, #8]
 8000736:	4b21      	ldr	r3, [pc, #132]	@ (80007bc <MX_GPIO_Init+0xa0>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	4a20      	ldr	r2, [pc, #128]	@ (80007bc <MX_GPIO_Init+0xa0>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6313      	str	r3, [r2, #48]	@ 0x30
 8000742:	4b1e      	ldr	r3, [pc, #120]	@ (80007bc <MX_GPIO_Init+0xa0>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	60bb      	str	r3, [r7, #8]
 800074c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	607b      	str	r3, [r7, #4]
 8000752:	4b1a      	ldr	r3, [pc, #104]	@ (80007bc <MX_GPIO_Init+0xa0>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	4a19      	ldr	r2, [pc, #100]	@ (80007bc <MX_GPIO_Init+0xa0>)
 8000758:	f043 0302 	orr.w	r3, r3, #2
 800075c:	6313      	str	r3, [r2, #48]	@ 0x30
 800075e:	4b17      	ldr	r3, [pc, #92]	@ (80007bc <MX_GPIO_Init+0xa0>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000762:	f003 0302 	and.w	r3, r3, #2
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800076a:	2200      	movs	r2, #0
 800076c:	2120      	movs	r1, #32
 800076e:	4814      	ldr	r0, [pc, #80]	@ (80007c0 <MX_GPIO_Init+0xa4>)
 8000770:	f000 fcde 	bl	8001130 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000774:	2320      	movs	r3, #32
 8000776:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000778:	2301      	movs	r3, #1
 800077a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	2300      	movs	r3, #0
 800077e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000780:	2300      	movs	r3, #0
 8000782:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000784:	f107 030c 	add.w	r3, r7, #12
 8000788:	4619      	mov	r1, r3
 800078a:	480d      	ldr	r0, [pc, #52]	@ (80007c0 <MX_GPIO_Init+0xa4>)
 800078c:	f000 fb3c 	bl	8000e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000790:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000794:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000796:	2312      	movs	r3, #18
 8000798:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079a:	2300      	movs	r3, #0
 800079c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800079e:	2303      	movs	r3, #3
 80007a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007a2:	2304      	movs	r3, #4
 80007a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007a6:	f107 030c 	add.w	r3, r7, #12
 80007aa:	4619      	mov	r1, r3
 80007ac:	4805      	ldr	r0, [pc, #20]	@ (80007c4 <MX_GPIO_Init+0xa8>)
 80007ae:	f000 fb2b 	bl	8000e08 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007b2:	bf00      	nop
 80007b4:	3720      	adds	r7, #32
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	40023800 	.word	0x40023800
 80007c0:	40020000 	.word	0x40020000
 80007c4:	40020400 	.word	0x40020400

080007c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007cc:	b672      	cpsid	i
}
 80007ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007d0:	bf00      	nop
 80007d2:	e7fd      	b.n	80007d0 <Error_Handler+0x8>

080007d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	4b10      	ldr	r3, [pc, #64]	@ (8000820 <HAL_MspInit+0x4c>)
 80007e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007e2:	4a0f      	ldr	r2, [pc, #60]	@ (8000820 <HAL_MspInit+0x4c>)
 80007e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80007ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000820 <HAL_MspInit+0x4c>)
 80007ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	603b      	str	r3, [r7, #0]
 80007fa:	4b09      	ldr	r3, [pc, #36]	@ (8000820 <HAL_MspInit+0x4c>)
 80007fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007fe:	4a08      	ldr	r2, [pc, #32]	@ (8000820 <HAL_MspInit+0x4c>)
 8000800:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000804:	6413      	str	r3, [r2, #64]	@ 0x40
 8000806:	4b06      	ldr	r3, [pc, #24]	@ (8000820 <HAL_MspInit+0x4c>)
 8000808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800080a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800080e:	603b      	str	r3, [r7, #0]
 8000810:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000812:	bf00      	nop
 8000814:	370c      	adds	r7, #12
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	40023800 	.word	0x40023800

08000824 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000824:	b480      	push	{r7}
 8000826:	b085      	sub	sp, #20
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000834:	d10d      	bne.n	8000852 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	60fb      	str	r3, [r7, #12]
 800083a:	4b09      	ldr	r3, [pc, #36]	@ (8000860 <HAL_TIM_Base_MspInit+0x3c>)
 800083c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083e:	4a08      	ldr	r2, [pc, #32]	@ (8000860 <HAL_TIM_Base_MspInit+0x3c>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	6413      	str	r3, [r2, #64]	@ 0x40
 8000846:	4b06      	ldr	r3, [pc, #24]	@ (8000860 <HAL_TIM_Base_MspInit+0x3c>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000852:	bf00      	nop
 8000854:	3714      	adds	r7, #20
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	40023800 	.word	0x40023800

08000864 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b08a      	sub	sp, #40	@ 0x28
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086c:	f107 0314 	add.w	r3, r7, #20
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	605a      	str	r2, [r3, #4]
 8000876:	609a      	str	r2, [r3, #8]
 8000878:	60da      	str	r2, [r3, #12]
 800087a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a19      	ldr	r2, [pc, #100]	@ (80008e8 <HAL_UART_MspInit+0x84>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d12b      	bne.n	80008de <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	613b      	str	r3, [r7, #16]
 800088a:	4b18      	ldr	r3, [pc, #96]	@ (80008ec <HAL_UART_MspInit+0x88>)
 800088c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800088e:	4a17      	ldr	r2, [pc, #92]	@ (80008ec <HAL_UART_MspInit+0x88>)
 8000890:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000894:	6413      	str	r3, [r2, #64]	@ 0x40
 8000896:	4b15      	ldr	r3, [pc, #84]	@ (80008ec <HAL_UART_MspInit+0x88>)
 8000898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800089a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a2:	2300      	movs	r3, #0
 80008a4:	60fb      	str	r3, [r7, #12]
 80008a6:	4b11      	ldr	r3, [pc, #68]	@ (80008ec <HAL_UART_MspInit+0x88>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	4a10      	ldr	r2, [pc, #64]	@ (80008ec <HAL_UART_MspInit+0x88>)
 80008ac:	f043 0301 	orr.w	r3, r3, #1
 80008b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b2:	4b0e      	ldr	r3, [pc, #56]	@ (80008ec <HAL_UART_MspInit+0x88>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008be:	230c      	movs	r3, #12
 80008c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c2:	2302      	movs	r3, #2
 80008c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ca:	2303      	movs	r3, #3
 80008cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008ce:	2307      	movs	r3, #7
 80008d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d2:	f107 0314 	add.w	r3, r7, #20
 80008d6:	4619      	mov	r1, r3
 80008d8:	4805      	ldr	r0, [pc, #20]	@ (80008f0 <HAL_UART_MspInit+0x8c>)
 80008da:	f000 fa95 	bl	8000e08 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80008de:	bf00      	nop
 80008e0:	3728      	adds	r7, #40	@ 0x28
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40004400 	.word	0x40004400
 80008ec:	40023800 	.word	0x40023800
 80008f0:	40020000 	.word	0x40020000

080008f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008f8:	bf00      	nop
 80008fa:	e7fd      	b.n	80008f8 <NMI_Handler+0x4>

080008fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000900:	bf00      	nop
 8000902:	e7fd      	b.n	8000900 <HardFault_Handler+0x4>

08000904 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000908:	bf00      	nop
 800090a:	e7fd      	b.n	8000908 <MemManage_Handler+0x4>

0800090c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000910:	bf00      	nop
 8000912:	e7fd      	b.n	8000910 <BusFault_Handler+0x4>

08000914 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <UsageFault_Handler+0x4>

0800091c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000920:	bf00      	nop
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr

0800092a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800092a:	b480      	push	{r7}
 800092c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800092e:	bf00      	nop
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr

08000938 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800093c:	bf00      	nop
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr

08000946 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000946:	b580      	push	{r7, lr}
 8000948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800094a:	f000 f933 	bl	8000bb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}

08000952 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000952:	b580      	push	{r7, lr}
 8000954:	b086      	sub	sp, #24
 8000956:	af00      	add	r7, sp, #0
 8000958:	60f8      	str	r0, [r7, #12]
 800095a:	60b9      	str	r1, [r7, #8]
 800095c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800095e:	2300      	movs	r3, #0
 8000960:	617b      	str	r3, [r7, #20]
 8000962:	e00a      	b.n	800097a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000964:	f3af 8000 	nop.w
 8000968:	4601      	mov	r1, r0
 800096a:	68bb      	ldr	r3, [r7, #8]
 800096c:	1c5a      	adds	r2, r3, #1
 800096e:	60ba      	str	r2, [r7, #8]
 8000970:	b2ca      	uxtb	r2, r1
 8000972:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	3301      	adds	r3, #1
 8000978:	617b      	str	r3, [r7, #20]
 800097a:	697a      	ldr	r2, [r7, #20]
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	429a      	cmp	r2, r3
 8000980:	dbf0      	blt.n	8000964 <_read+0x12>
  }

  return len;
 8000982:	687b      	ldr	r3, [r7, #4]
}
 8000984:	4618      	mov	r0, r3
 8000986:	3718      	adds	r7, #24
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}

0800098c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af00      	add	r7, sp, #0
 8000992:	60f8      	str	r0, [r7, #12]
 8000994:	60b9      	str	r1, [r7, #8]
 8000996:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000998:	2300      	movs	r3, #0
 800099a:	617b      	str	r3, [r7, #20]
 800099c:	e009      	b.n	80009b2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800099e:	68bb      	ldr	r3, [r7, #8]
 80009a0:	1c5a      	adds	r2, r3, #1
 80009a2:	60ba      	str	r2, [r7, #8]
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff fda4 	bl	80004f4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	3301      	adds	r3, #1
 80009b0:	617b      	str	r3, [r7, #20]
 80009b2:	697a      	ldr	r2, [r7, #20]
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	429a      	cmp	r2, r3
 80009b8:	dbf1      	blt.n	800099e <_write+0x12>
  }
  return len;
 80009ba:	687b      	ldr	r3, [r7, #4]
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3718      	adds	r7, #24
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <_close>:

int _close(int file)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009ec:	605a      	str	r2, [r3, #4]
  return 0;
 80009ee:	2300      	movs	r3, #0
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr

080009fc <_isatty>:

int _isatty(int file)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a04:	2301      	movs	r3, #1
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	370c      	adds	r7, #12
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr

08000a12 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a12:	b480      	push	{r7}
 8000a14:	b085      	sub	sp, #20
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	60f8      	str	r0, [r7, #12]
 8000a1a:	60b9      	str	r1, [r7, #8]
 8000a1c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a1e:	2300      	movs	r3, #0
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3714      	adds	r7, #20
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr

08000a2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b086      	sub	sp, #24
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a34:	4a14      	ldr	r2, [pc, #80]	@ (8000a88 <_sbrk+0x5c>)
 8000a36:	4b15      	ldr	r3, [pc, #84]	@ (8000a8c <_sbrk+0x60>)
 8000a38:	1ad3      	subs	r3, r2, r3
 8000a3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a40:	4b13      	ldr	r3, [pc, #76]	@ (8000a90 <_sbrk+0x64>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d102      	bne.n	8000a4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a48:	4b11      	ldr	r3, [pc, #68]	@ (8000a90 <_sbrk+0x64>)
 8000a4a:	4a12      	ldr	r2, [pc, #72]	@ (8000a94 <_sbrk+0x68>)
 8000a4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a4e:	4b10      	ldr	r3, [pc, #64]	@ (8000a90 <_sbrk+0x64>)
 8000a50:	681a      	ldr	r2, [r3, #0]
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	4413      	add	r3, r2
 8000a56:	693a      	ldr	r2, [r7, #16]
 8000a58:	429a      	cmp	r2, r3
 8000a5a:	d207      	bcs.n	8000a6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a5c:	f002 fa08 	bl	8002e70 <__errno>
 8000a60:	4603      	mov	r3, r0
 8000a62:	220c      	movs	r2, #12
 8000a64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a66:	f04f 33ff 	mov.w	r3, #4294967295
 8000a6a:	e009      	b.n	8000a80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a6c:	4b08      	ldr	r3, [pc, #32]	@ (8000a90 <_sbrk+0x64>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a72:	4b07      	ldr	r3, [pc, #28]	@ (8000a90 <_sbrk+0x64>)
 8000a74:	681a      	ldr	r2, [r3, #0]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	4413      	add	r3, r2
 8000a7a:	4a05      	ldr	r2, [pc, #20]	@ (8000a90 <_sbrk+0x64>)
 8000a7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a7e:	68fb      	ldr	r3, [r7, #12]
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	3718      	adds	r7, #24
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	20020000 	.word	0x20020000
 8000a8c:	00000400 	.word	0x00000400
 8000a90:	20000114 	.word	0x20000114
 8000a94:	20000268 	.word	0x20000268

08000a98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a9c:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <SystemInit+0x20>)
 8000a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000aa2:	4a05      	ldr	r2, [pc, #20]	@ (8000ab8 <SystemInit+0x20>)
 8000aa4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000aa8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000aac:	bf00      	nop
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	e000ed00 	.word	0xe000ed00

08000abc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000abc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000af4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ac0:	f7ff ffea 	bl	8000a98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ac4:	480c      	ldr	r0, [pc, #48]	@ (8000af8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ac6:	490d      	ldr	r1, [pc, #52]	@ (8000afc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ac8:	4a0d      	ldr	r2, [pc, #52]	@ (8000b00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000aca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000acc:	e002      	b.n	8000ad4 <LoopCopyDataInit>

08000ace <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ace:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ad0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ad2:	3304      	adds	r3, #4

08000ad4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ad4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ad6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ad8:	d3f9      	bcc.n	8000ace <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ada:	4a0a      	ldr	r2, [pc, #40]	@ (8000b04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000adc:	4c0a      	ldr	r4, [pc, #40]	@ (8000b08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ade:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ae0:	e001      	b.n	8000ae6 <LoopFillZerobss>

08000ae2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ae2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ae4:	3204      	adds	r2, #4

08000ae6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ae6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ae8:	d3fb      	bcc.n	8000ae2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000aea:	f002 f9c7 	bl	8002e7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000aee:	f7ff fd13 	bl	8000518 <main>
  bx  lr    
 8000af2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000af4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000af8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000afc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b00:	08003390 	.word	0x08003390
  ldr r2, =_sbss
 8000b04:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b08:	20000268 	.word	0x20000268

08000b0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b0c:	e7fe      	b.n	8000b0c <ADC_IRQHandler>
	...

08000b10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b14:	4b0e      	ldr	r3, [pc, #56]	@ (8000b50 <HAL_Init+0x40>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a0d      	ldr	r2, [pc, #52]	@ (8000b50 <HAL_Init+0x40>)
 8000b1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b20:	4b0b      	ldr	r3, [pc, #44]	@ (8000b50 <HAL_Init+0x40>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a0a      	ldr	r2, [pc, #40]	@ (8000b50 <HAL_Init+0x40>)
 8000b26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b2c:	4b08      	ldr	r3, [pc, #32]	@ (8000b50 <HAL_Init+0x40>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a07      	ldr	r2, [pc, #28]	@ (8000b50 <HAL_Init+0x40>)
 8000b32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b38:	2003      	movs	r0, #3
 8000b3a:	f000 f931 	bl	8000da0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b3e:	200f      	movs	r0, #15
 8000b40:	f000 f808 	bl	8000b54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b44:	f7ff fe46 	bl	80007d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b48:	2300      	movs	r3, #0
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40023c00 	.word	0x40023c00

08000b54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ba8 <HAL_InitTick+0x54>)
 8000b5e:	681a      	ldr	r2, [r3, #0]
 8000b60:	4b12      	ldr	r3, [pc, #72]	@ (8000bac <HAL_InitTick+0x58>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	4619      	mov	r1, r3
 8000b66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b72:	4618      	mov	r0, r3
 8000b74:	f000 f93b 	bl	8000dee <HAL_SYSTICK_Config>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	e00e      	b.n	8000ba0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2b0f      	cmp	r3, #15
 8000b86:	d80a      	bhi.n	8000b9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	6879      	ldr	r1, [r7, #4]
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	f000 f911 	bl	8000db6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b94:	4a06      	ldr	r2, [pc, #24]	@ (8000bb0 <HAL_InitTick+0x5c>)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	e000      	b.n	8000ba0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	3708      	adds	r7, #8
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	20000000 	.word	0x20000000
 8000bac:	20000008 	.word	0x20000008
 8000bb0:	20000004 	.word	0x20000004

08000bb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bb8:	4b06      	ldr	r3, [pc, #24]	@ (8000bd4 <HAL_IncTick+0x20>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	4b06      	ldr	r3, [pc, #24]	@ (8000bd8 <HAL_IncTick+0x24>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	4a04      	ldr	r2, [pc, #16]	@ (8000bd8 <HAL_IncTick+0x24>)
 8000bc6:	6013      	str	r3, [r2, #0]
}
 8000bc8:	bf00      	nop
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	20000008 	.word	0x20000008
 8000bd8:	20000118 	.word	0x20000118

08000bdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  return uwTick;
 8000be0:	4b03      	ldr	r3, [pc, #12]	@ (8000bf0 <HAL_GetTick+0x14>)
 8000be2:	681b      	ldr	r3, [r3, #0]
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	20000118 	.word	0x20000118

08000bf4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bfc:	f7ff ffee 	bl	8000bdc <HAL_GetTick>
 8000c00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c0c:	d005      	beq.n	8000c1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c38 <HAL_Delay+0x44>)
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	461a      	mov	r2, r3
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	4413      	add	r3, r2
 8000c18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c1a:	bf00      	nop
 8000c1c:	f7ff ffde 	bl	8000bdc <HAL_GetTick>
 8000c20:	4602      	mov	r2, r0
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	68fa      	ldr	r2, [r7, #12]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d8f7      	bhi.n	8000c1c <HAL_Delay+0x28>
  {
  }
}
 8000c2c:	bf00      	nop
 8000c2e:	bf00      	nop
 8000c30:	3710      	adds	r7, #16
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	20000008 	.word	0x20000008

08000c3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b085      	sub	sp, #20
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	f003 0307 	and.w	r3, r3, #7
 8000c4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c80 <__NVIC_SetPriorityGrouping+0x44>)
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c52:	68ba      	ldr	r2, [r7, #8]
 8000c54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c58:	4013      	ands	r3, r2
 8000c5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c6e:	4a04      	ldr	r2, [pc, #16]	@ (8000c80 <__NVIC_SetPriorityGrouping+0x44>)
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	60d3      	str	r3, [r2, #12]
}
 8000c74:	bf00      	nop
 8000c76:	3714      	adds	r7, #20
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c88:	4b04      	ldr	r3, [pc, #16]	@ (8000c9c <__NVIC_GetPriorityGrouping+0x18>)
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	0a1b      	lsrs	r3, r3, #8
 8000c8e:	f003 0307 	and.w	r3, r3, #7
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	6039      	str	r1, [r7, #0]
 8000caa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	db0a      	blt.n	8000cca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	b2da      	uxtb	r2, r3
 8000cb8:	490c      	ldr	r1, [pc, #48]	@ (8000cec <__NVIC_SetPriority+0x4c>)
 8000cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cbe:	0112      	lsls	r2, r2, #4
 8000cc0:	b2d2      	uxtb	r2, r2
 8000cc2:	440b      	add	r3, r1
 8000cc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cc8:	e00a      	b.n	8000ce0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	b2da      	uxtb	r2, r3
 8000cce:	4908      	ldr	r1, [pc, #32]	@ (8000cf0 <__NVIC_SetPriority+0x50>)
 8000cd0:	79fb      	ldrb	r3, [r7, #7]
 8000cd2:	f003 030f 	and.w	r3, r3, #15
 8000cd6:	3b04      	subs	r3, #4
 8000cd8:	0112      	lsls	r2, r2, #4
 8000cda:	b2d2      	uxtb	r2, r2
 8000cdc:	440b      	add	r3, r1
 8000cde:	761a      	strb	r2, [r3, #24]
}
 8000ce0:	bf00      	nop
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr
 8000cec:	e000e100 	.word	0xe000e100
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b089      	sub	sp, #36	@ 0x24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	f003 0307 	and.w	r3, r3, #7
 8000d06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d08:	69fb      	ldr	r3, [r7, #28]
 8000d0a:	f1c3 0307 	rsb	r3, r3, #7
 8000d0e:	2b04      	cmp	r3, #4
 8000d10:	bf28      	it	cs
 8000d12:	2304      	movcs	r3, #4
 8000d14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	3304      	adds	r3, #4
 8000d1a:	2b06      	cmp	r3, #6
 8000d1c:	d902      	bls.n	8000d24 <NVIC_EncodePriority+0x30>
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	3b03      	subs	r3, #3
 8000d22:	e000      	b.n	8000d26 <NVIC_EncodePriority+0x32>
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d28:	f04f 32ff 	mov.w	r2, #4294967295
 8000d2c:	69bb      	ldr	r3, [r7, #24]
 8000d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d32:	43da      	mvns	r2, r3
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	401a      	ands	r2, r3
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	fa01 f303 	lsl.w	r3, r1, r3
 8000d46:	43d9      	mvns	r1, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d4c:	4313      	orrs	r3, r2
         );
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3724      	adds	r7, #36	@ 0x24
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
	...

08000d5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	3b01      	subs	r3, #1
 8000d68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d6c:	d301      	bcc.n	8000d72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e00f      	b.n	8000d92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d72:	4a0a      	ldr	r2, [pc, #40]	@ (8000d9c <SysTick_Config+0x40>)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	3b01      	subs	r3, #1
 8000d78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d7a:	210f      	movs	r1, #15
 8000d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d80:	f7ff ff8e 	bl	8000ca0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d84:	4b05      	ldr	r3, [pc, #20]	@ (8000d9c <SysTick_Config+0x40>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d8a:	4b04      	ldr	r3, [pc, #16]	@ (8000d9c <SysTick_Config+0x40>)
 8000d8c:	2207      	movs	r2, #7
 8000d8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d90:	2300      	movs	r3, #0
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	e000e010 	.word	0xe000e010

08000da0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f7ff ff47 	bl	8000c3c <__NVIC_SetPriorityGrouping>
}
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b086      	sub	sp, #24
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	60b9      	str	r1, [r7, #8]
 8000dc0:	607a      	str	r2, [r7, #4]
 8000dc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dc8:	f7ff ff5c 	bl	8000c84 <__NVIC_GetPriorityGrouping>
 8000dcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	68b9      	ldr	r1, [r7, #8]
 8000dd2:	6978      	ldr	r0, [r7, #20]
 8000dd4:	f7ff ff8e 	bl	8000cf4 <NVIC_EncodePriority>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dde:	4611      	mov	r1, r2
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff ff5d 	bl	8000ca0 <__NVIC_SetPriority>
}
 8000de6:	bf00      	nop
 8000de8:	3718      	adds	r7, #24
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dee:	b580      	push	{r7, lr}
 8000df0:	b082      	sub	sp, #8
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000df6:	6878      	ldr	r0, [r7, #4]
 8000df8:	f7ff ffb0 	bl	8000d5c <SysTick_Config>
 8000dfc:	4603      	mov	r3, r0
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3708      	adds	r7, #8
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
	...

08000e08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b089      	sub	sp, #36	@ 0x24
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e12:	2300      	movs	r3, #0
 8000e14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e16:	2300      	movs	r3, #0
 8000e18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e1e:	2300      	movs	r3, #0
 8000e20:	61fb      	str	r3, [r7, #28]
 8000e22:	e165      	b.n	80010f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e24:	2201      	movs	r2, #1
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	697a      	ldr	r2, [r7, #20]
 8000e34:	4013      	ands	r3, r2
 8000e36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	f040 8154 	bne.w	80010ea <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	f003 0303 	and.w	r3, r3, #3
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d005      	beq.n	8000e5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e56:	2b02      	cmp	r3, #2
 8000e58:	d130      	bne.n	8000ebc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	689b      	ldr	r3, [r3, #8]
 8000e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	2203      	movs	r2, #3
 8000e66:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6a:	43db      	mvns	r3, r3
 8000e6c:	69ba      	ldr	r2, [r7, #24]
 8000e6e:	4013      	ands	r3, r2
 8000e70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	68da      	ldr	r2, [r3, #12]
 8000e76:	69fb      	ldr	r3, [r7, #28]
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	69ba      	ldr	r2, [r7, #24]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	69ba      	ldr	r2, [r7, #24]
 8000e88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e90:	2201      	movs	r2, #1
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	69ba      	ldr	r2, [r7, #24]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	091b      	lsrs	r3, r3, #4
 8000ea6:	f003 0201 	and.w	r2, r3, #1
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	69ba      	ldr	r2, [r7, #24]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	69ba      	ldr	r2, [r7, #24]
 8000eba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f003 0303 	and.w	r3, r3, #3
 8000ec4:	2b03      	cmp	r3, #3
 8000ec6:	d017      	beq.n	8000ef8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	43db      	mvns	r3, r3
 8000eda:	69ba      	ldr	r2, [r7, #24]
 8000edc:	4013      	ands	r3, r2
 8000ede:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	689a      	ldr	r2, [r3, #8]
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	69ba      	ldr	r2, [r7, #24]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f003 0303 	and.w	r3, r3, #3
 8000f00:	2b02      	cmp	r3, #2
 8000f02:	d123      	bne.n	8000f4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	08da      	lsrs	r2, r3, #3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3208      	adds	r2, #8
 8000f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	f003 0307 	and.w	r3, r3, #7
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	220f      	movs	r2, #15
 8000f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f20:	43db      	mvns	r3, r3
 8000f22:	69ba      	ldr	r2, [r7, #24]
 8000f24:	4013      	ands	r3, r2
 8000f26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	691a      	ldr	r2, [r3, #16]
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	f003 0307 	and.w	r3, r3, #7
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	08da      	lsrs	r2, r3, #3
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	3208      	adds	r2, #8
 8000f46:	69b9      	ldr	r1, [r7, #24]
 8000f48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	005b      	lsls	r3, r3, #1
 8000f56:	2203      	movs	r2, #3
 8000f58:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5c:	43db      	mvns	r3, r3
 8000f5e:	69ba      	ldr	r2, [r7, #24]
 8000f60:	4013      	ands	r3, r2
 8000f62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f003 0203 	and.w	r2, r3, #3
 8000f6c:	69fb      	ldr	r3, [r7, #28]
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	f000 80ae 	beq.w	80010ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60fb      	str	r3, [r7, #12]
 8000f92:	4b5d      	ldr	r3, [pc, #372]	@ (8001108 <HAL_GPIO_Init+0x300>)
 8000f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f96:	4a5c      	ldr	r2, [pc, #368]	@ (8001108 <HAL_GPIO_Init+0x300>)
 8000f98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f9e:	4b5a      	ldr	r3, [pc, #360]	@ (8001108 <HAL_GPIO_Init+0x300>)
 8000fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000faa:	4a58      	ldr	r2, [pc, #352]	@ (800110c <HAL_GPIO_Init+0x304>)
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	089b      	lsrs	r3, r3, #2
 8000fb0:	3302      	adds	r3, #2
 8000fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	f003 0303 	and.w	r3, r3, #3
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	220f      	movs	r2, #15
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a4f      	ldr	r2, [pc, #316]	@ (8001110 <HAL_GPIO_Init+0x308>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d025      	beq.n	8001022 <HAL_GPIO_Init+0x21a>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a4e      	ldr	r2, [pc, #312]	@ (8001114 <HAL_GPIO_Init+0x30c>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d01f      	beq.n	800101e <HAL_GPIO_Init+0x216>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a4d      	ldr	r2, [pc, #308]	@ (8001118 <HAL_GPIO_Init+0x310>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d019      	beq.n	800101a <HAL_GPIO_Init+0x212>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a4c      	ldr	r2, [pc, #304]	@ (800111c <HAL_GPIO_Init+0x314>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d013      	beq.n	8001016 <HAL_GPIO_Init+0x20e>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a4b      	ldr	r2, [pc, #300]	@ (8001120 <HAL_GPIO_Init+0x318>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d00d      	beq.n	8001012 <HAL_GPIO_Init+0x20a>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a4a      	ldr	r2, [pc, #296]	@ (8001124 <HAL_GPIO_Init+0x31c>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d007      	beq.n	800100e <HAL_GPIO_Init+0x206>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4a49      	ldr	r2, [pc, #292]	@ (8001128 <HAL_GPIO_Init+0x320>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d101      	bne.n	800100a <HAL_GPIO_Init+0x202>
 8001006:	2306      	movs	r3, #6
 8001008:	e00c      	b.n	8001024 <HAL_GPIO_Init+0x21c>
 800100a:	2307      	movs	r3, #7
 800100c:	e00a      	b.n	8001024 <HAL_GPIO_Init+0x21c>
 800100e:	2305      	movs	r3, #5
 8001010:	e008      	b.n	8001024 <HAL_GPIO_Init+0x21c>
 8001012:	2304      	movs	r3, #4
 8001014:	e006      	b.n	8001024 <HAL_GPIO_Init+0x21c>
 8001016:	2303      	movs	r3, #3
 8001018:	e004      	b.n	8001024 <HAL_GPIO_Init+0x21c>
 800101a:	2302      	movs	r3, #2
 800101c:	e002      	b.n	8001024 <HAL_GPIO_Init+0x21c>
 800101e:	2301      	movs	r3, #1
 8001020:	e000      	b.n	8001024 <HAL_GPIO_Init+0x21c>
 8001022:	2300      	movs	r3, #0
 8001024:	69fa      	ldr	r2, [r7, #28]
 8001026:	f002 0203 	and.w	r2, r2, #3
 800102a:	0092      	lsls	r2, r2, #2
 800102c:	4093      	lsls	r3, r2
 800102e:	69ba      	ldr	r2, [r7, #24]
 8001030:	4313      	orrs	r3, r2
 8001032:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001034:	4935      	ldr	r1, [pc, #212]	@ (800110c <HAL_GPIO_Init+0x304>)
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	089b      	lsrs	r3, r3, #2
 800103a:	3302      	adds	r3, #2
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001042:	4b3a      	ldr	r3, [pc, #232]	@ (800112c <HAL_GPIO_Init+0x324>)
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	43db      	mvns	r3, r3
 800104c:	69ba      	ldr	r2, [r7, #24]
 800104e:	4013      	ands	r3, r2
 8001050:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800105a:	2b00      	cmp	r3, #0
 800105c:	d003      	beq.n	8001066 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	4313      	orrs	r3, r2
 8001064:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001066:	4a31      	ldr	r2, [pc, #196]	@ (800112c <HAL_GPIO_Init+0x324>)
 8001068:	69bb      	ldr	r3, [r7, #24]
 800106a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800106c:	4b2f      	ldr	r3, [pc, #188]	@ (800112c <HAL_GPIO_Init+0x324>)
 800106e:	68db      	ldr	r3, [r3, #12]
 8001070:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	43db      	mvns	r3, r3
 8001076:	69ba      	ldr	r2, [r7, #24]
 8001078:	4013      	ands	r3, r2
 800107a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001084:	2b00      	cmp	r3, #0
 8001086:	d003      	beq.n	8001090 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	4313      	orrs	r3, r2
 800108e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001090:	4a26      	ldr	r2, [pc, #152]	@ (800112c <HAL_GPIO_Init+0x324>)
 8001092:	69bb      	ldr	r3, [r7, #24]
 8001094:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001096:	4b25      	ldr	r3, [pc, #148]	@ (800112c <HAL_GPIO_Init+0x324>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	43db      	mvns	r3, r3
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	4013      	ands	r3, r2
 80010a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d003      	beq.n	80010ba <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80010b2:	69ba      	ldr	r2, [r7, #24]
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	4313      	orrs	r3, r2
 80010b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010ba:	4a1c      	ldr	r2, [pc, #112]	@ (800112c <HAL_GPIO_Init+0x324>)
 80010bc:	69bb      	ldr	r3, [r7, #24]
 80010be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010c0:	4b1a      	ldr	r3, [pc, #104]	@ (800112c <HAL_GPIO_Init+0x324>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	43db      	mvns	r3, r3
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	4013      	ands	r3, r2
 80010ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d003      	beq.n	80010e4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	4313      	orrs	r3, r2
 80010e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010e4:	4a11      	ldr	r2, [pc, #68]	@ (800112c <HAL_GPIO_Init+0x324>)
 80010e6:	69bb      	ldr	r3, [r7, #24]
 80010e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	3301      	adds	r3, #1
 80010ee:	61fb      	str	r3, [r7, #28]
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	2b0f      	cmp	r3, #15
 80010f4:	f67f ae96 	bls.w	8000e24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010f8:	bf00      	nop
 80010fa:	bf00      	nop
 80010fc:	3724      	adds	r7, #36	@ 0x24
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	40023800 	.word	0x40023800
 800110c:	40013800 	.word	0x40013800
 8001110:	40020000 	.word	0x40020000
 8001114:	40020400 	.word	0x40020400
 8001118:	40020800 	.word	0x40020800
 800111c:	40020c00 	.word	0x40020c00
 8001120:	40021000 	.word	0x40021000
 8001124:	40021400 	.word	0x40021400
 8001128:	40021800 	.word	0x40021800
 800112c:	40013c00 	.word	0x40013c00

08001130 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	460b      	mov	r3, r1
 800113a:	807b      	strh	r3, [r7, #2]
 800113c:	4613      	mov	r3, r2
 800113e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001140:	787b      	ldrb	r3, [r7, #1]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d003      	beq.n	800114e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001146:	887a      	ldrh	r2, [r7, #2]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800114c:	e003      	b.n	8001156 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800114e:	887b      	ldrh	r3, [r7, #2]
 8001150:	041a      	lsls	r2, r3, #16
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	619a      	str	r2, [r3, #24]
}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
	...

08001164 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d101      	bne.n	8001178 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001174:	2301      	movs	r3, #1
 8001176:	e0cc      	b.n	8001312 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001178:	4b68      	ldr	r3, [pc, #416]	@ (800131c <HAL_RCC_ClockConfig+0x1b8>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f003 030f 	and.w	r3, r3, #15
 8001180:	683a      	ldr	r2, [r7, #0]
 8001182:	429a      	cmp	r2, r3
 8001184:	d90c      	bls.n	80011a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001186:	4b65      	ldr	r3, [pc, #404]	@ (800131c <HAL_RCC_ClockConfig+0x1b8>)
 8001188:	683a      	ldr	r2, [r7, #0]
 800118a:	b2d2      	uxtb	r2, r2
 800118c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800118e:	4b63      	ldr	r3, [pc, #396]	@ (800131c <HAL_RCC_ClockConfig+0x1b8>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 030f 	and.w	r3, r3, #15
 8001196:	683a      	ldr	r2, [r7, #0]
 8001198:	429a      	cmp	r2, r3
 800119a:	d001      	beq.n	80011a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800119c:	2301      	movs	r3, #1
 800119e:	e0b8      	b.n	8001312 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f003 0302 	and.w	r3, r3, #2
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d020      	beq.n	80011ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 0304 	and.w	r3, r3, #4
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d005      	beq.n	80011c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011b8:	4b59      	ldr	r3, [pc, #356]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	4a58      	ldr	r2, [pc, #352]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 80011be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80011c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f003 0308 	and.w	r3, r3, #8
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d005      	beq.n	80011dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011d0:	4b53      	ldr	r3, [pc, #332]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	4a52      	ldr	r2, [pc, #328]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 80011d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80011da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011dc:	4b50      	ldr	r3, [pc, #320]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	494d      	ldr	r1, [pc, #308]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 80011ea:	4313      	orrs	r3, r2
 80011ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 0301 	and.w	r3, r3, #1
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d044      	beq.n	8001284 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	2b01      	cmp	r3, #1
 8001200:	d107      	bne.n	8001212 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001202:	4b47      	ldr	r3, [pc, #284]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d119      	bne.n	8001242 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	e07f      	b.n	8001312 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	2b02      	cmp	r3, #2
 8001218:	d003      	beq.n	8001222 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800121e:	2b03      	cmp	r3, #3
 8001220:	d107      	bne.n	8001232 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001222:	4b3f      	ldr	r3, [pc, #252]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800122a:	2b00      	cmp	r3, #0
 800122c:	d109      	bne.n	8001242 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e06f      	b.n	8001312 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001232:	4b3b      	ldr	r3, [pc, #236]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 0302 	and.w	r3, r3, #2
 800123a:	2b00      	cmp	r3, #0
 800123c:	d101      	bne.n	8001242 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e067      	b.n	8001312 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001242:	4b37      	ldr	r3, [pc, #220]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	f023 0203 	bic.w	r2, r3, #3
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	4934      	ldr	r1, [pc, #208]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 8001250:	4313      	orrs	r3, r2
 8001252:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001254:	f7ff fcc2 	bl	8000bdc <HAL_GetTick>
 8001258:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800125a:	e00a      	b.n	8001272 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800125c:	f7ff fcbe 	bl	8000bdc <HAL_GetTick>
 8001260:	4602      	mov	r2, r0
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	f241 3288 	movw	r2, #5000	@ 0x1388
 800126a:	4293      	cmp	r3, r2
 800126c:	d901      	bls.n	8001272 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800126e:	2303      	movs	r3, #3
 8001270:	e04f      	b.n	8001312 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001272:	4b2b      	ldr	r3, [pc, #172]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	f003 020c 	and.w	r2, r3, #12
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	429a      	cmp	r2, r3
 8001282:	d1eb      	bne.n	800125c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001284:	4b25      	ldr	r3, [pc, #148]	@ (800131c <HAL_RCC_ClockConfig+0x1b8>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f003 030f 	and.w	r3, r3, #15
 800128c:	683a      	ldr	r2, [r7, #0]
 800128e:	429a      	cmp	r2, r3
 8001290:	d20c      	bcs.n	80012ac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001292:	4b22      	ldr	r3, [pc, #136]	@ (800131c <HAL_RCC_ClockConfig+0x1b8>)
 8001294:	683a      	ldr	r2, [r7, #0]
 8001296:	b2d2      	uxtb	r2, r2
 8001298:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800129a:	4b20      	ldr	r3, [pc, #128]	@ (800131c <HAL_RCC_ClockConfig+0x1b8>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 030f 	and.w	r3, r3, #15
 80012a2:	683a      	ldr	r2, [r7, #0]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d001      	beq.n	80012ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	e032      	b.n	8001312 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 0304 	and.w	r3, r3, #4
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d008      	beq.n	80012ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012b8:	4b19      	ldr	r3, [pc, #100]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	68db      	ldr	r3, [r3, #12]
 80012c4:	4916      	ldr	r1, [pc, #88]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 80012c6:	4313      	orrs	r3, r2
 80012c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f003 0308 	and.w	r3, r3, #8
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d009      	beq.n	80012ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80012d6:	4b12      	ldr	r3, [pc, #72]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	691b      	ldr	r3, [r3, #16]
 80012e2:	00db      	lsls	r3, r3, #3
 80012e4:	490e      	ldr	r1, [pc, #56]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 80012e6:	4313      	orrs	r3, r2
 80012e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80012ea:	f000 f855 	bl	8001398 <HAL_RCC_GetSysClockFreq>
 80012ee:	4602      	mov	r2, r0
 80012f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001320 <HAL_RCC_ClockConfig+0x1bc>)
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	091b      	lsrs	r3, r3, #4
 80012f6:	f003 030f 	and.w	r3, r3, #15
 80012fa:	490a      	ldr	r1, [pc, #40]	@ (8001324 <HAL_RCC_ClockConfig+0x1c0>)
 80012fc:	5ccb      	ldrb	r3, [r1, r3]
 80012fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001302:	4a09      	ldr	r2, [pc, #36]	@ (8001328 <HAL_RCC_ClockConfig+0x1c4>)
 8001304:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001306:	4b09      	ldr	r3, [pc, #36]	@ (800132c <HAL_RCC_ClockConfig+0x1c8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff fc22 	bl	8000b54 <HAL_InitTick>

  return HAL_OK;
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40023c00 	.word	0x40023c00
 8001320:	40023800 	.word	0x40023800
 8001324:	08003368 	.word	0x08003368
 8001328:	20000000 	.word	0x20000000
 800132c:	20000004 	.word	0x20000004

08001330 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001334:	4b03      	ldr	r3, [pc, #12]	@ (8001344 <HAL_RCC_GetHCLKFreq+0x14>)
 8001336:	681b      	ldr	r3, [r3, #0]
}
 8001338:	4618      	mov	r0, r3
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	20000000 	.word	0x20000000

08001348 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800134c:	f7ff fff0 	bl	8001330 <HAL_RCC_GetHCLKFreq>
 8001350:	4602      	mov	r2, r0
 8001352:	4b05      	ldr	r3, [pc, #20]	@ (8001368 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	0a9b      	lsrs	r3, r3, #10
 8001358:	f003 0307 	and.w	r3, r3, #7
 800135c:	4903      	ldr	r1, [pc, #12]	@ (800136c <HAL_RCC_GetPCLK1Freq+0x24>)
 800135e:	5ccb      	ldrb	r3, [r1, r3]
 8001360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001364:	4618      	mov	r0, r3
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40023800 	.word	0x40023800
 800136c:	08003378 	.word	0x08003378

08001370 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001374:	f7ff ffdc 	bl	8001330 <HAL_RCC_GetHCLKFreq>
 8001378:	4602      	mov	r2, r0
 800137a:	4b05      	ldr	r3, [pc, #20]	@ (8001390 <HAL_RCC_GetPCLK2Freq+0x20>)
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	0b5b      	lsrs	r3, r3, #13
 8001380:	f003 0307 	and.w	r3, r3, #7
 8001384:	4903      	ldr	r1, [pc, #12]	@ (8001394 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001386:	5ccb      	ldrb	r3, [r1, r3]
 8001388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800138c:	4618      	mov	r0, r3
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40023800 	.word	0x40023800
 8001394:	08003378 	.word	0x08003378

08001398 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001398:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800139c:	b0a6      	sub	sp, #152	@ 0x98
 800139e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80013a0:	2300      	movs	r3, #0
 80013a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80013a6:	2300      	movs	r3, #0
 80013a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80013ac:	2300      	movs	r3, #0
 80013ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80013b2:	2300      	movs	r3, #0
 80013b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013be:	4bc8      	ldr	r3, [pc, #800]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0x348>)
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	f003 030c 	and.w	r3, r3, #12
 80013c6:	2b0c      	cmp	r3, #12
 80013c8:	f200 817e 	bhi.w	80016c8 <HAL_RCC_GetSysClockFreq+0x330>
 80013cc:	a201      	add	r2, pc, #4	@ (adr r2, 80013d4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80013ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d2:	bf00      	nop
 80013d4:	08001409 	.word	0x08001409
 80013d8:	080016c9 	.word	0x080016c9
 80013dc:	080016c9 	.word	0x080016c9
 80013e0:	080016c9 	.word	0x080016c9
 80013e4:	08001411 	.word	0x08001411
 80013e8:	080016c9 	.word	0x080016c9
 80013ec:	080016c9 	.word	0x080016c9
 80013f0:	080016c9 	.word	0x080016c9
 80013f4:	08001419 	.word	0x08001419
 80013f8:	080016c9 	.word	0x080016c9
 80013fc:	080016c9 	.word	0x080016c9
 8001400:	080016c9 	.word	0x080016c9
 8001404:	08001583 	.word	0x08001583
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001408:	4bb6      	ldr	r3, [pc, #728]	@ (80016e4 <HAL_RCC_GetSysClockFreq+0x34c>)
 800140a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800140e:	e15f      	b.n	80016d0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001410:	4bb5      	ldr	r3, [pc, #724]	@ (80016e8 <HAL_RCC_GetSysClockFreq+0x350>)
 8001412:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001416:	e15b      	b.n	80016d0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001418:	4bb1      	ldr	r3, [pc, #708]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0x348>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001420:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001424:	4bae      	ldr	r3, [pc, #696]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800142c:	2b00      	cmp	r3, #0
 800142e:	d031      	beq.n	8001494 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001430:	4bab      	ldr	r3, [pc, #684]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	099b      	lsrs	r3, r3, #6
 8001436:	2200      	movs	r2, #0
 8001438:	66bb      	str	r3, [r7, #104]	@ 0x68
 800143a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800143c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800143e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001442:	663b      	str	r3, [r7, #96]	@ 0x60
 8001444:	2300      	movs	r3, #0
 8001446:	667b      	str	r3, [r7, #100]	@ 0x64
 8001448:	4ba7      	ldr	r3, [pc, #668]	@ (80016e8 <HAL_RCC_GetSysClockFreq+0x350>)
 800144a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800144e:	462a      	mov	r2, r5
 8001450:	fb03 f202 	mul.w	r2, r3, r2
 8001454:	2300      	movs	r3, #0
 8001456:	4621      	mov	r1, r4
 8001458:	fb01 f303 	mul.w	r3, r1, r3
 800145c:	4413      	add	r3, r2
 800145e:	4aa2      	ldr	r2, [pc, #648]	@ (80016e8 <HAL_RCC_GetSysClockFreq+0x350>)
 8001460:	4621      	mov	r1, r4
 8001462:	fba1 1202 	umull	r1, r2, r1, r2
 8001466:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001468:	460a      	mov	r2, r1
 800146a:	67ba      	str	r2, [r7, #120]	@ 0x78
 800146c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800146e:	4413      	add	r3, r2
 8001470:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001472:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001476:	2200      	movs	r2, #0
 8001478:	65bb      	str	r3, [r7, #88]	@ 0x58
 800147a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800147c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001480:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001484:	f7fe febe 	bl	8000204 <__aeabi_uldivmod>
 8001488:	4602      	mov	r2, r0
 800148a:	460b      	mov	r3, r1
 800148c:	4613      	mov	r3, r2
 800148e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001492:	e064      	b.n	800155e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001494:	4b92      	ldr	r3, [pc, #584]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	099b      	lsrs	r3, r3, #6
 800149a:	2200      	movs	r2, #0
 800149c:	653b      	str	r3, [r7, #80]	@ 0x50
 800149e:	657a      	str	r2, [r7, #84]	@ 0x54
 80014a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80014a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80014a8:	2300      	movs	r3, #0
 80014aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80014ac:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80014b0:	4622      	mov	r2, r4
 80014b2:	462b      	mov	r3, r5
 80014b4:	f04f 0000 	mov.w	r0, #0
 80014b8:	f04f 0100 	mov.w	r1, #0
 80014bc:	0159      	lsls	r1, r3, #5
 80014be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014c2:	0150      	lsls	r0, r2, #5
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	4621      	mov	r1, r4
 80014ca:	1a51      	subs	r1, r2, r1
 80014cc:	6139      	str	r1, [r7, #16]
 80014ce:	4629      	mov	r1, r5
 80014d0:	eb63 0301 	sbc.w	r3, r3, r1
 80014d4:	617b      	str	r3, [r7, #20]
 80014d6:	f04f 0200 	mov.w	r2, #0
 80014da:	f04f 0300 	mov.w	r3, #0
 80014de:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80014e2:	4659      	mov	r1, fp
 80014e4:	018b      	lsls	r3, r1, #6
 80014e6:	4651      	mov	r1, sl
 80014e8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80014ec:	4651      	mov	r1, sl
 80014ee:	018a      	lsls	r2, r1, #6
 80014f0:	4651      	mov	r1, sl
 80014f2:	ebb2 0801 	subs.w	r8, r2, r1
 80014f6:	4659      	mov	r1, fp
 80014f8:	eb63 0901 	sbc.w	r9, r3, r1
 80014fc:	f04f 0200 	mov.w	r2, #0
 8001500:	f04f 0300 	mov.w	r3, #0
 8001504:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001508:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800150c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001510:	4690      	mov	r8, r2
 8001512:	4699      	mov	r9, r3
 8001514:	4623      	mov	r3, r4
 8001516:	eb18 0303 	adds.w	r3, r8, r3
 800151a:	60bb      	str	r3, [r7, #8]
 800151c:	462b      	mov	r3, r5
 800151e:	eb49 0303 	adc.w	r3, r9, r3
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	f04f 0200 	mov.w	r2, #0
 8001528:	f04f 0300 	mov.w	r3, #0
 800152c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001530:	4629      	mov	r1, r5
 8001532:	028b      	lsls	r3, r1, #10
 8001534:	4621      	mov	r1, r4
 8001536:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800153a:	4621      	mov	r1, r4
 800153c:	028a      	lsls	r2, r1, #10
 800153e:	4610      	mov	r0, r2
 8001540:	4619      	mov	r1, r3
 8001542:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001546:	2200      	movs	r2, #0
 8001548:	643b      	str	r3, [r7, #64]	@ 0x40
 800154a:	647a      	str	r2, [r7, #68]	@ 0x44
 800154c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001550:	f7fe fe58 	bl	8000204 <__aeabi_uldivmod>
 8001554:	4602      	mov	r2, r0
 8001556:	460b      	mov	r3, r1
 8001558:	4613      	mov	r3, r2
 800155a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800155e:	4b60      	ldr	r3, [pc, #384]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	0c1b      	lsrs	r3, r3, #16
 8001564:	f003 0303 	and.w	r3, r3, #3
 8001568:	3301      	adds	r3, #1
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8001570:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001574:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001578:	fbb2 f3f3 	udiv	r3, r2, r3
 800157c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001580:	e0a6      	b.n	80016d0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001582:	4b57      	ldr	r3, [pc, #348]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800158a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800158e:	4b54      	ldr	r3, [pc, #336]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001596:	2b00      	cmp	r3, #0
 8001598:	d02a      	beq.n	80015f0 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800159a:	4b51      	ldr	r3, [pc, #324]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0x348>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	099b      	lsrs	r3, r3, #6
 80015a0:	2200      	movs	r2, #0
 80015a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80015a4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80015a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015a8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80015ac:	2100      	movs	r1, #0
 80015ae:	4b4e      	ldr	r3, [pc, #312]	@ (80016e8 <HAL_RCC_GetSysClockFreq+0x350>)
 80015b0:	fb03 f201 	mul.w	r2, r3, r1
 80015b4:	2300      	movs	r3, #0
 80015b6:	fb00 f303 	mul.w	r3, r0, r3
 80015ba:	4413      	add	r3, r2
 80015bc:	4a4a      	ldr	r2, [pc, #296]	@ (80016e8 <HAL_RCC_GetSysClockFreq+0x350>)
 80015be:	fba0 1202 	umull	r1, r2, r0, r2
 80015c2:	677a      	str	r2, [r7, #116]	@ 0x74
 80015c4:	460a      	mov	r2, r1
 80015c6:	673a      	str	r2, [r7, #112]	@ 0x70
 80015c8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80015ca:	4413      	add	r3, r2
 80015cc:	677b      	str	r3, [r7, #116]	@ 0x74
 80015ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80015d2:	2200      	movs	r2, #0
 80015d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80015d6:	637a      	str	r2, [r7, #52]	@ 0x34
 80015d8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80015dc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80015e0:	f7fe fe10 	bl	8000204 <__aeabi_uldivmod>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	4613      	mov	r3, r2
 80015ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80015ee:	e05b      	b.n	80016a8 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015f0:	4b3b      	ldr	r3, [pc, #236]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0x348>)
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	099b      	lsrs	r3, r3, #6
 80015f6:	2200      	movs	r2, #0
 80015f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80015fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001602:	623b      	str	r3, [r7, #32]
 8001604:	2300      	movs	r3, #0
 8001606:	627b      	str	r3, [r7, #36]	@ 0x24
 8001608:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800160c:	4642      	mov	r2, r8
 800160e:	464b      	mov	r3, r9
 8001610:	f04f 0000 	mov.w	r0, #0
 8001614:	f04f 0100 	mov.w	r1, #0
 8001618:	0159      	lsls	r1, r3, #5
 800161a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800161e:	0150      	lsls	r0, r2, #5
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	4641      	mov	r1, r8
 8001626:	ebb2 0a01 	subs.w	sl, r2, r1
 800162a:	4649      	mov	r1, r9
 800162c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001630:	f04f 0200 	mov.w	r2, #0
 8001634:	f04f 0300 	mov.w	r3, #0
 8001638:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800163c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001640:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001644:	ebb2 040a 	subs.w	r4, r2, sl
 8001648:	eb63 050b 	sbc.w	r5, r3, fp
 800164c:	f04f 0200 	mov.w	r2, #0
 8001650:	f04f 0300 	mov.w	r3, #0
 8001654:	00eb      	lsls	r3, r5, #3
 8001656:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800165a:	00e2      	lsls	r2, r4, #3
 800165c:	4614      	mov	r4, r2
 800165e:	461d      	mov	r5, r3
 8001660:	4643      	mov	r3, r8
 8001662:	18e3      	adds	r3, r4, r3
 8001664:	603b      	str	r3, [r7, #0]
 8001666:	464b      	mov	r3, r9
 8001668:	eb45 0303 	adc.w	r3, r5, r3
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	f04f 0300 	mov.w	r3, #0
 8001676:	e9d7 4500 	ldrd	r4, r5, [r7]
 800167a:	4629      	mov	r1, r5
 800167c:	028b      	lsls	r3, r1, #10
 800167e:	4621      	mov	r1, r4
 8001680:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001684:	4621      	mov	r1, r4
 8001686:	028a      	lsls	r2, r1, #10
 8001688:	4610      	mov	r0, r2
 800168a:	4619      	mov	r1, r3
 800168c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001690:	2200      	movs	r2, #0
 8001692:	61bb      	str	r3, [r7, #24]
 8001694:	61fa      	str	r2, [r7, #28]
 8001696:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800169a:	f7fe fdb3 	bl	8000204 <__aeabi_uldivmod>
 800169e:	4602      	mov	r2, r0
 80016a0:	460b      	mov	r3, r1
 80016a2:	4613      	mov	r3, r2
 80016a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80016a8:	4b0d      	ldr	r3, [pc, #52]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0x348>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	0f1b      	lsrs	r3, r3, #28
 80016ae:	f003 0307 	and.w	r3, r3, #7
 80016b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80016b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80016ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80016be:	fbb2 f3f3 	udiv	r3, r2, r3
 80016c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80016c6:	e003      	b.n	80016d0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80016c8:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <HAL_RCC_GetSysClockFreq+0x34c>)
 80016ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80016ce:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3798      	adds	r7, #152	@ 0x98
 80016d8:	46bd      	mov	sp, r7
 80016da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80016de:	bf00      	nop
 80016e0:	40023800 	.word	0x40023800
 80016e4:	00f42400 	.word	0x00f42400
 80016e8:	017d7840 	.word	0x017d7840

080016ec <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b086      	sub	sp, #24
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e28d      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	2b00      	cmp	r3, #0
 8001708:	f000 8083 	beq.w	8001812 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800170c:	4b94      	ldr	r3, [pc, #592]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	f003 030c 	and.w	r3, r3, #12
 8001714:	2b04      	cmp	r3, #4
 8001716:	d019      	beq.n	800174c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001718:	4b91      	ldr	r3, [pc, #580]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f003 030c 	and.w	r3, r3, #12
        || \
 8001720:	2b08      	cmp	r3, #8
 8001722:	d106      	bne.n	8001732 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001724:	4b8e      	ldr	r3, [pc, #568]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800172c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001730:	d00c      	beq.n	800174c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001732:	4b8b      	ldr	r3, [pc, #556]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800173a:	2b0c      	cmp	r3, #12
 800173c:	d112      	bne.n	8001764 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800173e:	4b88      	ldr	r3, [pc, #544]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001746:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800174a:	d10b      	bne.n	8001764 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800174c:	4b84      	ldr	r3, [pc, #528]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001754:	2b00      	cmp	r3, #0
 8001756:	d05b      	beq.n	8001810 <HAL_RCC_OscConfig+0x124>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d157      	bne.n	8001810 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e25a      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800176c:	d106      	bne.n	800177c <HAL_RCC_OscConfig+0x90>
 800176e:	4b7c      	ldr	r3, [pc, #496]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a7b      	ldr	r2, [pc, #492]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001774:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001778:	6013      	str	r3, [r2, #0]
 800177a:	e01d      	b.n	80017b8 <HAL_RCC_OscConfig+0xcc>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001784:	d10c      	bne.n	80017a0 <HAL_RCC_OscConfig+0xb4>
 8001786:	4b76      	ldr	r3, [pc, #472]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a75      	ldr	r2, [pc, #468]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 800178c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001790:	6013      	str	r3, [r2, #0]
 8001792:	4b73      	ldr	r3, [pc, #460]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a72      	ldr	r2, [pc, #456]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001798:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800179c:	6013      	str	r3, [r2, #0]
 800179e:	e00b      	b.n	80017b8 <HAL_RCC_OscConfig+0xcc>
 80017a0:	4b6f      	ldr	r3, [pc, #444]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a6e      	ldr	r2, [pc, #440]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 80017a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017aa:	6013      	str	r3, [r2, #0]
 80017ac:	4b6c      	ldr	r3, [pc, #432]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a6b      	ldr	r2, [pc, #428]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 80017b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d013      	beq.n	80017e8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017c0:	f7ff fa0c 	bl	8000bdc <HAL_GetTick>
 80017c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017c6:	e008      	b.n	80017da <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017c8:	f7ff fa08 	bl	8000bdc <HAL_GetTick>
 80017cc:	4602      	mov	r2, r0
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	2b64      	cmp	r3, #100	@ 0x64
 80017d4:	d901      	bls.n	80017da <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80017d6:	2303      	movs	r3, #3
 80017d8:	e21f      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017da:	4b61      	ldr	r3, [pc, #388]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d0f0      	beq.n	80017c8 <HAL_RCC_OscConfig+0xdc>
 80017e6:	e014      	b.n	8001812 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017e8:	f7ff f9f8 	bl	8000bdc <HAL_GetTick>
 80017ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ee:	e008      	b.n	8001802 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017f0:	f7ff f9f4 	bl	8000bdc <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	2b64      	cmp	r3, #100	@ 0x64
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e20b      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001802:	4b57      	ldr	r3, [pc, #348]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d1f0      	bne.n	80017f0 <HAL_RCC_OscConfig+0x104>
 800180e:	e000      	b.n	8001812 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	2b00      	cmp	r3, #0
 800181c:	d06f      	beq.n	80018fe <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800181e:	4b50      	ldr	r3, [pc, #320]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	f003 030c 	and.w	r3, r3, #12
 8001826:	2b00      	cmp	r3, #0
 8001828:	d017      	beq.n	800185a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800182a:	4b4d      	ldr	r3, [pc, #308]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	f003 030c 	and.w	r3, r3, #12
        || \
 8001832:	2b08      	cmp	r3, #8
 8001834:	d105      	bne.n	8001842 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001836:	4b4a      	ldr	r3, [pc, #296]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d00b      	beq.n	800185a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001842:	4b47      	ldr	r3, [pc, #284]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800184a:	2b0c      	cmp	r3, #12
 800184c:	d11c      	bne.n	8001888 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800184e:	4b44      	ldr	r3, [pc, #272]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d116      	bne.n	8001888 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800185a:	4b41      	ldr	r3, [pc, #260]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 0302 	and.w	r3, r3, #2
 8001862:	2b00      	cmp	r3, #0
 8001864:	d005      	beq.n	8001872 <HAL_RCC_OscConfig+0x186>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	2b01      	cmp	r3, #1
 800186c:	d001      	beq.n	8001872 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e1d3      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001872:	4b3b      	ldr	r3, [pc, #236]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	691b      	ldr	r3, [r3, #16]
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	4937      	ldr	r1, [pc, #220]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001882:	4313      	orrs	r3, r2
 8001884:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001886:	e03a      	b.n	80018fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d020      	beq.n	80018d2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001890:	4b34      	ldr	r3, [pc, #208]	@ (8001964 <HAL_RCC_OscConfig+0x278>)
 8001892:	2201      	movs	r2, #1
 8001894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001896:	f7ff f9a1 	bl	8000bdc <HAL_GetTick>
 800189a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800189c:	e008      	b.n	80018b0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800189e:	f7ff f99d 	bl	8000bdc <HAL_GetTick>
 80018a2:	4602      	mov	r2, r0
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d901      	bls.n	80018b0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	e1b4      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018b0:	4b2b      	ldr	r3, [pc, #172]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0302 	and.w	r3, r3, #2
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d0f0      	beq.n	800189e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018bc:	4b28      	ldr	r3, [pc, #160]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	691b      	ldr	r3, [r3, #16]
 80018c8:	00db      	lsls	r3, r3, #3
 80018ca:	4925      	ldr	r1, [pc, #148]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 80018cc:	4313      	orrs	r3, r2
 80018ce:	600b      	str	r3, [r1, #0]
 80018d0:	e015      	b.n	80018fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018d2:	4b24      	ldr	r3, [pc, #144]	@ (8001964 <HAL_RCC_OscConfig+0x278>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d8:	f7ff f980 	bl	8000bdc <HAL_GetTick>
 80018dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018de:	e008      	b.n	80018f2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018e0:	f7ff f97c 	bl	8000bdc <HAL_GetTick>
 80018e4:	4602      	mov	r2, r0
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d901      	bls.n	80018f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80018ee:	2303      	movs	r3, #3
 80018f0:	e193      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d1f0      	bne.n	80018e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 0308 	and.w	r3, r3, #8
 8001906:	2b00      	cmp	r3, #0
 8001908:	d036      	beq.n	8001978 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	695b      	ldr	r3, [r3, #20]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d016      	beq.n	8001940 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001912:	4b15      	ldr	r3, [pc, #84]	@ (8001968 <HAL_RCC_OscConfig+0x27c>)
 8001914:	2201      	movs	r2, #1
 8001916:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001918:	f7ff f960 	bl	8000bdc <HAL_GetTick>
 800191c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001920:	f7ff f95c 	bl	8000bdc <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e173      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001932:	4b0b      	ldr	r3, [pc, #44]	@ (8001960 <HAL_RCC_OscConfig+0x274>)
 8001934:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d0f0      	beq.n	8001920 <HAL_RCC_OscConfig+0x234>
 800193e:	e01b      	b.n	8001978 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001940:	4b09      	ldr	r3, [pc, #36]	@ (8001968 <HAL_RCC_OscConfig+0x27c>)
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001946:	f7ff f949 	bl	8000bdc <HAL_GetTick>
 800194a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800194c:	e00e      	b.n	800196c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800194e:	f7ff f945 	bl	8000bdc <HAL_GetTick>
 8001952:	4602      	mov	r2, r0
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	2b02      	cmp	r3, #2
 800195a:	d907      	bls.n	800196c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800195c:	2303      	movs	r3, #3
 800195e:	e15c      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
 8001960:	40023800 	.word	0x40023800
 8001964:	42470000 	.word	0x42470000
 8001968:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800196c:	4b8a      	ldr	r3, [pc, #552]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 800196e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001970:	f003 0302 	and.w	r3, r3, #2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d1ea      	bne.n	800194e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0304 	and.w	r3, r3, #4
 8001980:	2b00      	cmp	r3, #0
 8001982:	f000 8097 	beq.w	8001ab4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001986:	2300      	movs	r3, #0
 8001988:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800198a:	4b83      	ldr	r3, [pc, #524]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 800198c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d10f      	bne.n	80019b6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	60bb      	str	r3, [r7, #8]
 800199a:	4b7f      	ldr	r3, [pc, #508]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199e:	4a7e      	ldr	r2, [pc, #504]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 80019a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019a6:	4b7c      	ldr	r3, [pc, #496]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 80019a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ae:	60bb      	str	r3, [r7, #8]
 80019b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019b2:	2301      	movs	r3, #1
 80019b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019b6:	4b79      	ldr	r3, [pc, #484]	@ (8001b9c <HAL_RCC_OscConfig+0x4b0>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d118      	bne.n	80019f4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019c2:	4b76      	ldr	r3, [pc, #472]	@ (8001b9c <HAL_RCC_OscConfig+0x4b0>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a75      	ldr	r2, [pc, #468]	@ (8001b9c <HAL_RCC_OscConfig+0x4b0>)
 80019c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019ce:	f7ff f905 	bl	8000bdc <HAL_GetTick>
 80019d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019d4:	e008      	b.n	80019e8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019d6:	f7ff f901 	bl	8000bdc <HAL_GetTick>
 80019da:	4602      	mov	r2, r0
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d901      	bls.n	80019e8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	e118      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019e8:	4b6c      	ldr	r3, [pc, #432]	@ (8001b9c <HAL_RCC_OscConfig+0x4b0>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d0f0      	beq.n	80019d6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d106      	bne.n	8001a0a <HAL_RCC_OscConfig+0x31e>
 80019fc:	4b66      	ldr	r3, [pc, #408]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 80019fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a00:	4a65      	ldr	r2, [pc, #404]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001a02:	f043 0301 	orr.w	r3, r3, #1
 8001a06:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a08:	e01c      	b.n	8001a44 <HAL_RCC_OscConfig+0x358>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	2b05      	cmp	r3, #5
 8001a10:	d10c      	bne.n	8001a2c <HAL_RCC_OscConfig+0x340>
 8001a12:	4b61      	ldr	r3, [pc, #388]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001a14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a16:	4a60      	ldr	r2, [pc, #384]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001a18:	f043 0304 	orr.w	r3, r3, #4
 8001a1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a1e:	4b5e      	ldr	r3, [pc, #376]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001a20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a22:	4a5d      	ldr	r2, [pc, #372]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001a24:	f043 0301 	orr.w	r3, r3, #1
 8001a28:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a2a:	e00b      	b.n	8001a44 <HAL_RCC_OscConfig+0x358>
 8001a2c:	4b5a      	ldr	r3, [pc, #360]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001a2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a30:	4a59      	ldr	r2, [pc, #356]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001a32:	f023 0301 	bic.w	r3, r3, #1
 8001a36:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a38:	4b57      	ldr	r3, [pc, #348]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a3c:	4a56      	ldr	r2, [pc, #344]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001a3e:	f023 0304 	bic.w	r3, r3, #4
 8001a42:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d015      	beq.n	8001a78 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a4c:	f7ff f8c6 	bl	8000bdc <HAL_GetTick>
 8001a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a52:	e00a      	b.n	8001a6a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a54:	f7ff f8c2 	bl	8000bdc <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e0d7      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a6a:	4b4b      	ldr	r3, [pc, #300]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001a6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d0ee      	beq.n	8001a54 <HAL_RCC_OscConfig+0x368>
 8001a76:	e014      	b.n	8001aa2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a78:	f7ff f8b0 	bl	8000bdc <HAL_GetTick>
 8001a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a7e:	e00a      	b.n	8001a96 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a80:	f7ff f8ac 	bl	8000bdc <HAL_GetTick>
 8001a84:	4602      	mov	r2, r0
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e0c1      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a96:	4b40      	ldr	r3, [pc, #256]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d1ee      	bne.n	8001a80 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001aa2:	7dfb      	ldrb	r3, [r7, #23]
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d105      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001aa8:	4b3b      	ldr	r3, [pc, #236]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aac:	4a3a      	ldr	r2, [pc, #232]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001aae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ab2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	f000 80ad 	beq.w	8001c18 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001abe:	4b36      	ldr	r3, [pc, #216]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	f003 030c 	and.w	r3, r3, #12
 8001ac6:	2b08      	cmp	r3, #8
 8001ac8:	d060      	beq.n	8001b8c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	699b      	ldr	r3, [r3, #24]
 8001ace:	2b02      	cmp	r3, #2
 8001ad0:	d145      	bne.n	8001b5e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ad2:	4b33      	ldr	r3, [pc, #204]	@ (8001ba0 <HAL_RCC_OscConfig+0x4b4>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad8:	f7ff f880 	bl	8000bdc <HAL_GetTick>
 8001adc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ade:	e008      	b.n	8001af2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ae0:	f7ff f87c 	bl	8000bdc <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	d901      	bls.n	8001af2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e093      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001af2:	4b29      	ldr	r3, [pc, #164]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d1f0      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	69da      	ldr	r2, [r3, #28]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a1b      	ldr	r3, [r3, #32]
 8001b06:	431a      	orrs	r2, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b0c:	019b      	lsls	r3, r3, #6
 8001b0e:	431a      	orrs	r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b14:	085b      	lsrs	r3, r3, #1
 8001b16:	3b01      	subs	r3, #1
 8001b18:	041b      	lsls	r3, r3, #16
 8001b1a:	431a      	orrs	r2, r3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b20:	061b      	lsls	r3, r3, #24
 8001b22:	431a      	orrs	r2, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b28:	071b      	lsls	r3, r3, #28
 8001b2a:	491b      	ldr	r1, [pc, #108]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b30:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba0 <HAL_RCC_OscConfig+0x4b4>)
 8001b32:	2201      	movs	r2, #1
 8001b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b36:	f7ff f851 	bl	8000bdc <HAL_GetTick>
 8001b3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b3c:	e008      	b.n	8001b50 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b3e:	f7ff f84d 	bl	8000bdc <HAL_GetTick>
 8001b42:	4602      	mov	r2, r0
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d901      	bls.n	8001b50 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e064      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b50:	4b11      	ldr	r3, [pc, #68]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d0f0      	beq.n	8001b3e <HAL_RCC_OscConfig+0x452>
 8001b5c:	e05c      	b.n	8001c18 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b5e:	4b10      	ldr	r3, [pc, #64]	@ (8001ba0 <HAL_RCC_OscConfig+0x4b4>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b64:	f7ff f83a 	bl	8000bdc <HAL_GetTick>
 8001b68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b6a:	e008      	b.n	8001b7e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b6c:	f7ff f836 	bl	8000bdc <HAL_GetTick>
 8001b70:	4602      	mov	r2, r0
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d901      	bls.n	8001b7e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	e04d      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b7e:	4b06      	ldr	r3, [pc, #24]	@ (8001b98 <HAL_RCC_OscConfig+0x4ac>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d1f0      	bne.n	8001b6c <HAL_RCC_OscConfig+0x480>
 8001b8a:	e045      	b.n	8001c18 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	699b      	ldr	r3, [r3, #24]
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d107      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e040      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	40007000 	.word	0x40007000
 8001ba0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ba4:	4b1f      	ldr	r3, [pc, #124]	@ (8001c24 <HAL_RCC_OscConfig+0x538>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	699b      	ldr	r3, [r3, #24]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d030      	beq.n	8001c14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d129      	bne.n	8001c14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d122      	bne.n	8001c14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001bce:	68fa      	ldr	r2, [r7, #12]
 8001bd0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001bda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d119      	bne.n	8001c14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bea:	085b      	lsrs	r3, r3, #1
 8001bec:	3b01      	subs	r3, #1
 8001bee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d10f      	bne.n	8001c14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bfe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d107      	bne.n	8001c14 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d001      	beq.n	8001c18 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e000      	b.n	8001c1a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001c18:	2300      	movs	r3, #0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3718      	adds	r7, #24
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	40023800 	.word	0x40023800

08001c28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e041      	b.n	8001cbe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d106      	bne.n	8001c54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f7fe fde8 	bl	8000824 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2202      	movs	r2, #2
 8001c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	3304      	adds	r3, #4
 8001c64:	4619      	mov	r1, r3
 8001c66:	4610      	mov	r0, r2
 8001c68:	f000 f8f4 	bl	8001e54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2201      	movs	r2, #1
 8001c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2201      	movs	r2, #1
 8001c88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2201      	movs	r2, #1
 8001c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2201      	movs	r2, #1
 8001c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2201      	movs	r2, #1
 8001cb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b084      	sub	sp, #16
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
 8001cce:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d101      	bne.n	8001ce2 <HAL_TIM_ConfigClockSource+0x1c>
 8001cde:	2302      	movs	r3, #2
 8001ce0:	e0b4      	b.n	8001e4c <HAL_TIM_ConfigClockSource+0x186>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2202      	movs	r2, #2
 8001cee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001d00:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001d08:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	68ba      	ldr	r2, [r7, #8]
 8001d10:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d1a:	d03e      	beq.n	8001d9a <HAL_TIM_ConfigClockSource+0xd4>
 8001d1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d20:	f200 8087 	bhi.w	8001e32 <HAL_TIM_ConfigClockSource+0x16c>
 8001d24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d28:	f000 8086 	beq.w	8001e38 <HAL_TIM_ConfigClockSource+0x172>
 8001d2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d30:	d87f      	bhi.n	8001e32 <HAL_TIM_ConfigClockSource+0x16c>
 8001d32:	2b70      	cmp	r3, #112	@ 0x70
 8001d34:	d01a      	beq.n	8001d6c <HAL_TIM_ConfigClockSource+0xa6>
 8001d36:	2b70      	cmp	r3, #112	@ 0x70
 8001d38:	d87b      	bhi.n	8001e32 <HAL_TIM_ConfigClockSource+0x16c>
 8001d3a:	2b60      	cmp	r3, #96	@ 0x60
 8001d3c:	d050      	beq.n	8001de0 <HAL_TIM_ConfigClockSource+0x11a>
 8001d3e:	2b60      	cmp	r3, #96	@ 0x60
 8001d40:	d877      	bhi.n	8001e32 <HAL_TIM_ConfigClockSource+0x16c>
 8001d42:	2b50      	cmp	r3, #80	@ 0x50
 8001d44:	d03c      	beq.n	8001dc0 <HAL_TIM_ConfigClockSource+0xfa>
 8001d46:	2b50      	cmp	r3, #80	@ 0x50
 8001d48:	d873      	bhi.n	8001e32 <HAL_TIM_ConfigClockSource+0x16c>
 8001d4a:	2b40      	cmp	r3, #64	@ 0x40
 8001d4c:	d058      	beq.n	8001e00 <HAL_TIM_ConfigClockSource+0x13a>
 8001d4e:	2b40      	cmp	r3, #64	@ 0x40
 8001d50:	d86f      	bhi.n	8001e32 <HAL_TIM_ConfigClockSource+0x16c>
 8001d52:	2b30      	cmp	r3, #48	@ 0x30
 8001d54:	d064      	beq.n	8001e20 <HAL_TIM_ConfigClockSource+0x15a>
 8001d56:	2b30      	cmp	r3, #48	@ 0x30
 8001d58:	d86b      	bhi.n	8001e32 <HAL_TIM_ConfigClockSource+0x16c>
 8001d5a:	2b20      	cmp	r3, #32
 8001d5c:	d060      	beq.n	8001e20 <HAL_TIM_ConfigClockSource+0x15a>
 8001d5e:	2b20      	cmp	r3, #32
 8001d60:	d867      	bhi.n	8001e32 <HAL_TIM_ConfigClockSource+0x16c>
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d05c      	beq.n	8001e20 <HAL_TIM_ConfigClockSource+0x15a>
 8001d66:	2b10      	cmp	r3, #16
 8001d68:	d05a      	beq.n	8001e20 <HAL_TIM_ConfigClockSource+0x15a>
 8001d6a:	e062      	b.n	8001e32 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001d7c:	f000 f98a 	bl	8002094 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001d8e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	68ba      	ldr	r2, [r7, #8]
 8001d96:	609a      	str	r2, [r3, #8]
      break;
 8001d98:	e04f      	b.n	8001e3a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001daa:	f000 f973 	bl	8002094 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	689a      	ldr	r2, [r3, #8]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001dbc:	609a      	str	r2, [r3, #8]
      break;
 8001dbe:	e03c      	b.n	8001e3a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001dcc:	461a      	mov	r2, r3
 8001dce:	f000 f8e7 	bl	8001fa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2150      	movs	r1, #80	@ 0x50
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f000 f940 	bl	800205e <TIM_ITRx_SetConfig>
      break;
 8001dde:	e02c      	b.n	8001e3a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001dec:	461a      	mov	r2, r3
 8001dee:	f000 f906 	bl	8001ffe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2160      	movs	r1, #96	@ 0x60
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f000 f930 	bl	800205e <TIM_ITRx_SetConfig>
      break;
 8001dfe:	e01c      	b.n	8001e3a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	f000 f8c7 	bl	8001fa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2140      	movs	r1, #64	@ 0x40
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f000 f920 	bl	800205e <TIM_ITRx_SetConfig>
      break;
 8001e1e:	e00c      	b.n	8001e3a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4610      	mov	r0, r2
 8001e2c:	f000 f917 	bl	800205e <TIM_ITRx_SetConfig>
      break;
 8001e30:	e003      	b.n	8001e3a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	73fb      	strb	r3, [r7, #15]
      break;
 8001e36:	e000      	b.n	8001e3a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001e38:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3710      	adds	r7, #16
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a43      	ldr	r2, [pc, #268]	@ (8001f74 <TIM_Base_SetConfig+0x120>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d013      	beq.n	8001e94 <TIM_Base_SetConfig+0x40>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e72:	d00f      	beq.n	8001e94 <TIM_Base_SetConfig+0x40>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a40      	ldr	r2, [pc, #256]	@ (8001f78 <TIM_Base_SetConfig+0x124>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d00b      	beq.n	8001e94 <TIM_Base_SetConfig+0x40>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a3f      	ldr	r2, [pc, #252]	@ (8001f7c <TIM_Base_SetConfig+0x128>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d007      	beq.n	8001e94 <TIM_Base_SetConfig+0x40>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4a3e      	ldr	r2, [pc, #248]	@ (8001f80 <TIM_Base_SetConfig+0x12c>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d003      	beq.n	8001e94 <TIM_Base_SetConfig+0x40>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4a3d      	ldr	r2, [pc, #244]	@ (8001f84 <TIM_Base_SetConfig+0x130>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d108      	bne.n	8001ea6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	68fa      	ldr	r2, [r7, #12]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a32      	ldr	r2, [pc, #200]	@ (8001f74 <TIM_Base_SetConfig+0x120>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d02b      	beq.n	8001f06 <TIM_Base_SetConfig+0xb2>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001eb4:	d027      	beq.n	8001f06 <TIM_Base_SetConfig+0xb2>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a2f      	ldr	r2, [pc, #188]	@ (8001f78 <TIM_Base_SetConfig+0x124>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d023      	beq.n	8001f06 <TIM_Base_SetConfig+0xb2>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4a2e      	ldr	r2, [pc, #184]	@ (8001f7c <TIM_Base_SetConfig+0x128>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d01f      	beq.n	8001f06 <TIM_Base_SetConfig+0xb2>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a2d      	ldr	r2, [pc, #180]	@ (8001f80 <TIM_Base_SetConfig+0x12c>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d01b      	beq.n	8001f06 <TIM_Base_SetConfig+0xb2>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a2c      	ldr	r2, [pc, #176]	@ (8001f84 <TIM_Base_SetConfig+0x130>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d017      	beq.n	8001f06 <TIM_Base_SetConfig+0xb2>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a2b      	ldr	r2, [pc, #172]	@ (8001f88 <TIM_Base_SetConfig+0x134>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d013      	beq.n	8001f06 <TIM_Base_SetConfig+0xb2>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a2a      	ldr	r2, [pc, #168]	@ (8001f8c <TIM_Base_SetConfig+0x138>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d00f      	beq.n	8001f06 <TIM_Base_SetConfig+0xb2>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a29      	ldr	r2, [pc, #164]	@ (8001f90 <TIM_Base_SetConfig+0x13c>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d00b      	beq.n	8001f06 <TIM_Base_SetConfig+0xb2>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a28      	ldr	r2, [pc, #160]	@ (8001f94 <TIM_Base_SetConfig+0x140>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d007      	beq.n	8001f06 <TIM_Base_SetConfig+0xb2>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a27      	ldr	r2, [pc, #156]	@ (8001f98 <TIM_Base_SetConfig+0x144>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d003      	beq.n	8001f06 <TIM_Base_SetConfig+0xb2>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a26      	ldr	r2, [pc, #152]	@ (8001f9c <TIM_Base_SetConfig+0x148>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d108      	bne.n	8001f18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	68db      	ldr	r3, [r3, #12]
 8001f12:	68fa      	ldr	r2, [r7, #12]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	695b      	ldr	r3, [r3, #20]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	689a      	ldr	r2, [r3, #8]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a0e      	ldr	r2, [pc, #56]	@ (8001f74 <TIM_Base_SetConfig+0x120>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d003      	beq.n	8001f46 <TIM_Base_SetConfig+0xf2>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a10      	ldr	r2, [pc, #64]	@ (8001f84 <TIM_Base_SetConfig+0x130>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d103      	bne.n	8001f4e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	691a      	ldr	r2, [r3, #16]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f043 0204 	orr.w	r2, r3, #4
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	601a      	str	r2, [r3, #0]
}
 8001f66:	bf00      	nop
 8001f68:	3714      	adds	r7, #20
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	40010000 	.word	0x40010000
 8001f78:	40000400 	.word	0x40000400
 8001f7c:	40000800 	.word	0x40000800
 8001f80:	40000c00 	.word	0x40000c00
 8001f84:	40010400 	.word	0x40010400
 8001f88:	40014000 	.word	0x40014000
 8001f8c:	40014400 	.word	0x40014400
 8001f90:	40014800 	.word	0x40014800
 8001f94:	40001800 	.word	0x40001800
 8001f98:	40001c00 	.word	0x40001c00
 8001f9c:	40002000 	.word	0x40002000

08001fa0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b087      	sub	sp, #28
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	6a1b      	ldr	r3, [r3, #32]
 8001fb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	6a1b      	ldr	r3, [r3, #32]
 8001fb6:	f023 0201 	bic.w	r2, r3, #1
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	699b      	ldr	r3, [r3, #24]
 8001fc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001fca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	011b      	lsls	r3, r3, #4
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	f023 030a 	bic.w	r3, r3, #10
 8001fdc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001fde:	697a      	ldr	r2, [r7, #20]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	693a      	ldr	r2, [r7, #16]
 8001fea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	697a      	ldr	r2, [r7, #20]
 8001ff0:	621a      	str	r2, [r3, #32]
}
 8001ff2:	bf00      	nop
 8001ff4:	371c      	adds	r7, #28
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr

08001ffe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001ffe:	b480      	push	{r7}
 8002000:	b087      	sub	sp, #28
 8002002:	af00      	add	r7, sp, #0
 8002004:	60f8      	str	r0, [r7, #12]
 8002006:	60b9      	str	r1, [r7, #8]
 8002008:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	6a1b      	ldr	r3, [r3, #32]
 800200e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	6a1b      	ldr	r3, [r3, #32]
 8002014:	f023 0210 	bic.w	r2, r3, #16
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002028:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	031b      	lsls	r3, r3, #12
 800202e:	693a      	ldr	r2, [r7, #16]
 8002030:	4313      	orrs	r3, r2
 8002032:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800203a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	011b      	lsls	r3, r3, #4
 8002040:	697a      	ldr	r2, [r7, #20]
 8002042:	4313      	orrs	r3, r2
 8002044:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	697a      	ldr	r2, [r7, #20]
 8002050:	621a      	str	r2, [r3, #32]
}
 8002052:	bf00      	nop
 8002054:	371c      	adds	r7, #28
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800205e:	b480      	push	{r7}
 8002060:	b085      	sub	sp, #20
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
 8002066:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002074:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002076:	683a      	ldr	r2, [r7, #0]
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	4313      	orrs	r3, r2
 800207c:	f043 0307 	orr.w	r3, r3, #7
 8002080:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	68fa      	ldr	r2, [r7, #12]
 8002086:	609a      	str	r2, [r3, #8]
}
 8002088:	bf00      	nop
 800208a:	3714      	adds	r7, #20
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002094:	b480      	push	{r7}
 8002096:	b087      	sub	sp, #28
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
 80020a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80020ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	021a      	lsls	r2, r3, #8
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	431a      	orrs	r2, r3
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	697a      	ldr	r2, [r7, #20]
 80020be:	4313      	orrs	r3, r2
 80020c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	697a      	ldr	r2, [r7, #20]
 80020c6:	609a      	str	r2, [r3, #8]
}
 80020c8:	bf00      	nop
 80020ca:	371c      	adds	r7, #28
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d101      	bne.n	80020ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80020e8:	2302      	movs	r3, #2
 80020ea:	e05a      	b.n	80021a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2202      	movs	r2, #2
 80020f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002112:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68fa      	ldr	r2, [r7, #12]
 800211a:	4313      	orrs	r3, r2
 800211c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a21      	ldr	r2, [pc, #132]	@ (80021b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d022      	beq.n	8002176 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002138:	d01d      	beq.n	8002176 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a1d      	ldr	r2, [pc, #116]	@ (80021b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d018      	beq.n	8002176 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a1b      	ldr	r2, [pc, #108]	@ (80021b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d013      	beq.n	8002176 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a1a      	ldr	r2, [pc, #104]	@ (80021bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d00e      	beq.n	8002176 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a18      	ldr	r2, [pc, #96]	@ (80021c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d009      	beq.n	8002176 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a17      	ldr	r2, [pc, #92]	@ (80021c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d004      	beq.n	8002176 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a15      	ldr	r2, [pc, #84]	@ (80021c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d10c      	bne.n	8002190 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800217c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	68ba      	ldr	r2, [r7, #8]
 8002184:	4313      	orrs	r3, r2
 8002186:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	68ba      	ldr	r2, [r7, #8]
 800218e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2201      	movs	r2, #1
 8002194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3714      	adds	r7, #20
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	40010000 	.word	0x40010000
 80021b4:	40000400 	.word	0x40000400
 80021b8:	40000800 	.word	0x40000800
 80021bc:	40000c00 	.word	0x40000c00
 80021c0:	40010400 	.word	0x40010400
 80021c4:	40014000 	.word	0x40014000
 80021c8:	40001800 	.word	0x40001800

080021cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e042      	b.n	8002264 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d106      	bne.n	80021f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f7fe fb36 	bl	8000864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2224      	movs	r2, #36	@ 0x24
 80021fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	68da      	ldr	r2, [r3, #12]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800220e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f000 f973 	bl	80024fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	691a      	ldr	r2, [r3, #16]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002224:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	695a      	ldr	r2, [r3, #20]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002234:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	68da      	ldr	r2, [r3, #12]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002244:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2220      	movs	r2, #32
 8002250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2220      	movs	r2, #32
 8002258:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b08a      	sub	sp, #40	@ 0x28
 8002270:	af02      	add	r7, sp, #8
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	603b      	str	r3, [r7, #0]
 8002278:	4613      	mov	r3, r2
 800227a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800227c:	2300      	movs	r3, #0
 800227e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002286:	b2db      	uxtb	r3, r3
 8002288:	2b20      	cmp	r3, #32
 800228a:	d175      	bne.n	8002378 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d002      	beq.n	8002298 <HAL_UART_Transmit+0x2c>
 8002292:	88fb      	ldrh	r3, [r7, #6]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d101      	bne.n	800229c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e06e      	b.n	800237a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2200      	movs	r2, #0
 80022a0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	2221      	movs	r2, #33	@ 0x21
 80022a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022aa:	f7fe fc97 	bl	8000bdc <HAL_GetTick>
 80022ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	88fa      	ldrh	r2, [r7, #6]
 80022b4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	88fa      	ldrh	r2, [r7, #6]
 80022ba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022c4:	d108      	bne.n	80022d8 <HAL_UART_Transmit+0x6c>
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	691b      	ldr	r3, [r3, #16]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d104      	bne.n	80022d8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80022ce:	2300      	movs	r3, #0
 80022d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	61bb      	str	r3, [r7, #24]
 80022d6:	e003      	b.n	80022e0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022dc:	2300      	movs	r3, #0
 80022de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80022e0:	e02e      	b.n	8002340 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	9300      	str	r3, [sp, #0]
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	2200      	movs	r2, #0
 80022ea:	2180      	movs	r1, #128	@ 0x80
 80022ec:	68f8      	ldr	r0, [r7, #12]
 80022ee:	f000 f848 	bl	8002382 <UART_WaitOnFlagUntilTimeout>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d005      	beq.n	8002304 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2220      	movs	r2, #32
 80022fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e03a      	b.n	800237a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d10b      	bne.n	8002322 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800230a:	69bb      	ldr	r3, [r7, #24]
 800230c:	881b      	ldrh	r3, [r3, #0]
 800230e:	461a      	mov	r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002318:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800231a:	69bb      	ldr	r3, [r7, #24]
 800231c:	3302      	adds	r3, #2
 800231e:	61bb      	str	r3, [r7, #24]
 8002320:	e007      	b.n	8002332 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	781a      	ldrb	r2, [r3, #0]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	3301      	adds	r3, #1
 8002330:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002336:	b29b      	uxth	r3, r3
 8002338:	3b01      	subs	r3, #1
 800233a:	b29a      	uxth	r2, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002344:	b29b      	uxth	r3, r3
 8002346:	2b00      	cmp	r3, #0
 8002348:	d1cb      	bne.n	80022e2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	9300      	str	r3, [sp, #0]
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	2200      	movs	r2, #0
 8002352:	2140      	movs	r1, #64	@ 0x40
 8002354:	68f8      	ldr	r0, [r7, #12]
 8002356:	f000 f814 	bl	8002382 <UART_WaitOnFlagUntilTimeout>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d005      	beq.n	800236c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2220      	movs	r2, #32
 8002364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e006      	b.n	800237a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2220      	movs	r2, #32
 8002370:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002374:	2300      	movs	r3, #0
 8002376:	e000      	b.n	800237a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002378:	2302      	movs	r3, #2
  }
}
 800237a:	4618      	mov	r0, r3
 800237c:	3720      	adds	r7, #32
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}

08002382 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002382:	b580      	push	{r7, lr}
 8002384:	b086      	sub	sp, #24
 8002386:	af00      	add	r7, sp, #0
 8002388:	60f8      	str	r0, [r7, #12]
 800238a:	60b9      	str	r1, [r7, #8]
 800238c:	603b      	str	r3, [r7, #0]
 800238e:	4613      	mov	r3, r2
 8002390:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002392:	e03b      	b.n	800240c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002394:	6a3b      	ldr	r3, [r7, #32]
 8002396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800239a:	d037      	beq.n	800240c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800239c:	f7fe fc1e 	bl	8000bdc <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	6a3a      	ldr	r2, [r7, #32]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d302      	bcc.n	80023b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80023ac:	6a3b      	ldr	r3, [r7, #32]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e03a      	b.n	800242c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	f003 0304 	and.w	r3, r3, #4
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d023      	beq.n	800240c <UART_WaitOnFlagUntilTimeout+0x8a>
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	2b80      	cmp	r3, #128	@ 0x80
 80023c8:	d020      	beq.n	800240c <UART_WaitOnFlagUntilTimeout+0x8a>
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	2b40      	cmp	r3, #64	@ 0x40
 80023ce:	d01d      	beq.n	800240c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0308 	and.w	r3, r3, #8
 80023da:	2b08      	cmp	r3, #8
 80023dc:	d116      	bne.n	800240c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80023de:	2300      	movs	r3, #0
 80023e0:	617b      	str	r3, [r7, #20]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	617b      	str	r3, [r7, #20]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	617b      	str	r3, [r7, #20]
 80023f2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80023f4:	68f8      	ldr	r0, [r7, #12]
 80023f6:	f000 f81d 	bl	8002434 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2208      	movs	r2, #8
 80023fe:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2200      	movs	r2, #0
 8002404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e00f      	b.n	800242c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	4013      	ands	r3, r2
 8002416:	68ba      	ldr	r2, [r7, #8]
 8002418:	429a      	cmp	r2, r3
 800241a:	bf0c      	ite	eq
 800241c:	2301      	moveq	r3, #1
 800241e:	2300      	movne	r3, #0
 8002420:	b2db      	uxtb	r3, r3
 8002422:	461a      	mov	r2, r3
 8002424:	79fb      	ldrb	r3, [r7, #7]
 8002426:	429a      	cmp	r2, r3
 8002428:	d0b4      	beq.n	8002394 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800242a:	2300      	movs	r3, #0
}
 800242c:	4618      	mov	r0, r3
 800242e:	3718      	adds	r7, #24
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002434:	b480      	push	{r7}
 8002436:	b095      	sub	sp, #84	@ 0x54
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	330c      	adds	r3, #12
 8002442:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002446:	e853 3f00 	ldrex	r3, [r3]
 800244a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800244c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800244e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002452:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	330c      	adds	r3, #12
 800245a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800245c:	643a      	str	r2, [r7, #64]	@ 0x40
 800245e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002460:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002462:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002464:	e841 2300 	strex	r3, r2, [r1]
 8002468:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800246a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800246c:	2b00      	cmp	r3, #0
 800246e:	d1e5      	bne.n	800243c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	3314      	adds	r3, #20
 8002476:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002478:	6a3b      	ldr	r3, [r7, #32]
 800247a:	e853 3f00 	ldrex	r3, [r3]
 800247e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	f023 0301 	bic.w	r3, r3, #1
 8002486:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	3314      	adds	r3, #20
 800248e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002490:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002492:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002494:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002496:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002498:	e841 2300 	strex	r3, r2, [r1]
 800249c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800249e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d1e5      	bne.n	8002470 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d119      	bne.n	80024e0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	330c      	adds	r3, #12
 80024b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	e853 3f00 	ldrex	r3, [r3]
 80024ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	f023 0310 	bic.w	r3, r3, #16
 80024c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	330c      	adds	r3, #12
 80024ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80024cc:	61ba      	str	r2, [r7, #24]
 80024ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024d0:	6979      	ldr	r1, [r7, #20]
 80024d2:	69ba      	ldr	r2, [r7, #24]
 80024d4:	e841 2300 	strex	r3, r2, [r1]
 80024d8:	613b      	str	r3, [r7, #16]
   return(result);
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d1e5      	bne.n	80024ac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2220      	movs	r2, #32
 80024e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80024ee:	bf00      	nop
 80024f0:	3754      	adds	r7, #84	@ 0x54
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
	...

080024fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002500:	b0c0      	sub	sp, #256	@ 0x100
 8002502:	af00      	add	r7, sp, #0
 8002504:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	691b      	ldr	r3, [r3, #16]
 8002510:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002518:	68d9      	ldr	r1, [r3, #12]
 800251a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	ea40 0301 	orr.w	r3, r0, r1
 8002524:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800252a:	689a      	ldr	r2, [r3, #8]
 800252c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002530:	691b      	ldr	r3, [r3, #16]
 8002532:	431a      	orrs	r2, r3
 8002534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002538:	695b      	ldr	r3, [r3, #20]
 800253a:	431a      	orrs	r2, r3
 800253c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	4313      	orrs	r3, r2
 8002544:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002554:	f021 010c 	bic.w	r1, r1, #12
 8002558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002562:	430b      	orrs	r3, r1
 8002564:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002566:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	695b      	ldr	r3, [r3, #20]
 800256e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002572:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002576:	6999      	ldr	r1, [r3, #24]
 8002578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	ea40 0301 	orr.w	r3, r0, r1
 8002582:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	4b8f      	ldr	r3, [pc, #572]	@ (80027c8 <UART_SetConfig+0x2cc>)
 800258c:	429a      	cmp	r2, r3
 800258e:	d005      	beq.n	800259c <UART_SetConfig+0xa0>
 8002590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	4b8d      	ldr	r3, [pc, #564]	@ (80027cc <UART_SetConfig+0x2d0>)
 8002598:	429a      	cmp	r2, r3
 800259a:	d104      	bne.n	80025a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800259c:	f7fe fee8 	bl	8001370 <HAL_RCC_GetPCLK2Freq>
 80025a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80025a4:	e003      	b.n	80025ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80025a6:	f7fe fecf 	bl	8001348 <HAL_RCC_GetPCLK1Freq>
 80025aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025b2:	69db      	ldr	r3, [r3, #28]
 80025b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025b8:	f040 810c 	bne.w	80027d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80025bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025c0:	2200      	movs	r2, #0
 80025c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80025c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80025ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80025ce:	4622      	mov	r2, r4
 80025d0:	462b      	mov	r3, r5
 80025d2:	1891      	adds	r1, r2, r2
 80025d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80025d6:	415b      	adcs	r3, r3
 80025d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80025da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80025de:	4621      	mov	r1, r4
 80025e0:	eb12 0801 	adds.w	r8, r2, r1
 80025e4:	4629      	mov	r1, r5
 80025e6:	eb43 0901 	adc.w	r9, r3, r1
 80025ea:	f04f 0200 	mov.w	r2, #0
 80025ee:	f04f 0300 	mov.w	r3, #0
 80025f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025fe:	4690      	mov	r8, r2
 8002600:	4699      	mov	r9, r3
 8002602:	4623      	mov	r3, r4
 8002604:	eb18 0303 	adds.w	r3, r8, r3
 8002608:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800260c:	462b      	mov	r3, r5
 800260e:	eb49 0303 	adc.w	r3, r9, r3
 8002612:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002622:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002626:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800262a:	460b      	mov	r3, r1
 800262c:	18db      	adds	r3, r3, r3
 800262e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002630:	4613      	mov	r3, r2
 8002632:	eb42 0303 	adc.w	r3, r2, r3
 8002636:	657b      	str	r3, [r7, #84]	@ 0x54
 8002638:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800263c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002640:	f7fd fde0 	bl	8000204 <__aeabi_uldivmod>
 8002644:	4602      	mov	r2, r0
 8002646:	460b      	mov	r3, r1
 8002648:	4b61      	ldr	r3, [pc, #388]	@ (80027d0 <UART_SetConfig+0x2d4>)
 800264a:	fba3 2302 	umull	r2, r3, r3, r2
 800264e:	095b      	lsrs	r3, r3, #5
 8002650:	011c      	lsls	r4, r3, #4
 8002652:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002656:	2200      	movs	r2, #0
 8002658:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800265c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002660:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002664:	4642      	mov	r2, r8
 8002666:	464b      	mov	r3, r9
 8002668:	1891      	adds	r1, r2, r2
 800266a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800266c:	415b      	adcs	r3, r3
 800266e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002670:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002674:	4641      	mov	r1, r8
 8002676:	eb12 0a01 	adds.w	sl, r2, r1
 800267a:	4649      	mov	r1, r9
 800267c:	eb43 0b01 	adc.w	fp, r3, r1
 8002680:	f04f 0200 	mov.w	r2, #0
 8002684:	f04f 0300 	mov.w	r3, #0
 8002688:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800268c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002690:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002694:	4692      	mov	sl, r2
 8002696:	469b      	mov	fp, r3
 8002698:	4643      	mov	r3, r8
 800269a:	eb1a 0303 	adds.w	r3, sl, r3
 800269e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80026a2:	464b      	mov	r3, r9
 80026a4:	eb4b 0303 	adc.w	r3, fp, r3
 80026a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80026ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80026b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80026bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80026c0:	460b      	mov	r3, r1
 80026c2:	18db      	adds	r3, r3, r3
 80026c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80026c6:	4613      	mov	r3, r2
 80026c8:	eb42 0303 	adc.w	r3, r2, r3
 80026cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80026ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80026d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80026d6:	f7fd fd95 	bl	8000204 <__aeabi_uldivmod>
 80026da:	4602      	mov	r2, r0
 80026dc:	460b      	mov	r3, r1
 80026de:	4611      	mov	r1, r2
 80026e0:	4b3b      	ldr	r3, [pc, #236]	@ (80027d0 <UART_SetConfig+0x2d4>)
 80026e2:	fba3 2301 	umull	r2, r3, r3, r1
 80026e6:	095b      	lsrs	r3, r3, #5
 80026e8:	2264      	movs	r2, #100	@ 0x64
 80026ea:	fb02 f303 	mul.w	r3, r2, r3
 80026ee:	1acb      	subs	r3, r1, r3
 80026f0:	00db      	lsls	r3, r3, #3
 80026f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80026f6:	4b36      	ldr	r3, [pc, #216]	@ (80027d0 <UART_SetConfig+0x2d4>)
 80026f8:	fba3 2302 	umull	r2, r3, r3, r2
 80026fc:	095b      	lsrs	r3, r3, #5
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002704:	441c      	add	r4, r3
 8002706:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800270a:	2200      	movs	r2, #0
 800270c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002710:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002714:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002718:	4642      	mov	r2, r8
 800271a:	464b      	mov	r3, r9
 800271c:	1891      	adds	r1, r2, r2
 800271e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002720:	415b      	adcs	r3, r3
 8002722:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002724:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002728:	4641      	mov	r1, r8
 800272a:	1851      	adds	r1, r2, r1
 800272c:	6339      	str	r1, [r7, #48]	@ 0x30
 800272e:	4649      	mov	r1, r9
 8002730:	414b      	adcs	r3, r1
 8002732:	637b      	str	r3, [r7, #52]	@ 0x34
 8002734:	f04f 0200 	mov.w	r2, #0
 8002738:	f04f 0300 	mov.w	r3, #0
 800273c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002740:	4659      	mov	r1, fp
 8002742:	00cb      	lsls	r3, r1, #3
 8002744:	4651      	mov	r1, sl
 8002746:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800274a:	4651      	mov	r1, sl
 800274c:	00ca      	lsls	r2, r1, #3
 800274e:	4610      	mov	r0, r2
 8002750:	4619      	mov	r1, r3
 8002752:	4603      	mov	r3, r0
 8002754:	4642      	mov	r2, r8
 8002756:	189b      	adds	r3, r3, r2
 8002758:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800275c:	464b      	mov	r3, r9
 800275e:	460a      	mov	r2, r1
 8002760:	eb42 0303 	adc.w	r3, r2, r3
 8002764:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002774:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002778:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800277c:	460b      	mov	r3, r1
 800277e:	18db      	adds	r3, r3, r3
 8002780:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002782:	4613      	mov	r3, r2
 8002784:	eb42 0303 	adc.w	r3, r2, r3
 8002788:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800278a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800278e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002792:	f7fd fd37 	bl	8000204 <__aeabi_uldivmod>
 8002796:	4602      	mov	r2, r0
 8002798:	460b      	mov	r3, r1
 800279a:	4b0d      	ldr	r3, [pc, #52]	@ (80027d0 <UART_SetConfig+0x2d4>)
 800279c:	fba3 1302 	umull	r1, r3, r3, r2
 80027a0:	095b      	lsrs	r3, r3, #5
 80027a2:	2164      	movs	r1, #100	@ 0x64
 80027a4:	fb01 f303 	mul.w	r3, r1, r3
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	3332      	adds	r3, #50	@ 0x32
 80027ae:	4a08      	ldr	r2, [pc, #32]	@ (80027d0 <UART_SetConfig+0x2d4>)
 80027b0:	fba2 2303 	umull	r2, r3, r2, r3
 80027b4:	095b      	lsrs	r3, r3, #5
 80027b6:	f003 0207 	and.w	r2, r3, #7
 80027ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4422      	add	r2, r4
 80027c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80027c4:	e106      	b.n	80029d4 <UART_SetConfig+0x4d8>
 80027c6:	bf00      	nop
 80027c8:	40011000 	.word	0x40011000
 80027cc:	40011400 	.word	0x40011400
 80027d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027d8:	2200      	movs	r2, #0
 80027da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80027de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80027e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80027e6:	4642      	mov	r2, r8
 80027e8:	464b      	mov	r3, r9
 80027ea:	1891      	adds	r1, r2, r2
 80027ec:	6239      	str	r1, [r7, #32]
 80027ee:	415b      	adcs	r3, r3
 80027f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80027f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80027f6:	4641      	mov	r1, r8
 80027f8:	1854      	adds	r4, r2, r1
 80027fa:	4649      	mov	r1, r9
 80027fc:	eb43 0501 	adc.w	r5, r3, r1
 8002800:	f04f 0200 	mov.w	r2, #0
 8002804:	f04f 0300 	mov.w	r3, #0
 8002808:	00eb      	lsls	r3, r5, #3
 800280a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800280e:	00e2      	lsls	r2, r4, #3
 8002810:	4614      	mov	r4, r2
 8002812:	461d      	mov	r5, r3
 8002814:	4643      	mov	r3, r8
 8002816:	18e3      	adds	r3, r4, r3
 8002818:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800281c:	464b      	mov	r3, r9
 800281e:	eb45 0303 	adc.w	r3, r5, r3
 8002822:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002826:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002832:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002836:	f04f 0200 	mov.w	r2, #0
 800283a:	f04f 0300 	mov.w	r3, #0
 800283e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002842:	4629      	mov	r1, r5
 8002844:	008b      	lsls	r3, r1, #2
 8002846:	4621      	mov	r1, r4
 8002848:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800284c:	4621      	mov	r1, r4
 800284e:	008a      	lsls	r2, r1, #2
 8002850:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002854:	f7fd fcd6 	bl	8000204 <__aeabi_uldivmod>
 8002858:	4602      	mov	r2, r0
 800285a:	460b      	mov	r3, r1
 800285c:	4b60      	ldr	r3, [pc, #384]	@ (80029e0 <UART_SetConfig+0x4e4>)
 800285e:	fba3 2302 	umull	r2, r3, r3, r2
 8002862:	095b      	lsrs	r3, r3, #5
 8002864:	011c      	lsls	r4, r3, #4
 8002866:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800286a:	2200      	movs	r2, #0
 800286c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002870:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002874:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002878:	4642      	mov	r2, r8
 800287a:	464b      	mov	r3, r9
 800287c:	1891      	adds	r1, r2, r2
 800287e:	61b9      	str	r1, [r7, #24]
 8002880:	415b      	adcs	r3, r3
 8002882:	61fb      	str	r3, [r7, #28]
 8002884:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002888:	4641      	mov	r1, r8
 800288a:	1851      	adds	r1, r2, r1
 800288c:	6139      	str	r1, [r7, #16]
 800288e:	4649      	mov	r1, r9
 8002890:	414b      	adcs	r3, r1
 8002892:	617b      	str	r3, [r7, #20]
 8002894:	f04f 0200 	mov.w	r2, #0
 8002898:	f04f 0300 	mov.w	r3, #0
 800289c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028a0:	4659      	mov	r1, fp
 80028a2:	00cb      	lsls	r3, r1, #3
 80028a4:	4651      	mov	r1, sl
 80028a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028aa:	4651      	mov	r1, sl
 80028ac:	00ca      	lsls	r2, r1, #3
 80028ae:	4610      	mov	r0, r2
 80028b0:	4619      	mov	r1, r3
 80028b2:	4603      	mov	r3, r0
 80028b4:	4642      	mov	r2, r8
 80028b6:	189b      	adds	r3, r3, r2
 80028b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80028bc:	464b      	mov	r3, r9
 80028be:	460a      	mov	r2, r1
 80028c0:	eb42 0303 	adc.w	r3, r2, r3
 80028c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80028c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80028d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80028d4:	f04f 0200 	mov.w	r2, #0
 80028d8:	f04f 0300 	mov.w	r3, #0
 80028dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80028e0:	4649      	mov	r1, r9
 80028e2:	008b      	lsls	r3, r1, #2
 80028e4:	4641      	mov	r1, r8
 80028e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028ea:	4641      	mov	r1, r8
 80028ec:	008a      	lsls	r2, r1, #2
 80028ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80028f2:	f7fd fc87 	bl	8000204 <__aeabi_uldivmod>
 80028f6:	4602      	mov	r2, r0
 80028f8:	460b      	mov	r3, r1
 80028fa:	4611      	mov	r1, r2
 80028fc:	4b38      	ldr	r3, [pc, #224]	@ (80029e0 <UART_SetConfig+0x4e4>)
 80028fe:	fba3 2301 	umull	r2, r3, r3, r1
 8002902:	095b      	lsrs	r3, r3, #5
 8002904:	2264      	movs	r2, #100	@ 0x64
 8002906:	fb02 f303 	mul.w	r3, r2, r3
 800290a:	1acb      	subs	r3, r1, r3
 800290c:	011b      	lsls	r3, r3, #4
 800290e:	3332      	adds	r3, #50	@ 0x32
 8002910:	4a33      	ldr	r2, [pc, #204]	@ (80029e0 <UART_SetConfig+0x4e4>)
 8002912:	fba2 2303 	umull	r2, r3, r2, r3
 8002916:	095b      	lsrs	r3, r3, #5
 8002918:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800291c:	441c      	add	r4, r3
 800291e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002922:	2200      	movs	r2, #0
 8002924:	673b      	str	r3, [r7, #112]	@ 0x70
 8002926:	677a      	str	r2, [r7, #116]	@ 0x74
 8002928:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800292c:	4642      	mov	r2, r8
 800292e:	464b      	mov	r3, r9
 8002930:	1891      	adds	r1, r2, r2
 8002932:	60b9      	str	r1, [r7, #8]
 8002934:	415b      	adcs	r3, r3
 8002936:	60fb      	str	r3, [r7, #12]
 8002938:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800293c:	4641      	mov	r1, r8
 800293e:	1851      	adds	r1, r2, r1
 8002940:	6039      	str	r1, [r7, #0]
 8002942:	4649      	mov	r1, r9
 8002944:	414b      	adcs	r3, r1
 8002946:	607b      	str	r3, [r7, #4]
 8002948:	f04f 0200 	mov.w	r2, #0
 800294c:	f04f 0300 	mov.w	r3, #0
 8002950:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002954:	4659      	mov	r1, fp
 8002956:	00cb      	lsls	r3, r1, #3
 8002958:	4651      	mov	r1, sl
 800295a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800295e:	4651      	mov	r1, sl
 8002960:	00ca      	lsls	r2, r1, #3
 8002962:	4610      	mov	r0, r2
 8002964:	4619      	mov	r1, r3
 8002966:	4603      	mov	r3, r0
 8002968:	4642      	mov	r2, r8
 800296a:	189b      	adds	r3, r3, r2
 800296c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800296e:	464b      	mov	r3, r9
 8002970:	460a      	mov	r2, r1
 8002972:	eb42 0303 	adc.w	r3, r2, r3
 8002976:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	663b      	str	r3, [r7, #96]	@ 0x60
 8002982:	667a      	str	r2, [r7, #100]	@ 0x64
 8002984:	f04f 0200 	mov.w	r2, #0
 8002988:	f04f 0300 	mov.w	r3, #0
 800298c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002990:	4649      	mov	r1, r9
 8002992:	008b      	lsls	r3, r1, #2
 8002994:	4641      	mov	r1, r8
 8002996:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800299a:	4641      	mov	r1, r8
 800299c:	008a      	lsls	r2, r1, #2
 800299e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80029a2:	f7fd fc2f 	bl	8000204 <__aeabi_uldivmod>
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	4b0d      	ldr	r3, [pc, #52]	@ (80029e0 <UART_SetConfig+0x4e4>)
 80029ac:	fba3 1302 	umull	r1, r3, r3, r2
 80029b0:	095b      	lsrs	r3, r3, #5
 80029b2:	2164      	movs	r1, #100	@ 0x64
 80029b4:	fb01 f303 	mul.w	r3, r1, r3
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	011b      	lsls	r3, r3, #4
 80029bc:	3332      	adds	r3, #50	@ 0x32
 80029be:	4a08      	ldr	r2, [pc, #32]	@ (80029e0 <UART_SetConfig+0x4e4>)
 80029c0:	fba2 2303 	umull	r2, r3, r2, r3
 80029c4:	095b      	lsrs	r3, r3, #5
 80029c6:	f003 020f 	and.w	r2, r3, #15
 80029ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4422      	add	r2, r4
 80029d2:	609a      	str	r2, [r3, #8]
}
 80029d4:	bf00      	nop
 80029d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80029da:	46bd      	mov	sp, r7
 80029dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029e0:	51eb851f 	.word	0x51eb851f

080029e4 <std>:
 80029e4:	2300      	movs	r3, #0
 80029e6:	b510      	push	{r4, lr}
 80029e8:	4604      	mov	r4, r0
 80029ea:	e9c0 3300 	strd	r3, r3, [r0]
 80029ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80029f2:	6083      	str	r3, [r0, #8]
 80029f4:	8181      	strh	r1, [r0, #12]
 80029f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80029f8:	81c2      	strh	r2, [r0, #14]
 80029fa:	6183      	str	r3, [r0, #24]
 80029fc:	4619      	mov	r1, r3
 80029fe:	2208      	movs	r2, #8
 8002a00:	305c      	adds	r0, #92	@ 0x5c
 8002a02:	f000 f9e7 	bl	8002dd4 <memset>
 8002a06:	4b0d      	ldr	r3, [pc, #52]	@ (8002a3c <std+0x58>)
 8002a08:	6263      	str	r3, [r4, #36]	@ 0x24
 8002a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a40 <std+0x5c>)
 8002a0c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a44 <std+0x60>)
 8002a10:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002a12:	4b0d      	ldr	r3, [pc, #52]	@ (8002a48 <std+0x64>)
 8002a14:	6323      	str	r3, [r4, #48]	@ 0x30
 8002a16:	4b0d      	ldr	r3, [pc, #52]	@ (8002a4c <std+0x68>)
 8002a18:	6224      	str	r4, [r4, #32]
 8002a1a:	429c      	cmp	r4, r3
 8002a1c:	d006      	beq.n	8002a2c <std+0x48>
 8002a1e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002a22:	4294      	cmp	r4, r2
 8002a24:	d002      	beq.n	8002a2c <std+0x48>
 8002a26:	33d0      	adds	r3, #208	@ 0xd0
 8002a28:	429c      	cmp	r4, r3
 8002a2a:	d105      	bne.n	8002a38 <std+0x54>
 8002a2c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002a30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a34:	f000 ba46 	b.w	8002ec4 <__retarget_lock_init_recursive>
 8002a38:	bd10      	pop	{r4, pc}
 8002a3a:	bf00      	nop
 8002a3c:	08002c25 	.word	0x08002c25
 8002a40:	08002c47 	.word	0x08002c47
 8002a44:	08002c7f 	.word	0x08002c7f
 8002a48:	08002ca3 	.word	0x08002ca3
 8002a4c:	2000011c 	.word	0x2000011c

08002a50 <stdio_exit_handler>:
 8002a50:	4a02      	ldr	r2, [pc, #8]	@ (8002a5c <stdio_exit_handler+0xc>)
 8002a52:	4903      	ldr	r1, [pc, #12]	@ (8002a60 <stdio_exit_handler+0x10>)
 8002a54:	4803      	ldr	r0, [pc, #12]	@ (8002a64 <stdio_exit_handler+0x14>)
 8002a56:	f000 b869 	b.w	8002b2c <_fwalk_sglue>
 8002a5a:	bf00      	nop
 8002a5c:	2000000c 	.word	0x2000000c
 8002a60:	080031c5 	.word	0x080031c5
 8002a64:	2000001c 	.word	0x2000001c

08002a68 <cleanup_stdio>:
 8002a68:	6841      	ldr	r1, [r0, #4]
 8002a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8002a9c <cleanup_stdio+0x34>)
 8002a6c:	4299      	cmp	r1, r3
 8002a6e:	b510      	push	{r4, lr}
 8002a70:	4604      	mov	r4, r0
 8002a72:	d001      	beq.n	8002a78 <cleanup_stdio+0x10>
 8002a74:	f000 fba6 	bl	80031c4 <_fflush_r>
 8002a78:	68a1      	ldr	r1, [r4, #8]
 8002a7a:	4b09      	ldr	r3, [pc, #36]	@ (8002aa0 <cleanup_stdio+0x38>)
 8002a7c:	4299      	cmp	r1, r3
 8002a7e:	d002      	beq.n	8002a86 <cleanup_stdio+0x1e>
 8002a80:	4620      	mov	r0, r4
 8002a82:	f000 fb9f 	bl	80031c4 <_fflush_r>
 8002a86:	68e1      	ldr	r1, [r4, #12]
 8002a88:	4b06      	ldr	r3, [pc, #24]	@ (8002aa4 <cleanup_stdio+0x3c>)
 8002a8a:	4299      	cmp	r1, r3
 8002a8c:	d004      	beq.n	8002a98 <cleanup_stdio+0x30>
 8002a8e:	4620      	mov	r0, r4
 8002a90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a94:	f000 bb96 	b.w	80031c4 <_fflush_r>
 8002a98:	bd10      	pop	{r4, pc}
 8002a9a:	bf00      	nop
 8002a9c:	2000011c 	.word	0x2000011c
 8002aa0:	20000184 	.word	0x20000184
 8002aa4:	200001ec 	.word	0x200001ec

08002aa8 <global_stdio_init.part.0>:
 8002aa8:	b510      	push	{r4, lr}
 8002aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad8 <global_stdio_init.part.0+0x30>)
 8002aac:	4c0b      	ldr	r4, [pc, #44]	@ (8002adc <global_stdio_init.part.0+0x34>)
 8002aae:	4a0c      	ldr	r2, [pc, #48]	@ (8002ae0 <global_stdio_init.part.0+0x38>)
 8002ab0:	601a      	str	r2, [r3, #0]
 8002ab2:	4620      	mov	r0, r4
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	2104      	movs	r1, #4
 8002ab8:	f7ff ff94 	bl	80029e4 <std>
 8002abc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	2109      	movs	r1, #9
 8002ac4:	f7ff ff8e 	bl	80029e4 <std>
 8002ac8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002acc:	2202      	movs	r2, #2
 8002ace:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ad2:	2112      	movs	r1, #18
 8002ad4:	f7ff bf86 	b.w	80029e4 <std>
 8002ad8:	20000254 	.word	0x20000254
 8002adc:	2000011c 	.word	0x2000011c
 8002ae0:	08002a51 	.word	0x08002a51

08002ae4 <__sfp_lock_acquire>:
 8002ae4:	4801      	ldr	r0, [pc, #4]	@ (8002aec <__sfp_lock_acquire+0x8>)
 8002ae6:	f000 b9ee 	b.w	8002ec6 <__retarget_lock_acquire_recursive>
 8002aea:	bf00      	nop
 8002aec:	2000025d 	.word	0x2000025d

08002af0 <__sfp_lock_release>:
 8002af0:	4801      	ldr	r0, [pc, #4]	@ (8002af8 <__sfp_lock_release+0x8>)
 8002af2:	f000 b9e9 	b.w	8002ec8 <__retarget_lock_release_recursive>
 8002af6:	bf00      	nop
 8002af8:	2000025d 	.word	0x2000025d

08002afc <__sinit>:
 8002afc:	b510      	push	{r4, lr}
 8002afe:	4604      	mov	r4, r0
 8002b00:	f7ff fff0 	bl	8002ae4 <__sfp_lock_acquire>
 8002b04:	6a23      	ldr	r3, [r4, #32]
 8002b06:	b11b      	cbz	r3, 8002b10 <__sinit+0x14>
 8002b08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b0c:	f7ff bff0 	b.w	8002af0 <__sfp_lock_release>
 8002b10:	4b04      	ldr	r3, [pc, #16]	@ (8002b24 <__sinit+0x28>)
 8002b12:	6223      	str	r3, [r4, #32]
 8002b14:	4b04      	ldr	r3, [pc, #16]	@ (8002b28 <__sinit+0x2c>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d1f5      	bne.n	8002b08 <__sinit+0xc>
 8002b1c:	f7ff ffc4 	bl	8002aa8 <global_stdio_init.part.0>
 8002b20:	e7f2      	b.n	8002b08 <__sinit+0xc>
 8002b22:	bf00      	nop
 8002b24:	08002a69 	.word	0x08002a69
 8002b28:	20000254 	.word	0x20000254

08002b2c <_fwalk_sglue>:
 8002b2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b30:	4607      	mov	r7, r0
 8002b32:	4688      	mov	r8, r1
 8002b34:	4614      	mov	r4, r2
 8002b36:	2600      	movs	r6, #0
 8002b38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002b3c:	f1b9 0901 	subs.w	r9, r9, #1
 8002b40:	d505      	bpl.n	8002b4e <_fwalk_sglue+0x22>
 8002b42:	6824      	ldr	r4, [r4, #0]
 8002b44:	2c00      	cmp	r4, #0
 8002b46:	d1f7      	bne.n	8002b38 <_fwalk_sglue+0xc>
 8002b48:	4630      	mov	r0, r6
 8002b4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b4e:	89ab      	ldrh	r3, [r5, #12]
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d907      	bls.n	8002b64 <_fwalk_sglue+0x38>
 8002b54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	d003      	beq.n	8002b64 <_fwalk_sglue+0x38>
 8002b5c:	4629      	mov	r1, r5
 8002b5e:	4638      	mov	r0, r7
 8002b60:	47c0      	blx	r8
 8002b62:	4306      	orrs	r6, r0
 8002b64:	3568      	adds	r5, #104	@ 0x68
 8002b66:	e7e9      	b.n	8002b3c <_fwalk_sglue+0x10>

08002b68 <_puts_r>:
 8002b68:	6a03      	ldr	r3, [r0, #32]
 8002b6a:	b570      	push	{r4, r5, r6, lr}
 8002b6c:	6884      	ldr	r4, [r0, #8]
 8002b6e:	4605      	mov	r5, r0
 8002b70:	460e      	mov	r6, r1
 8002b72:	b90b      	cbnz	r3, 8002b78 <_puts_r+0x10>
 8002b74:	f7ff ffc2 	bl	8002afc <__sinit>
 8002b78:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002b7a:	07db      	lsls	r3, r3, #31
 8002b7c:	d405      	bmi.n	8002b8a <_puts_r+0x22>
 8002b7e:	89a3      	ldrh	r3, [r4, #12]
 8002b80:	0598      	lsls	r0, r3, #22
 8002b82:	d402      	bmi.n	8002b8a <_puts_r+0x22>
 8002b84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002b86:	f000 f99e 	bl	8002ec6 <__retarget_lock_acquire_recursive>
 8002b8a:	89a3      	ldrh	r3, [r4, #12]
 8002b8c:	0719      	lsls	r1, r3, #28
 8002b8e:	d502      	bpl.n	8002b96 <_puts_r+0x2e>
 8002b90:	6923      	ldr	r3, [r4, #16]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d135      	bne.n	8002c02 <_puts_r+0x9a>
 8002b96:	4621      	mov	r1, r4
 8002b98:	4628      	mov	r0, r5
 8002b9a:	f000 f8c5 	bl	8002d28 <__swsetup_r>
 8002b9e:	b380      	cbz	r0, 8002c02 <_puts_r+0x9a>
 8002ba0:	f04f 35ff 	mov.w	r5, #4294967295
 8002ba4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002ba6:	07da      	lsls	r2, r3, #31
 8002ba8:	d405      	bmi.n	8002bb6 <_puts_r+0x4e>
 8002baa:	89a3      	ldrh	r3, [r4, #12]
 8002bac:	059b      	lsls	r3, r3, #22
 8002bae:	d402      	bmi.n	8002bb6 <_puts_r+0x4e>
 8002bb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002bb2:	f000 f989 	bl	8002ec8 <__retarget_lock_release_recursive>
 8002bb6:	4628      	mov	r0, r5
 8002bb8:	bd70      	pop	{r4, r5, r6, pc}
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	da04      	bge.n	8002bc8 <_puts_r+0x60>
 8002bbe:	69a2      	ldr	r2, [r4, #24]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	dc17      	bgt.n	8002bf4 <_puts_r+0x8c>
 8002bc4:	290a      	cmp	r1, #10
 8002bc6:	d015      	beq.n	8002bf4 <_puts_r+0x8c>
 8002bc8:	6823      	ldr	r3, [r4, #0]
 8002bca:	1c5a      	adds	r2, r3, #1
 8002bcc:	6022      	str	r2, [r4, #0]
 8002bce:	7019      	strb	r1, [r3, #0]
 8002bd0:	68a3      	ldr	r3, [r4, #8]
 8002bd2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	60a3      	str	r3, [r4, #8]
 8002bda:	2900      	cmp	r1, #0
 8002bdc:	d1ed      	bne.n	8002bba <_puts_r+0x52>
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	da11      	bge.n	8002c06 <_puts_r+0x9e>
 8002be2:	4622      	mov	r2, r4
 8002be4:	210a      	movs	r1, #10
 8002be6:	4628      	mov	r0, r5
 8002be8:	f000 f85f 	bl	8002caa <__swbuf_r>
 8002bec:	3001      	adds	r0, #1
 8002bee:	d0d7      	beq.n	8002ba0 <_puts_r+0x38>
 8002bf0:	250a      	movs	r5, #10
 8002bf2:	e7d7      	b.n	8002ba4 <_puts_r+0x3c>
 8002bf4:	4622      	mov	r2, r4
 8002bf6:	4628      	mov	r0, r5
 8002bf8:	f000 f857 	bl	8002caa <__swbuf_r>
 8002bfc:	3001      	adds	r0, #1
 8002bfe:	d1e7      	bne.n	8002bd0 <_puts_r+0x68>
 8002c00:	e7ce      	b.n	8002ba0 <_puts_r+0x38>
 8002c02:	3e01      	subs	r6, #1
 8002c04:	e7e4      	b.n	8002bd0 <_puts_r+0x68>
 8002c06:	6823      	ldr	r3, [r4, #0]
 8002c08:	1c5a      	adds	r2, r3, #1
 8002c0a:	6022      	str	r2, [r4, #0]
 8002c0c:	220a      	movs	r2, #10
 8002c0e:	701a      	strb	r2, [r3, #0]
 8002c10:	e7ee      	b.n	8002bf0 <_puts_r+0x88>
	...

08002c14 <puts>:
 8002c14:	4b02      	ldr	r3, [pc, #8]	@ (8002c20 <puts+0xc>)
 8002c16:	4601      	mov	r1, r0
 8002c18:	6818      	ldr	r0, [r3, #0]
 8002c1a:	f7ff bfa5 	b.w	8002b68 <_puts_r>
 8002c1e:	bf00      	nop
 8002c20:	20000018 	.word	0x20000018

08002c24 <__sread>:
 8002c24:	b510      	push	{r4, lr}
 8002c26:	460c      	mov	r4, r1
 8002c28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c2c:	f000 f8fc 	bl	8002e28 <_read_r>
 8002c30:	2800      	cmp	r0, #0
 8002c32:	bfab      	itete	ge
 8002c34:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002c36:	89a3      	ldrhlt	r3, [r4, #12]
 8002c38:	181b      	addge	r3, r3, r0
 8002c3a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002c3e:	bfac      	ite	ge
 8002c40:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002c42:	81a3      	strhlt	r3, [r4, #12]
 8002c44:	bd10      	pop	{r4, pc}

08002c46 <__swrite>:
 8002c46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c4a:	461f      	mov	r7, r3
 8002c4c:	898b      	ldrh	r3, [r1, #12]
 8002c4e:	05db      	lsls	r3, r3, #23
 8002c50:	4605      	mov	r5, r0
 8002c52:	460c      	mov	r4, r1
 8002c54:	4616      	mov	r6, r2
 8002c56:	d505      	bpl.n	8002c64 <__swrite+0x1e>
 8002c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f000 f8d0 	bl	8002e04 <_lseek_r>
 8002c64:	89a3      	ldrh	r3, [r4, #12]
 8002c66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c6e:	81a3      	strh	r3, [r4, #12]
 8002c70:	4632      	mov	r2, r6
 8002c72:	463b      	mov	r3, r7
 8002c74:	4628      	mov	r0, r5
 8002c76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c7a:	f000 b8e7 	b.w	8002e4c <_write_r>

08002c7e <__sseek>:
 8002c7e:	b510      	push	{r4, lr}
 8002c80:	460c      	mov	r4, r1
 8002c82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c86:	f000 f8bd 	bl	8002e04 <_lseek_r>
 8002c8a:	1c43      	adds	r3, r0, #1
 8002c8c:	89a3      	ldrh	r3, [r4, #12]
 8002c8e:	bf15      	itete	ne
 8002c90:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002c92:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002c96:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002c9a:	81a3      	strheq	r3, [r4, #12]
 8002c9c:	bf18      	it	ne
 8002c9e:	81a3      	strhne	r3, [r4, #12]
 8002ca0:	bd10      	pop	{r4, pc}

08002ca2 <__sclose>:
 8002ca2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ca6:	f000 b89d 	b.w	8002de4 <_close_r>

08002caa <__swbuf_r>:
 8002caa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cac:	460e      	mov	r6, r1
 8002cae:	4614      	mov	r4, r2
 8002cb0:	4605      	mov	r5, r0
 8002cb2:	b118      	cbz	r0, 8002cbc <__swbuf_r+0x12>
 8002cb4:	6a03      	ldr	r3, [r0, #32]
 8002cb6:	b90b      	cbnz	r3, 8002cbc <__swbuf_r+0x12>
 8002cb8:	f7ff ff20 	bl	8002afc <__sinit>
 8002cbc:	69a3      	ldr	r3, [r4, #24]
 8002cbe:	60a3      	str	r3, [r4, #8]
 8002cc0:	89a3      	ldrh	r3, [r4, #12]
 8002cc2:	071a      	lsls	r2, r3, #28
 8002cc4:	d501      	bpl.n	8002cca <__swbuf_r+0x20>
 8002cc6:	6923      	ldr	r3, [r4, #16]
 8002cc8:	b943      	cbnz	r3, 8002cdc <__swbuf_r+0x32>
 8002cca:	4621      	mov	r1, r4
 8002ccc:	4628      	mov	r0, r5
 8002cce:	f000 f82b 	bl	8002d28 <__swsetup_r>
 8002cd2:	b118      	cbz	r0, 8002cdc <__swbuf_r+0x32>
 8002cd4:	f04f 37ff 	mov.w	r7, #4294967295
 8002cd8:	4638      	mov	r0, r7
 8002cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cdc:	6823      	ldr	r3, [r4, #0]
 8002cde:	6922      	ldr	r2, [r4, #16]
 8002ce0:	1a98      	subs	r0, r3, r2
 8002ce2:	6963      	ldr	r3, [r4, #20]
 8002ce4:	b2f6      	uxtb	r6, r6
 8002ce6:	4283      	cmp	r3, r0
 8002ce8:	4637      	mov	r7, r6
 8002cea:	dc05      	bgt.n	8002cf8 <__swbuf_r+0x4e>
 8002cec:	4621      	mov	r1, r4
 8002cee:	4628      	mov	r0, r5
 8002cf0:	f000 fa68 	bl	80031c4 <_fflush_r>
 8002cf4:	2800      	cmp	r0, #0
 8002cf6:	d1ed      	bne.n	8002cd4 <__swbuf_r+0x2a>
 8002cf8:	68a3      	ldr	r3, [r4, #8]
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	60a3      	str	r3, [r4, #8]
 8002cfe:	6823      	ldr	r3, [r4, #0]
 8002d00:	1c5a      	adds	r2, r3, #1
 8002d02:	6022      	str	r2, [r4, #0]
 8002d04:	701e      	strb	r6, [r3, #0]
 8002d06:	6962      	ldr	r2, [r4, #20]
 8002d08:	1c43      	adds	r3, r0, #1
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d004      	beq.n	8002d18 <__swbuf_r+0x6e>
 8002d0e:	89a3      	ldrh	r3, [r4, #12]
 8002d10:	07db      	lsls	r3, r3, #31
 8002d12:	d5e1      	bpl.n	8002cd8 <__swbuf_r+0x2e>
 8002d14:	2e0a      	cmp	r6, #10
 8002d16:	d1df      	bne.n	8002cd8 <__swbuf_r+0x2e>
 8002d18:	4621      	mov	r1, r4
 8002d1a:	4628      	mov	r0, r5
 8002d1c:	f000 fa52 	bl	80031c4 <_fflush_r>
 8002d20:	2800      	cmp	r0, #0
 8002d22:	d0d9      	beq.n	8002cd8 <__swbuf_r+0x2e>
 8002d24:	e7d6      	b.n	8002cd4 <__swbuf_r+0x2a>
	...

08002d28 <__swsetup_r>:
 8002d28:	b538      	push	{r3, r4, r5, lr}
 8002d2a:	4b29      	ldr	r3, [pc, #164]	@ (8002dd0 <__swsetup_r+0xa8>)
 8002d2c:	4605      	mov	r5, r0
 8002d2e:	6818      	ldr	r0, [r3, #0]
 8002d30:	460c      	mov	r4, r1
 8002d32:	b118      	cbz	r0, 8002d3c <__swsetup_r+0x14>
 8002d34:	6a03      	ldr	r3, [r0, #32]
 8002d36:	b90b      	cbnz	r3, 8002d3c <__swsetup_r+0x14>
 8002d38:	f7ff fee0 	bl	8002afc <__sinit>
 8002d3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002d40:	0719      	lsls	r1, r3, #28
 8002d42:	d422      	bmi.n	8002d8a <__swsetup_r+0x62>
 8002d44:	06da      	lsls	r2, r3, #27
 8002d46:	d407      	bmi.n	8002d58 <__swsetup_r+0x30>
 8002d48:	2209      	movs	r2, #9
 8002d4a:	602a      	str	r2, [r5, #0]
 8002d4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d50:	81a3      	strh	r3, [r4, #12]
 8002d52:	f04f 30ff 	mov.w	r0, #4294967295
 8002d56:	e033      	b.n	8002dc0 <__swsetup_r+0x98>
 8002d58:	0758      	lsls	r0, r3, #29
 8002d5a:	d512      	bpl.n	8002d82 <__swsetup_r+0x5a>
 8002d5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002d5e:	b141      	cbz	r1, 8002d72 <__swsetup_r+0x4a>
 8002d60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002d64:	4299      	cmp	r1, r3
 8002d66:	d002      	beq.n	8002d6e <__swsetup_r+0x46>
 8002d68:	4628      	mov	r0, r5
 8002d6a:	f000 f8af 	bl	8002ecc <_free_r>
 8002d6e:	2300      	movs	r3, #0
 8002d70:	6363      	str	r3, [r4, #52]	@ 0x34
 8002d72:	89a3      	ldrh	r3, [r4, #12]
 8002d74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002d78:	81a3      	strh	r3, [r4, #12]
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	6063      	str	r3, [r4, #4]
 8002d7e:	6923      	ldr	r3, [r4, #16]
 8002d80:	6023      	str	r3, [r4, #0]
 8002d82:	89a3      	ldrh	r3, [r4, #12]
 8002d84:	f043 0308 	orr.w	r3, r3, #8
 8002d88:	81a3      	strh	r3, [r4, #12]
 8002d8a:	6923      	ldr	r3, [r4, #16]
 8002d8c:	b94b      	cbnz	r3, 8002da2 <__swsetup_r+0x7a>
 8002d8e:	89a3      	ldrh	r3, [r4, #12]
 8002d90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002d94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d98:	d003      	beq.n	8002da2 <__swsetup_r+0x7a>
 8002d9a:	4621      	mov	r1, r4
 8002d9c:	4628      	mov	r0, r5
 8002d9e:	f000 fa5f 	bl	8003260 <__smakebuf_r>
 8002da2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002da6:	f013 0201 	ands.w	r2, r3, #1
 8002daa:	d00a      	beq.n	8002dc2 <__swsetup_r+0x9a>
 8002dac:	2200      	movs	r2, #0
 8002dae:	60a2      	str	r2, [r4, #8]
 8002db0:	6962      	ldr	r2, [r4, #20]
 8002db2:	4252      	negs	r2, r2
 8002db4:	61a2      	str	r2, [r4, #24]
 8002db6:	6922      	ldr	r2, [r4, #16]
 8002db8:	b942      	cbnz	r2, 8002dcc <__swsetup_r+0xa4>
 8002dba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002dbe:	d1c5      	bne.n	8002d4c <__swsetup_r+0x24>
 8002dc0:	bd38      	pop	{r3, r4, r5, pc}
 8002dc2:	0799      	lsls	r1, r3, #30
 8002dc4:	bf58      	it	pl
 8002dc6:	6962      	ldrpl	r2, [r4, #20]
 8002dc8:	60a2      	str	r2, [r4, #8]
 8002dca:	e7f4      	b.n	8002db6 <__swsetup_r+0x8e>
 8002dcc:	2000      	movs	r0, #0
 8002dce:	e7f7      	b.n	8002dc0 <__swsetup_r+0x98>
 8002dd0:	20000018 	.word	0x20000018

08002dd4 <memset>:
 8002dd4:	4402      	add	r2, r0
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d100      	bne.n	8002dde <memset+0xa>
 8002ddc:	4770      	bx	lr
 8002dde:	f803 1b01 	strb.w	r1, [r3], #1
 8002de2:	e7f9      	b.n	8002dd8 <memset+0x4>

08002de4 <_close_r>:
 8002de4:	b538      	push	{r3, r4, r5, lr}
 8002de6:	4d06      	ldr	r5, [pc, #24]	@ (8002e00 <_close_r+0x1c>)
 8002de8:	2300      	movs	r3, #0
 8002dea:	4604      	mov	r4, r0
 8002dec:	4608      	mov	r0, r1
 8002dee:	602b      	str	r3, [r5, #0]
 8002df0:	f7fd fde8 	bl	80009c4 <_close>
 8002df4:	1c43      	adds	r3, r0, #1
 8002df6:	d102      	bne.n	8002dfe <_close_r+0x1a>
 8002df8:	682b      	ldr	r3, [r5, #0]
 8002dfa:	b103      	cbz	r3, 8002dfe <_close_r+0x1a>
 8002dfc:	6023      	str	r3, [r4, #0]
 8002dfe:	bd38      	pop	{r3, r4, r5, pc}
 8002e00:	20000258 	.word	0x20000258

08002e04 <_lseek_r>:
 8002e04:	b538      	push	{r3, r4, r5, lr}
 8002e06:	4d07      	ldr	r5, [pc, #28]	@ (8002e24 <_lseek_r+0x20>)
 8002e08:	4604      	mov	r4, r0
 8002e0a:	4608      	mov	r0, r1
 8002e0c:	4611      	mov	r1, r2
 8002e0e:	2200      	movs	r2, #0
 8002e10:	602a      	str	r2, [r5, #0]
 8002e12:	461a      	mov	r2, r3
 8002e14:	f7fd fdfd 	bl	8000a12 <_lseek>
 8002e18:	1c43      	adds	r3, r0, #1
 8002e1a:	d102      	bne.n	8002e22 <_lseek_r+0x1e>
 8002e1c:	682b      	ldr	r3, [r5, #0]
 8002e1e:	b103      	cbz	r3, 8002e22 <_lseek_r+0x1e>
 8002e20:	6023      	str	r3, [r4, #0]
 8002e22:	bd38      	pop	{r3, r4, r5, pc}
 8002e24:	20000258 	.word	0x20000258

08002e28 <_read_r>:
 8002e28:	b538      	push	{r3, r4, r5, lr}
 8002e2a:	4d07      	ldr	r5, [pc, #28]	@ (8002e48 <_read_r+0x20>)
 8002e2c:	4604      	mov	r4, r0
 8002e2e:	4608      	mov	r0, r1
 8002e30:	4611      	mov	r1, r2
 8002e32:	2200      	movs	r2, #0
 8002e34:	602a      	str	r2, [r5, #0]
 8002e36:	461a      	mov	r2, r3
 8002e38:	f7fd fd8b 	bl	8000952 <_read>
 8002e3c:	1c43      	adds	r3, r0, #1
 8002e3e:	d102      	bne.n	8002e46 <_read_r+0x1e>
 8002e40:	682b      	ldr	r3, [r5, #0]
 8002e42:	b103      	cbz	r3, 8002e46 <_read_r+0x1e>
 8002e44:	6023      	str	r3, [r4, #0]
 8002e46:	bd38      	pop	{r3, r4, r5, pc}
 8002e48:	20000258 	.word	0x20000258

08002e4c <_write_r>:
 8002e4c:	b538      	push	{r3, r4, r5, lr}
 8002e4e:	4d07      	ldr	r5, [pc, #28]	@ (8002e6c <_write_r+0x20>)
 8002e50:	4604      	mov	r4, r0
 8002e52:	4608      	mov	r0, r1
 8002e54:	4611      	mov	r1, r2
 8002e56:	2200      	movs	r2, #0
 8002e58:	602a      	str	r2, [r5, #0]
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	f7fd fd96 	bl	800098c <_write>
 8002e60:	1c43      	adds	r3, r0, #1
 8002e62:	d102      	bne.n	8002e6a <_write_r+0x1e>
 8002e64:	682b      	ldr	r3, [r5, #0]
 8002e66:	b103      	cbz	r3, 8002e6a <_write_r+0x1e>
 8002e68:	6023      	str	r3, [r4, #0]
 8002e6a:	bd38      	pop	{r3, r4, r5, pc}
 8002e6c:	20000258 	.word	0x20000258

08002e70 <__errno>:
 8002e70:	4b01      	ldr	r3, [pc, #4]	@ (8002e78 <__errno+0x8>)
 8002e72:	6818      	ldr	r0, [r3, #0]
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	20000018 	.word	0x20000018

08002e7c <__libc_init_array>:
 8002e7c:	b570      	push	{r4, r5, r6, lr}
 8002e7e:	4d0d      	ldr	r5, [pc, #52]	@ (8002eb4 <__libc_init_array+0x38>)
 8002e80:	4c0d      	ldr	r4, [pc, #52]	@ (8002eb8 <__libc_init_array+0x3c>)
 8002e82:	1b64      	subs	r4, r4, r5
 8002e84:	10a4      	asrs	r4, r4, #2
 8002e86:	2600      	movs	r6, #0
 8002e88:	42a6      	cmp	r6, r4
 8002e8a:	d109      	bne.n	8002ea0 <__libc_init_array+0x24>
 8002e8c:	4d0b      	ldr	r5, [pc, #44]	@ (8002ebc <__libc_init_array+0x40>)
 8002e8e:	4c0c      	ldr	r4, [pc, #48]	@ (8002ec0 <__libc_init_array+0x44>)
 8002e90:	f000 fa54 	bl	800333c <_init>
 8002e94:	1b64      	subs	r4, r4, r5
 8002e96:	10a4      	asrs	r4, r4, #2
 8002e98:	2600      	movs	r6, #0
 8002e9a:	42a6      	cmp	r6, r4
 8002e9c:	d105      	bne.n	8002eaa <__libc_init_array+0x2e>
 8002e9e:	bd70      	pop	{r4, r5, r6, pc}
 8002ea0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ea4:	4798      	blx	r3
 8002ea6:	3601      	adds	r6, #1
 8002ea8:	e7ee      	b.n	8002e88 <__libc_init_array+0xc>
 8002eaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8002eae:	4798      	blx	r3
 8002eb0:	3601      	adds	r6, #1
 8002eb2:	e7f2      	b.n	8002e9a <__libc_init_array+0x1e>
 8002eb4:	08003388 	.word	0x08003388
 8002eb8:	08003388 	.word	0x08003388
 8002ebc:	08003388 	.word	0x08003388
 8002ec0:	0800338c 	.word	0x0800338c

08002ec4 <__retarget_lock_init_recursive>:
 8002ec4:	4770      	bx	lr

08002ec6 <__retarget_lock_acquire_recursive>:
 8002ec6:	4770      	bx	lr

08002ec8 <__retarget_lock_release_recursive>:
 8002ec8:	4770      	bx	lr
	...

08002ecc <_free_r>:
 8002ecc:	b538      	push	{r3, r4, r5, lr}
 8002ece:	4605      	mov	r5, r0
 8002ed0:	2900      	cmp	r1, #0
 8002ed2:	d041      	beq.n	8002f58 <_free_r+0x8c>
 8002ed4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ed8:	1f0c      	subs	r4, r1, #4
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	bfb8      	it	lt
 8002ede:	18e4      	addlt	r4, r4, r3
 8002ee0:	f000 f8e0 	bl	80030a4 <__malloc_lock>
 8002ee4:	4a1d      	ldr	r2, [pc, #116]	@ (8002f5c <_free_r+0x90>)
 8002ee6:	6813      	ldr	r3, [r2, #0]
 8002ee8:	b933      	cbnz	r3, 8002ef8 <_free_r+0x2c>
 8002eea:	6063      	str	r3, [r4, #4]
 8002eec:	6014      	str	r4, [r2, #0]
 8002eee:	4628      	mov	r0, r5
 8002ef0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ef4:	f000 b8dc 	b.w	80030b0 <__malloc_unlock>
 8002ef8:	42a3      	cmp	r3, r4
 8002efa:	d908      	bls.n	8002f0e <_free_r+0x42>
 8002efc:	6820      	ldr	r0, [r4, #0]
 8002efe:	1821      	adds	r1, r4, r0
 8002f00:	428b      	cmp	r3, r1
 8002f02:	bf01      	itttt	eq
 8002f04:	6819      	ldreq	r1, [r3, #0]
 8002f06:	685b      	ldreq	r3, [r3, #4]
 8002f08:	1809      	addeq	r1, r1, r0
 8002f0a:	6021      	streq	r1, [r4, #0]
 8002f0c:	e7ed      	b.n	8002eea <_free_r+0x1e>
 8002f0e:	461a      	mov	r2, r3
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	b10b      	cbz	r3, 8002f18 <_free_r+0x4c>
 8002f14:	42a3      	cmp	r3, r4
 8002f16:	d9fa      	bls.n	8002f0e <_free_r+0x42>
 8002f18:	6811      	ldr	r1, [r2, #0]
 8002f1a:	1850      	adds	r0, r2, r1
 8002f1c:	42a0      	cmp	r0, r4
 8002f1e:	d10b      	bne.n	8002f38 <_free_r+0x6c>
 8002f20:	6820      	ldr	r0, [r4, #0]
 8002f22:	4401      	add	r1, r0
 8002f24:	1850      	adds	r0, r2, r1
 8002f26:	4283      	cmp	r3, r0
 8002f28:	6011      	str	r1, [r2, #0]
 8002f2a:	d1e0      	bne.n	8002eee <_free_r+0x22>
 8002f2c:	6818      	ldr	r0, [r3, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	6053      	str	r3, [r2, #4]
 8002f32:	4408      	add	r0, r1
 8002f34:	6010      	str	r0, [r2, #0]
 8002f36:	e7da      	b.n	8002eee <_free_r+0x22>
 8002f38:	d902      	bls.n	8002f40 <_free_r+0x74>
 8002f3a:	230c      	movs	r3, #12
 8002f3c:	602b      	str	r3, [r5, #0]
 8002f3e:	e7d6      	b.n	8002eee <_free_r+0x22>
 8002f40:	6820      	ldr	r0, [r4, #0]
 8002f42:	1821      	adds	r1, r4, r0
 8002f44:	428b      	cmp	r3, r1
 8002f46:	bf04      	itt	eq
 8002f48:	6819      	ldreq	r1, [r3, #0]
 8002f4a:	685b      	ldreq	r3, [r3, #4]
 8002f4c:	6063      	str	r3, [r4, #4]
 8002f4e:	bf04      	itt	eq
 8002f50:	1809      	addeq	r1, r1, r0
 8002f52:	6021      	streq	r1, [r4, #0]
 8002f54:	6054      	str	r4, [r2, #4]
 8002f56:	e7ca      	b.n	8002eee <_free_r+0x22>
 8002f58:	bd38      	pop	{r3, r4, r5, pc}
 8002f5a:	bf00      	nop
 8002f5c:	20000264 	.word	0x20000264

08002f60 <sbrk_aligned>:
 8002f60:	b570      	push	{r4, r5, r6, lr}
 8002f62:	4e0f      	ldr	r6, [pc, #60]	@ (8002fa0 <sbrk_aligned+0x40>)
 8002f64:	460c      	mov	r4, r1
 8002f66:	6831      	ldr	r1, [r6, #0]
 8002f68:	4605      	mov	r5, r0
 8002f6a:	b911      	cbnz	r1, 8002f72 <sbrk_aligned+0x12>
 8002f6c:	f000 f9d6 	bl	800331c <_sbrk_r>
 8002f70:	6030      	str	r0, [r6, #0]
 8002f72:	4621      	mov	r1, r4
 8002f74:	4628      	mov	r0, r5
 8002f76:	f000 f9d1 	bl	800331c <_sbrk_r>
 8002f7a:	1c43      	adds	r3, r0, #1
 8002f7c:	d103      	bne.n	8002f86 <sbrk_aligned+0x26>
 8002f7e:	f04f 34ff 	mov.w	r4, #4294967295
 8002f82:	4620      	mov	r0, r4
 8002f84:	bd70      	pop	{r4, r5, r6, pc}
 8002f86:	1cc4      	adds	r4, r0, #3
 8002f88:	f024 0403 	bic.w	r4, r4, #3
 8002f8c:	42a0      	cmp	r0, r4
 8002f8e:	d0f8      	beq.n	8002f82 <sbrk_aligned+0x22>
 8002f90:	1a21      	subs	r1, r4, r0
 8002f92:	4628      	mov	r0, r5
 8002f94:	f000 f9c2 	bl	800331c <_sbrk_r>
 8002f98:	3001      	adds	r0, #1
 8002f9a:	d1f2      	bne.n	8002f82 <sbrk_aligned+0x22>
 8002f9c:	e7ef      	b.n	8002f7e <sbrk_aligned+0x1e>
 8002f9e:	bf00      	nop
 8002fa0:	20000260 	.word	0x20000260

08002fa4 <_malloc_r>:
 8002fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002fa8:	1ccd      	adds	r5, r1, #3
 8002faa:	f025 0503 	bic.w	r5, r5, #3
 8002fae:	3508      	adds	r5, #8
 8002fb0:	2d0c      	cmp	r5, #12
 8002fb2:	bf38      	it	cc
 8002fb4:	250c      	movcc	r5, #12
 8002fb6:	2d00      	cmp	r5, #0
 8002fb8:	4606      	mov	r6, r0
 8002fba:	db01      	blt.n	8002fc0 <_malloc_r+0x1c>
 8002fbc:	42a9      	cmp	r1, r5
 8002fbe:	d904      	bls.n	8002fca <_malloc_r+0x26>
 8002fc0:	230c      	movs	r3, #12
 8002fc2:	6033      	str	r3, [r6, #0]
 8002fc4:	2000      	movs	r0, #0
 8002fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002fca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80030a0 <_malloc_r+0xfc>
 8002fce:	f000 f869 	bl	80030a4 <__malloc_lock>
 8002fd2:	f8d8 3000 	ldr.w	r3, [r8]
 8002fd6:	461c      	mov	r4, r3
 8002fd8:	bb44      	cbnz	r4, 800302c <_malloc_r+0x88>
 8002fda:	4629      	mov	r1, r5
 8002fdc:	4630      	mov	r0, r6
 8002fde:	f7ff ffbf 	bl	8002f60 <sbrk_aligned>
 8002fe2:	1c43      	adds	r3, r0, #1
 8002fe4:	4604      	mov	r4, r0
 8002fe6:	d158      	bne.n	800309a <_malloc_r+0xf6>
 8002fe8:	f8d8 4000 	ldr.w	r4, [r8]
 8002fec:	4627      	mov	r7, r4
 8002fee:	2f00      	cmp	r7, #0
 8002ff0:	d143      	bne.n	800307a <_malloc_r+0xd6>
 8002ff2:	2c00      	cmp	r4, #0
 8002ff4:	d04b      	beq.n	800308e <_malloc_r+0xea>
 8002ff6:	6823      	ldr	r3, [r4, #0]
 8002ff8:	4639      	mov	r1, r7
 8002ffa:	4630      	mov	r0, r6
 8002ffc:	eb04 0903 	add.w	r9, r4, r3
 8003000:	f000 f98c 	bl	800331c <_sbrk_r>
 8003004:	4581      	cmp	r9, r0
 8003006:	d142      	bne.n	800308e <_malloc_r+0xea>
 8003008:	6821      	ldr	r1, [r4, #0]
 800300a:	1a6d      	subs	r5, r5, r1
 800300c:	4629      	mov	r1, r5
 800300e:	4630      	mov	r0, r6
 8003010:	f7ff ffa6 	bl	8002f60 <sbrk_aligned>
 8003014:	3001      	adds	r0, #1
 8003016:	d03a      	beq.n	800308e <_malloc_r+0xea>
 8003018:	6823      	ldr	r3, [r4, #0]
 800301a:	442b      	add	r3, r5
 800301c:	6023      	str	r3, [r4, #0]
 800301e:	f8d8 3000 	ldr.w	r3, [r8]
 8003022:	685a      	ldr	r2, [r3, #4]
 8003024:	bb62      	cbnz	r2, 8003080 <_malloc_r+0xdc>
 8003026:	f8c8 7000 	str.w	r7, [r8]
 800302a:	e00f      	b.n	800304c <_malloc_r+0xa8>
 800302c:	6822      	ldr	r2, [r4, #0]
 800302e:	1b52      	subs	r2, r2, r5
 8003030:	d420      	bmi.n	8003074 <_malloc_r+0xd0>
 8003032:	2a0b      	cmp	r2, #11
 8003034:	d917      	bls.n	8003066 <_malloc_r+0xc2>
 8003036:	1961      	adds	r1, r4, r5
 8003038:	42a3      	cmp	r3, r4
 800303a:	6025      	str	r5, [r4, #0]
 800303c:	bf18      	it	ne
 800303e:	6059      	strne	r1, [r3, #4]
 8003040:	6863      	ldr	r3, [r4, #4]
 8003042:	bf08      	it	eq
 8003044:	f8c8 1000 	streq.w	r1, [r8]
 8003048:	5162      	str	r2, [r4, r5]
 800304a:	604b      	str	r3, [r1, #4]
 800304c:	4630      	mov	r0, r6
 800304e:	f000 f82f 	bl	80030b0 <__malloc_unlock>
 8003052:	f104 000b 	add.w	r0, r4, #11
 8003056:	1d23      	adds	r3, r4, #4
 8003058:	f020 0007 	bic.w	r0, r0, #7
 800305c:	1ac2      	subs	r2, r0, r3
 800305e:	bf1c      	itt	ne
 8003060:	1a1b      	subne	r3, r3, r0
 8003062:	50a3      	strne	r3, [r4, r2]
 8003064:	e7af      	b.n	8002fc6 <_malloc_r+0x22>
 8003066:	6862      	ldr	r2, [r4, #4]
 8003068:	42a3      	cmp	r3, r4
 800306a:	bf0c      	ite	eq
 800306c:	f8c8 2000 	streq.w	r2, [r8]
 8003070:	605a      	strne	r2, [r3, #4]
 8003072:	e7eb      	b.n	800304c <_malloc_r+0xa8>
 8003074:	4623      	mov	r3, r4
 8003076:	6864      	ldr	r4, [r4, #4]
 8003078:	e7ae      	b.n	8002fd8 <_malloc_r+0x34>
 800307a:	463c      	mov	r4, r7
 800307c:	687f      	ldr	r7, [r7, #4]
 800307e:	e7b6      	b.n	8002fee <_malloc_r+0x4a>
 8003080:	461a      	mov	r2, r3
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	42a3      	cmp	r3, r4
 8003086:	d1fb      	bne.n	8003080 <_malloc_r+0xdc>
 8003088:	2300      	movs	r3, #0
 800308a:	6053      	str	r3, [r2, #4]
 800308c:	e7de      	b.n	800304c <_malloc_r+0xa8>
 800308e:	230c      	movs	r3, #12
 8003090:	6033      	str	r3, [r6, #0]
 8003092:	4630      	mov	r0, r6
 8003094:	f000 f80c 	bl	80030b0 <__malloc_unlock>
 8003098:	e794      	b.n	8002fc4 <_malloc_r+0x20>
 800309a:	6005      	str	r5, [r0, #0]
 800309c:	e7d6      	b.n	800304c <_malloc_r+0xa8>
 800309e:	bf00      	nop
 80030a0:	20000264 	.word	0x20000264

080030a4 <__malloc_lock>:
 80030a4:	4801      	ldr	r0, [pc, #4]	@ (80030ac <__malloc_lock+0x8>)
 80030a6:	f7ff bf0e 	b.w	8002ec6 <__retarget_lock_acquire_recursive>
 80030aa:	bf00      	nop
 80030ac:	2000025c 	.word	0x2000025c

080030b0 <__malloc_unlock>:
 80030b0:	4801      	ldr	r0, [pc, #4]	@ (80030b8 <__malloc_unlock+0x8>)
 80030b2:	f7ff bf09 	b.w	8002ec8 <__retarget_lock_release_recursive>
 80030b6:	bf00      	nop
 80030b8:	2000025c 	.word	0x2000025c

080030bc <__sflush_r>:
 80030bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80030c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80030c4:	0716      	lsls	r6, r2, #28
 80030c6:	4605      	mov	r5, r0
 80030c8:	460c      	mov	r4, r1
 80030ca:	d454      	bmi.n	8003176 <__sflush_r+0xba>
 80030cc:	684b      	ldr	r3, [r1, #4]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	dc02      	bgt.n	80030d8 <__sflush_r+0x1c>
 80030d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	dd48      	ble.n	800316a <__sflush_r+0xae>
 80030d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80030da:	2e00      	cmp	r6, #0
 80030dc:	d045      	beq.n	800316a <__sflush_r+0xae>
 80030de:	2300      	movs	r3, #0
 80030e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80030e4:	682f      	ldr	r7, [r5, #0]
 80030e6:	6a21      	ldr	r1, [r4, #32]
 80030e8:	602b      	str	r3, [r5, #0]
 80030ea:	d030      	beq.n	800314e <__sflush_r+0x92>
 80030ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80030ee:	89a3      	ldrh	r3, [r4, #12]
 80030f0:	0759      	lsls	r1, r3, #29
 80030f2:	d505      	bpl.n	8003100 <__sflush_r+0x44>
 80030f4:	6863      	ldr	r3, [r4, #4]
 80030f6:	1ad2      	subs	r2, r2, r3
 80030f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80030fa:	b10b      	cbz	r3, 8003100 <__sflush_r+0x44>
 80030fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80030fe:	1ad2      	subs	r2, r2, r3
 8003100:	2300      	movs	r3, #0
 8003102:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003104:	6a21      	ldr	r1, [r4, #32]
 8003106:	4628      	mov	r0, r5
 8003108:	47b0      	blx	r6
 800310a:	1c43      	adds	r3, r0, #1
 800310c:	89a3      	ldrh	r3, [r4, #12]
 800310e:	d106      	bne.n	800311e <__sflush_r+0x62>
 8003110:	6829      	ldr	r1, [r5, #0]
 8003112:	291d      	cmp	r1, #29
 8003114:	d82b      	bhi.n	800316e <__sflush_r+0xb2>
 8003116:	4a2a      	ldr	r2, [pc, #168]	@ (80031c0 <__sflush_r+0x104>)
 8003118:	410a      	asrs	r2, r1
 800311a:	07d6      	lsls	r6, r2, #31
 800311c:	d427      	bmi.n	800316e <__sflush_r+0xb2>
 800311e:	2200      	movs	r2, #0
 8003120:	6062      	str	r2, [r4, #4]
 8003122:	04d9      	lsls	r1, r3, #19
 8003124:	6922      	ldr	r2, [r4, #16]
 8003126:	6022      	str	r2, [r4, #0]
 8003128:	d504      	bpl.n	8003134 <__sflush_r+0x78>
 800312a:	1c42      	adds	r2, r0, #1
 800312c:	d101      	bne.n	8003132 <__sflush_r+0x76>
 800312e:	682b      	ldr	r3, [r5, #0]
 8003130:	b903      	cbnz	r3, 8003134 <__sflush_r+0x78>
 8003132:	6560      	str	r0, [r4, #84]	@ 0x54
 8003134:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003136:	602f      	str	r7, [r5, #0]
 8003138:	b1b9      	cbz	r1, 800316a <__sflush_r+0xae>
 800313a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800313e:	4299      	cmp	r1, r3
 8003140:	d002      	beq.n	8003148 <__sflush_r+0x8c>
 8003142:	4628      	mov	r0, r5
 8003144:	f7ff fec2 	bl	8002ecc <_free_r>
 8003148:	2300      	movs	r3, #0
 800314a:	6363      	str	r3, [r4, #52]	@ 0x34
 800314c:	e00d      	b.n	800316a <__sflush_r+0xae>
 800314e:	2301      	movs	r3, #1
 8003150:	4628      	mov	r0, r5
 8003152:	47b0      	blx	r6
 8003154:	4602      	mov	r2, r0
 8003156:	1c50      	adds	r0, r2, #1
 8003158:	d1c9      	bne.n	80030ee <__sflush_r+0x32>
 800315a:	682b      	ldr	r3, [r5, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d0c6      	beq.n	80030ee <__sflush_r+0x32>
 8003160:	2b1d      	cmp	r3, #29
 8003162:	d001      	beq.n	8003168 <__sflush_r+0xac>
 8003164:	2b16      	cmp	r3, #22
 8003166:	d11e      	bne.n	80031a6 <__sflush_r+0xea>
 8003168:	602f      	str	r7, [r5, #0]
 800316a:	2000      	movs	r0, #0
 800316c:	e022      	b.n	80031b4 <__sflush_r+0xf8>
 800316e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003172:	b21b      	sxth	r3, r3
 8003174:	e01b      	b.n	80031ae <__sflush_r+0xf2>
 8003176:	690f      	ldr	r7, [r1, #16]
 8003178:	2f00      	cmp	r7, #0
 800317a:	d0f6      	beq.n	800316a <__sflush_r+0xae>
 800317c:	0793      	lsls	r3, r2, #30
 800317e:	680e      	ldr	r6, [r1, #0]
 8003180:	bf08      	it	eq
 8003182:	694b      	ldreq	r3, [r1, #20]
 8003184:	600f      	str	r7, [r1, #0]
 8003186:	bf18      	it	ne
 8003188:	2300      	movne	r3, #0
 800318a:	eba6 0807 	sub.w	r8, r6, r7
 800318e:	608b      	str	r3, [r1, #8]
 8003190:	f1b8 0f00 	cmp.w	r8, #0
 8003194:	dde9      	ble.n	800316a <__sflush_r+0xae>
 8003196:	6a21      	ldr	r1, [r4, #32]
 8003198:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800319a:	4643      	mov	r3, r8
 800319c:	463a      	mov	r2, r7
 800319e:	4628      	mov	r0, r5
 80031a0:	47b0      	blx	r6
 80031a2:	2800      	cmp	r0, #0
 80031a4:	dc08      	bgt.n	80031b8 <__sflush_r+0xfc>
 80031a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80031aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80031ae:	81a3      	strh	r3, [r4, #12]
 80031b0:	f04f 30ff 	mov.w	r0, #4294967295
 80031b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80031b8:	4407      	add	r7, r0
 80031ba:	eba8 0800 	sub.w	r8, r8, r0
 80031be:	e7e7      	b.n	8003190 <__sflush_r+0xd4>
 80031c0:	dfbffffe 	.word	0xdfbffffe

080031c4 <_fflush_r>:
 80031c4:	b538      	push	{r3, r4, r5, lr}
 80031c6:	690b      	ldr	r3, [r1, #16]
 80031c8:	4605      	mov	r5, r0
 80031ca:	460c      	mov	r4, r1
 80031cc:	b913      	cbnz	r3, 80031d4 <_fflush_r+0x10>
 80031ce:	2500      	movs	r5, #0
 80031d0:	4628      	mov	r0, r5
 80031d2:	bd38      	pop	{r3, r4, r5, pc}
 80031d4:	b118      	cbz	r0, 80031de <_fflush_r+0x1a>
 80031d6:	6a03      	ldr	r3, [r0, #32]
 80031d8:	b90b      	cbnz	r3, 80031de <_fflush_r+0x1a>
 80031da:	f7ff fc8f 	bl	8002afc <__sinit>
 80031de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d0f3      	beq.n	80031ce <_fflush_r+0xa>
 80031e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80031e8:	07d0      	lsls	r0, r2, #31
 80031ea:	d404      	bmi.n	80031f6 <_fflush_r+0x32>
 80031ec:	0599      	lsls	r1, r3, #22
 80031ee:	d402      	bmi.n	80031f6 <_fflush_r+0x32>
 80031f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80031f2:	f7ff fe68 	bl	8002ec6 <__retarget_lock_acquire_recursive>
 80031f6:	4628      	mov	r0, r5
 80031f8:	4621      	mov	r1, r4
 80031fa:	f7ff ff5f 	bl	80030bc <__sflush_r>
 80031fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003200:	07da      	lsls	r2, r3, #31
 8003202:	4605      	mov	r5, r0
 8003204:	d4e4      	bmi.n	80031d0 <_fflush_r+0xc>
 8003206:	89a3      	ldrh	r3, [r4, #12]
 8003208:	059b      	lsls	r3, r3, #22
 800320a:	d4e1      	bmi.n	80031d0 <_fflush_r+0xc>
 800320c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800320e:	f7ff fe5b 	bl	8002ec8 <__retarget_lock_release_recursive>
 8003212:	e7dd      	b.n	80031d0 <_fflush_r+0xc>

08003214 <__swhatbuf_r>:
 8003214:	b570      	push	{r4, r5, r6, lr}
 8003216:	460c      	mov	r4, r1
 8003218:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800321c:	2900      	cmp	r1, #0
 800321e:	b096      	sub	sp, #88	@ 0x58
 8003220:	4615      	mov	r5, r2
 8003222:	461e      	mov	r6, r3
 8003224:	da0d      	bge.n	8003242 <__swhatbuf_r+0x2e>
 8003226:	89a3      	ldrh	r3, [r4, #12]
 8003228:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800322c:	f04f 0100 	mov.w	r1, #0
 8003230:	bf14      	ite	ne
 8003232:	2340      	movne	r3, #64	@ 0x40
 8003234:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003238:	2000      	movs	r0, #0
 800323a:	6031      	str	r1, [r6, #0]
 800323c:	602b      	str	r3, [r5, #0]
 800323e:	b016      	add	sp, #88	@ 0x58
 8003240:	bd70      	pop	{r4, r5, r6, pc}
 8003242:	466a      	mov	r2, sp
 8003244:	f000 f848 	bl	80032d8 <_fstat_r>
 8003248:	2800      	cmp	r0, #0
 800324a:	dbec      	blt.n	8003226 <__swhatbuf_r+0x12>
 800324c:	9901      	ldr	r1, [sp, #4]
 800324e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003252:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003256:	4259      	negs	r1, r3
 8003258:	4159      	adcs	r1, r3
 800325a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800325e:	e7eb      	b.n	8003238 <__swhatbuf_r+0x24>

08003260 <__smakebuf_r>:
 8003260:	898b      	ldrh	r3, [r1, #12]
 8003262:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003264:	079d      	lsls	r5, r3, #30
 8003266:	4606      	mov	r6, r0
 8003268:	460c      	mov	r4, r1
 800326a:	d507      	bpl.n	800327c <__smakebuf_r+0x1c>
 800326c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003270:	6023      	str	r3, [r4, #0]
 8003272:	6123      	str	r3, [r4, #16]
 8003274:	2301      	movs	r3, #1
 8003276:	6163      	str	r3, [r4, #20]
 8003278:	b003      	add	sp, #12
 800327a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800327c:	ab01      	add	r3, sp, #4
 800327e:	466a      	mov	r2, sp
 8003280:	f7ff ffc8 	bl	8003214 <__swhatbuf_r>
 8003284:	9f00      	ldr	r7, [sp, #0]
 8003286:	4605      	mov	r5, r0
 8003288:	4639      	mov	r1, r7
 800328a:	4630      	mov	r0, r6
 800328c:	f7ff fe8a 	bl	8002fa4 <_malloc_r>
 8003290:	b948      	cbnz	r0, 80032a6 <__smakebuf_r+0x46>
 8003292:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003296:	059a      	lsls	r2, r3, #22
 8003298:	d4ee      	bmi.n	8003278 <__smakebuf_r+0x18>
 800329a:	f023 0303 	bic.w	r3, r3, #3
 800329e:	f043 0302 	orr.w	r3, r3, #2
 80032a2:	81a3      	strh	r3, [r4, #12]
 80032a4:	e7e2      	b.n	800326c <__smakebuf_r+0xc>
 80032a6:	89a3      	ldrh	r3, [r4, #12]
 80032a8:	6020      	str	r0, [r4, #0]
 80032aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032ae:	81a3      	strh	r3, [r4, #12]
 80032b0:	9b01      	ldr	r3, [sp, #4]
 80032b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80032b6:	b15b      	cbz	r3, 80032d0 <__smakebuf_r+0x70>
 80032b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80032bc:	4630      	mov	r0, r6
 80032be:	f000 f81d 	bl	80032fc <_isatty_r>
 80032c2:	b128      	cbz	r0, 80032d0 <__smakebuf_r+0x70>
 80032c4:	89a3      	ldrh	r3, [r4, #12]
 80032c6:	f023 0303 	bic.w	r3, r3, #3
 80032ca:	f043 0301 	orr.w	r3, r3, #1
 80032ce:	81a3      	strh	r3, [r4, #12]
 80032d0:	89a3      	ldrh	r3, [r4, #12]
 80032d2:	431d      	orrs	r5, r3
 80032d4:	81a5      	strh	r5, [r4, #12]
 80032d6:	e7cf      	b.n	8003278 <__smakebuf_r+0x18>

080032d8 <_fstat_r>:
 80032d8:	b538      	push	{r3, r4, r5, lr}
 80032da:	4d07      	ldr	r5, [pc, #28]	@ (80032f8 <_fstat_r+0x20>)
 80032dc:	2300      	movs	r3, #0
 80032de:	4604      	mov	r4, r0
 80032e0:	4608      	mov	r0, r1
 80032e2:	4611      	mov	r1, r2
 80032e4:	602b      	str	r3, [r5, #0]
 80032e6:	f7fd fb79 	bl	80009dc <_fstat>
 80032ea:	1c43      	adds	r3, r0, #1
 80032ec:	d102      	bne.n	80032f4 <_fstat_r+0x1c>
 80032ee:	682b      	ldr	r3, [r5, #0]
 80032f0:	b103      	cbz	r3, 80032f4 <_fstat_r+0x1c>
 80032f2:	6023      	str	r3, [r4, #0]
 80032f4:	bd38      	pop	{r3, r4, r5, pc}
 80032f6:	bf00      	nop
 80032f8:	20000258 	.word	0x20000258

080032fc <_isatty_r>:
 80032fc:	b538      	push	{r3, r4, r5, lr}
 80032fe:	4d06      	ldr	r5, [pc, #24]	@ (8003318 <_isatty_r+0x1c>)
 8003300:	2300      	movs	r3, #0
 8003302:	4604      	mov	r4, r0
 8003304:	4608      	mov	r0, r1
 8003306:	602b      	str	r3, [r5, #0]
 8003308:	f7fd fb78 	bl	80009fc <_isatty>
 800330c:	1c43      	adds	r3, r0, #1
 800330e:	d102      	bne.n	8003316 <_isatty_r+0x1a>
 8003310:	682b      	ldr	r3, [r5, #0]
 8003312:	b103      	cbz	r3, 8003316 <_isatty_r+0x1a>
 8003314:	6023      	str	r3, [r4, #0]
 8003316:	bd38      	pop	{r3, r4, r5, pc}
 8003318:	20000258 	.word	0x20000258

0800331c <_sbrk_r>:
 800331c:	b538      	push	{r3, r4, r5, lr}
 800331e:	4d06      	ldr	r5, [pc, #24]	@ (8003338 <_sbrk_r+0x1c>)
 8003320:	2300      	movs	r3, #0
 8003322:	4604      	mov	r4, r0
 8003324:	4608      	mov	r0, r1
 8003326:	602b      	str	r3, [r5, #0]
 8003328:	f7fd fb80 	bl	8000a2c <_sbrk>
 800332c:	1c43      	adds	r3, r0, #1
 800332e:	d102      	bne.n	8003336 <_sbrk_r+0x1a>
 8003330:	682b      	ldr	r3, [r5, #0]
 8003332:	b103      	cbz	r3, 8003336 <_sbrk_r+0x1a>
 8003334:	6023      	str	r3, [r4, #0]
 8003336:	bd38      	pop	{r3, r4, r5, pc}
 8003338:	20000258 	.word	0x20000258

0800333c <_init>:
 800333c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800333e:	bf00      	nop
 8003340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003342:	bc08      	pop	{r3}
 8003344:	469e      	mov	lr, r3
 8003346:	4770      	bx	lr

08003348 <_fini>:
 8003348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800334a:	bf00      	nop
 800334c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800334e:	bc08      	pop	{r3}
 8003350:	469e      	mov	lr, r3
 8003352:	4770      	bx	lr
