
receive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023fc  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08002508  08002508  00003508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002678  08002678  0000405c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002678  08002678  00003678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002680  08002680  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002680  08002680  00003680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002684  08002684  00003684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002688  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  2000005c  080026e4  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000264  080026e4  00004264  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006574  00000000  00000000  00004085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000133e  00000000  00000000  0000a5f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000610  00000000  00000000  0000b938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000049a  00000000  00000000  0000bf48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016b5c  00000000  00000000  0000c3e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000767b  00000000  00000000  00022f3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081fe0  00000000  00000000  0002a5b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ac599  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e1c  00000000  00000000  000ac5dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000ae3f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	080024f0 	.word	0x080024f0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	080024f0 	.word	0x080024f0

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b08a      	sub	sp, #40	@ 0x28
 8000160:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000162:	f000 fa33 	bl	80005cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000166:	f000 f887 	bl	8000278 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016a:	f000 f8eb 	bl	8000344 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800016e:	f000 f8bf 	bl	80002f0 <MX_USART1_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if (HAL_UART_Receive(&huart1, &ch, 1, 100) == HAL_OK)
 8000172:	2364      	movs	r3, #100	@ 0x64
 8000174:	2201      	movs	r2, #1
 8000176:	4938      	ldr	r1, [pc, #224]	@ (8000258 <main+0xfc>)
 8000178:	4838      	ldr	r0, [pc, #224]	@ (800025c <main+0x100>)
 800017a:	f001 f9a7 	bl	80014cc <HAL_UART_Receive>
 800017e:	4603      	mov	r3, r0
 8000180:	2b00      	cmp	r3, #0
 8000182:	d1f6      	bne.n	8000172 <main+0x16>
	      {
		  	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 8000184:	2102      	movs	r1, #2
 8000186:	4836      	ldr	r0, [pc, #216]	@ (8000260 <main+0x104>)
 8000188:	f000 fd26 	bl	8000bd8 <HAL_GPIO_TogglePin>
		  	  HAL_Delay(50);
 800018c:	2032      	movs	r0, #50	@ 0x32
 800018e:	f000 fa7f 	bl	8000690 <HAL_Delay>
		  	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 8000192:	2102      	movs	r1, #2
 8000194:	4832      	ldr	r0, [pc, #200]	@ (8000260 <main+0x104>)
 8000196:	f000 fd1f 	bl	8000bd8 <HAL_GPIO_TogglePin>

	          if (ch == '\n')
 800019a:	4b2f      	ldr	r3, [pc, #188]	@ (8000258 <main+0xfc>)
 800019c:	781b      	ldrb	r3, [r3, #0]
 800019e:	2b0a      	cmp	r3, #10
 80001a0:	d145      	bne.n	800022e <main+0xd2>
	          {
	              rxline[idx] = '\0';
 80001a2:	4b30      	ldr	r3, [pc, #192]	@ (8000264 <main+0x108>)
 80001a4:	881b      	ldrh	r3, [r3, #0]
 80001a6:	461a      	mov	r2, r3
 80001a8:	4b2f      	ldr	r3, [pc, #188]	@ (8000268 <main+0x10c>)
 80001aa:	2100      	movs	r1, #0
 80001ac:	5499      	strb	r1, [r3, r2]
	              idx = 0;
 80001ae:	4b2d      	ldr	r3, [pc, #180]	@ (8000264 <main+0x108>)
 80001b0:	2200      	movs	r2, #0
 80001b2:	801a      	strh	r2, [r3, #0]

	              unsigned int v_int, v_frac;
	              unsigned int i_int, i_frac;
	              unsigned long p;

	              if (sscanf(rxline, "V=%u.%u,I=%u.%u,P=%lu",
 80001b4:	f107 0110 	add.w	r1, r7, #16
 80001b8:	f107 0214 	add.w	r2, r7, #20
 80001bc:	1d3b      	adds	r3, r7, #4
 80001be:	9302      	str	r3, [sp, #8]
 80001c0:	f107 0308 	add.w	r3, r7, #8
 80001c4:	9301      	str	r3, [sp, #4]
 80001c6:	f107 030c 	add.w	r3, r7, #12
 80001ca:	9300      	str	r3, [sp, #0]
 80001cc:	460b      	mov	r3, r1
 80001ce:	4927      	ldr	r1, [pc, #156]	@ (800026c <main+0x110>)
 80001d0:	4825      	ldr	r0, [pc, #148]	@ (8000268 <main+0x10c>)
 80001d2:	f001 fb5b 	bl	800188c <siscanf>
 80001d6:	4603      	mov	r3, r0
 80001d8:	2b05      	cmp	r3, #5
 80001da:	d124      	bne.n	8000226 <main+0xca>
	                         &v_int, &v_frac, &i_int, &i_frac, &p) == 5)
	              {
	                  last.voltage_mV = (uint16_t)(v_int * 1000 + v_frac);
 80001dc:	697b      	ldr	r3, [r7, #20]
 80001de:	b29b      	uxth	r3, r3
 80001e0:	461a      	mov	r2, r3
 80001e2:	0152      	lsls	r2, r2, #5
 80001e4:	1ad2      	subs	r2, r2, r3
 80001e6:	0092      	lsls	r2, r2, #2
 80001e8:	4413      	add	r3, r2
 80001ea:	00db      	lsls	r3, r3, #3
 80001ec:	b29a      	uxth	r2, r3
 80001ee:	693b      	ldr	r3, [r7, #16]
 80001f0:	b29b      	uxth	r3, r3
 80001f2:	4413      	add	r3, r2
 80001f4:	b29a      	uxth	r2, r3
 80001f6:	4b1e      	ldr	r3, [pc, #120]	@ (8000270 <main+0x114>)
 80001f8:	801a      	strh	r2, [r3, #0]
	                  last.current_mA = (uint16_t)(i_int * 1000 + i_frac);
 80001fa:	68fb      	ldr	r3, [r7, #12]
 80001fc:	b29b      	uxth	r3, r3
 80001fe:	461a      	mov	r2, r3
 8000200:	0152      	lsls	r2, r2, #5
 8000202:	1ad2      	subs	r2, r2, r3
 8000204:	0092      	lsls	r2, r2, #2
 8000206:	4413      	add	r3, r2
 8000208:	00db      	lsls	r3, r3, #3
 800020a:	b29a      	uxth	r2, r3
 800020c:	68bb      	ldr	r3, [r7, #8]
 800020e:	b29b      	uxth	r3, r3
 8000210:	4413      	add	r3, r2
 8000212:	b29a      	uxth	r2, r3
 8000214:	4b16      	ldr	r3, [pc, #88]	@ (8000270 <main+0x114>)
 8000216:	805a      	strh	r2, [r3, #2]
	                  last.power_mW   = (uint32_t)p;
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	4a15      	ldr	r2, [pc, #84]	@ (8000270 <main+0x114>)
 800021c:	6053      	str	r3, [r2, #4]
	                  last_valid = 1;
 800021e:	4b15      	ldr	r3, [pc, #84]	@ (8000274 <main+0x118>)
 8000220:	2201      	movs	r2, #1
 8000222:	701a      	strb	r2, [r3, #0]
 8000224:	e7a5      	b.n	8000172 <main+0x16>
//	                  HAL_Delay(50);
//	                  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
	              }
	              else
	              {
	                  last_valid = 0;
 8000226:	4b13      	ldr	r3, [pc, #76]	@ (8000274 <main+0x118>)
 8000228:	2200      	movs	r2, #0
 800022a:	701a      	strb	r2, [r3, #0]
 800022c:	e7a1      	b.n	8000172 <main+0x16>
	              }
	          }
	          else
	          {
	              if (idx < sizeof(rxline) - 1)
 800022e:	4b0d      	ldr	r3, [pc, #52]	@ (8000264 <main+0x108>)
 8000230:	881b      	ldrh	r3, [r3, #0]
 8000232:	2b3e      	cmp	r3, #62	@ 0x3e
 8000234:	d80b      	bhi.n	800024e <main+0xf2>
	              {
	                  rxline[idx++] = (char)ch;
 8000236:	4b0b      	ldr	r3, [pc, #44]	@ (8000264 <main+0x108>)
 8000238:	881b      	ldrh	r3, [r3, #0]
 800023a:	1c5a      	adds	r2, r3, #1
 800023c:	b291      	uxth	r1, r2
 800023e:	4a09      	ldr	r2, [pc, #36]	@ (8000264 <main+0x108>)
 8000240:	8011      	strh	r1, [r2, #0]
 8000242:	461a      	mov	r2, r3
 8000244:	4b04      	ldr	r3, [pc, #16]	@ (8000258 <main+0xfc>)
 8000246:	7819      	ldrb	r1, [r3, #0]
 8000248:	4b07      	ldr	r3, [pc, #28]	@ (8000268 <main+0x10c>)
 800024a:	5499      	strb	r1, [r3, r2]
 800024c:	e791      	b.n	8000172 <main+0x16>
	              }
	              else
	              {
	                  idx = 0; // overflow protection
 800024e:	4b05      	ldr	r3, [pc, #20]	@ (8000264 <main+0x108>)
 8000250:	2200      	movs	r2, #0
 8000252:	801a      	strh	r2, [r3, #0]
	  if (HAL_UART_Receive(&huart1, &ch, 1, 100) == HAL_OK)
 8000254:	e78d      	b.n	8000172 <main+0x16>
 8000256:	bf00      	nop
 8000258:	200000c0 	.word	0x200000c0
 800025c:	20000078 	.word	0x20000078
 8000260:	40010800 	.word	0x40010800
 8000264:	20000104 	.word	0x20000104
 8000268:	200000c4 	.word	0x200000c4
 800026c:	08002508 	.word	0x08002508
 8000270:	20000108 	.word	0x20000108
 8000274:	20000110 	.word	0x20000110

08000278 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b090      	sub	sp, #64	@ 0x40
 800027c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027e:	f107 0318 	add.w	r3, r7, #24
 8000282:	2228      	movs	r2, #40	@ 0x28
 8000284:	2100      	movs	r1, #0
 8000286:	4618      	mov	r0, r3
 8000288:	f001 fb2e 	bl	80018e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800028c:	1d3b      	adds	r3, r7, #4
 800028e:	2200      	movs	r2, #0
 8000290:	601a      	str	r2, [r3, #0]
 8000292:	605a      	str	r2, [r3, #4]
 8000294:	609a      	str	r2, [r3, #8]
 8000296:	60da      	str	r2, [r3, #12]
 8000298:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800029a:	2302      	movs	r3, #2
 800029c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800029e:	2301      	movs	r3, #1
 80002a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002a2:	2310      	movs	r3, #16
 80002a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002a6:	2300      	movs	r3, #0
 80002a8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002aa:	f107 0318 	add.w	r3, r7, #24
 80002ae:	4618      	mov	r0, r3
 80002b0:	f000 fcac 	bl	8000c0c <HAL_RCC_OscConfig>
 80002b4:	4603      	mov	r3, r0
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d001      	beq.n	80002be <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002ba:	f000 f875 	bl	80003a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002be:	230f      	movs	r3, #15
 80002c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002c2:	2300      	movs	r3, #0
 80002c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002c6:	2300      	movs	r3, #0
 80002c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ca:	2300      	movs	r3, #0
 80002cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	2100      	movs	r1, #0
 80002d6:	4618      	mov	r0, r3
 80002d8:	f000 ff1a 	bl	8001110 <HAL_RCC_ClockConfig>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002e2:	f000 f861 	bl	80003a8 <Error_Handler>
  }
}
 80002e6:	bf00      	nop
 80002e8:	3740      	adds	r7, #64	@ 0x40
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
	...

080002f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002f4:	4b11      	ldr	r3, [pc, #68]	@ (800033c <MX_USART1_UART_Init+0x4c>)
 80002f6:	4a12      	ldr	r2, [pc, #72]	@ (8000340 <MX_USART1_UART_Init+0x50>)
 80002f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80002fa:	4b10      	ldr	r3, [pc, #64]	@ (800033c <MX_USART1_UART_Init+0x4c>)
 80002fc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000300:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000302:	4b0e      	ldr	r3, [pc, #56]	@ (800033c <MX_USART1_UART_Init+0x4c>)
 8000304:	2200      	movs	r2, #0
 8000306:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000308:	4b0c      	ldr	r3, [pc, #48]	@ (800033c <MX_USART1_UART_Init+0x4c>)
 800030a:	2200      	movs	r2, #0
 800030c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800030e:	4b0b      	ldr	r3, [pc, #44]	@ (800033c <MX_USART1_UART_Init+0x4c>)
 8000310:	2200      	movs	r2, #0
 8000312:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000314:	4b09      	ldr	r3, [pc, #36]	@ (800033c <MX_USART1_UART_Init+0x4c>)
 8000316:	220c      	movs	r2, #12
 8000318:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800031a:	4b08      	ldr	r3, [pc, #32]	@ (800033c <MX_USART1_UART_Init+0x4c>)
 800031c:	2200      	movs	r2, #0
 800031e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000320:	4b06      	ldr	r3, [pc, #24]	@ (800033c <MX_USART1_UART_Init+0x4c>)
 8000322:	2200      	movs	r2, #0
 8000324:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000326:	4805      	ldr	r0, [pc, #20]	@ (800033c <MX_USART1_UART_Init+0x4c>)
 8000328:	f001 f880 	bl	800142c <HAL_UART_Init>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d001      	beq.n	8000336 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000332:	f000 f839 	bl	80003a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000336:	bf00      	nop
 8000338:	bd80      	pop	{r7, pc}
 800033a:	bf00      	nop
 800033c:	20000078 	.word	0x20000078
 8000340:	40013800 	.word	0x40013800

08000344 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b086      	sub	sp, #24
 8000348:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800034a:	f107 0308 	add.w	r3, r7, #8
 800034e:	2200      	movs	r2, #0
 8000350:	601a      	str	r2, [r3, #0]
 8000352:	605a      	str	r2, [r3, #4]
 8000354:	609a      	str	r2, [r3, #8]
 8000356:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000358:	4b11      	ldr	r3, [pc, #68]	@ (80003a0 <MX_GPIO_Init+0x5c>)
 800035a:	699b      	ldr	r3, [r3, #24]
 800035c:	4a10      	ldr	r2, [pc, #64]	@ (80003a0 <MX_GPIO_Init+0x5c>)
 800035e:	f043 0304 	orr.w	r3, r3, #4
 8000362:	6193      	str	r3, [r2, #24]
 8000364:	4b0e      	ldr	r3, [pc, #56]	@ (80003a0 <MX_GPIO_Init+0x5c>)
 8000366:	699b      	ldr	r3, [r3, #24]
 8000368:	f003 0304 	and.w	r3, r3, #4
 800036c:	607b      	str	r3, [r7, #4]
 800036e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000370:	2200      	movs	r2, #0
 8000372:	2102      	movs	r1, #2
 8000374:	480b      	ldr	r0, [pc, #44]	@ (80003a4 <MX_GPIO_Init+0x60>)
 8000376:	f000 fc17 	bl	8000ba8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800037a:	2302      	movs	r3, #2
 800037c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800037e:	2301      	movs	r3, #1
 8000380:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000382:	2300      	movs	r3, #0
 8000384:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000386:	2302      	movs	r3, #2
 8000388:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800038a:	f107 0308 	add.w	r3, r7, #8
 800038e:	4619      	mov	r1, r3
 8000390:	4804      	ldr	r0, [pc, #16]	@ (80003a4 <MX_GPIO_Init+0x60>)
 8000392:	f000 fa85 	bl	80008a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000396:	bf00      	nop
 8000398:	3718      	adds	r7, #24
 800039a:	46bd      	mov	sp, r7
 800039c:	bd80      	pop	{r7, pc}
 800039e:	bf00      	nop
 80003a0:	40021000 	.word	0x40021000
 80003a4:	40010800 	.word	0x40010800

080003a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003a8:	b480      	push	{r7}
 80003aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003ac:	b672      	cpsid	i
}
 80003ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003b0:	bf00      	nop
 80003b2:	e7fd      	b.n	80003b0 <Error_Handler+0x8>

080003b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	b085      	sub	sp, #20
 80003b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003ba:	4b15      	ldr	r3, [pc, #84]	@ (8000410 <HAL_MspInit+0x5c>)
 80003bc:	699b      	ldr	r3, [r3, #24]
 80003be:	4a14      	ldr	r2, [pc, #80]	@ (8000410 <HAL_MspInit+0x5c>)
 80003c0:	f043 0301 	orr.w	r3, r3, #1
 80003c4:	6193      	str	r3, [r2, #24]
 80003c6:	4b12      	ldr	r3, [pc, #72]	@ (8000410 <HAL_MspInit+0x5c>)
 80003c8:	699b      	ldr	r3, [r3, #24]
 80003ca:	f003 0301 	and.w	r3, r3, #1
 80003ce:	60bb      	str	r3, [r7, #8]
 80003d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000410 <HAL_MspInit+0x5c>)
 80003d4:	69db      	ldr	r3, [r3, #28]
 80003d6:	4a0e      	ldr	r2, [pc, #56]	@ (8000410 <HAL_MspInit+0x5c>)
 80003d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003dc:	61d3      	str	r3, [r2, #28]
 80003de:	4b0c      	ldr	r3, [pc, #48]	@ (8000410 <HAL_MspInit+0x5c>)
 80003e0:	69db      	ldr	r3, [r3, #28]
 80003e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003e6:	607b      	str	r3, [r7, #4]
 80003e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000414 <HAL_MspInit+0x60>)
 80003ec:	685b      	ldr	r3, [r3, #4]
 80003ee:	60fb      	str	r3, [r7, #12]
 80003f0:	68fb      	ldr	r3, [r7, #12]
 80003f2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80003f6:	60fb      	str	r3, [r7, #12]
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80003fe:	60fb      	str	r3, [r7, #12]
 8000400:	4a04      	ldr	r2, [pc, #16]	@ (8000414 <HAL_MspInit+0x60>)
 8000402:	68fb      	ldr	r3, [r7, #12]
 8000404:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000406:	bf00      	nop
 8000408:	3714      	adds	r7, #20
 800040a:	46bd      	mov	sp, r7
 800040c:	bc80      	pop	{r7}
 800040e:	4770      	bx	lr
 8000410:	40021000 	.word	0x40021000
 8000414:	40010000 	.word	0x40010000

08000418 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b088      	sub	sp, #32
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000420:	f107 0310 	add.w	r3, r7, #16
 8000424:	2200      	movs	r2, #0
 8000426:	601a      	str	r2, [r3, #0]
 8000428:	605a      	str	r2, [r3, #4]
 800042a:	609a      	str	r2, [r3, #8]
 800042c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a1c      	ldr	r2, [pc, #112]	@ (80004a4 <HAL_UART_MspInit+0x8c>)
 8000434:	4293      	cmp	r3, r2
 8000436:	d131      	bne.n	800049c <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000438:	4b1b      	ldr	r3, [pc, #108]	@ (80004a8 <HAL_UART_MspInit+0x90>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	4a1a      	ldr	r2, [pc, #104]	@ (80004a8 <HAL_UART_MspInit+0x90>)
 800043e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000442:	6193      	str	r3, [r2, #24]
 8000444:	4b18      	ldr	r3, [pc, #96]	@ (80004a8 <HAL_UART_MspInit+0x90>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800044c:	60fb      	str	r3, [r7, #12]
 800044e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000450:	4b15      	ldr	r3, [pc, #84]	@ (80004a8 <HAL_UART_MspInit+0x90>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	4a14      	ldr	r2, [pc, #80]	@ (80004a8 <HAL_UART_MspInit+0x90>)
 8000456:	f043 0304 	orr.w	r3, r3, #4
 800045a:	6193      	str	r3, [r2, #24]
 800045c:	4b12      	ldr	r3, [pc, #72]	@ (80004a8 <HAL_UART_MspInit+0x90>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	f003 0304 	and.w	r3, r3, #4
 8000464:	60bb      	str	r3, [r7, #8]
 8000466:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000468:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800046c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800046e:	2302      	movs	r3, #2
 8000470:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000472:	2303      	movs	r3, #3
 8000474:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000476:	f107 0310 	add.w	r3, r7, #16
 800047a:	4619      	mov	r1, r3
 800047c:	480b      	ldr	r0, [pc, #44]	@ (80004ac <HAL_UART_MspInit+0x94>)
 800047e:	f000 fa0f 	bl	80008a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000482:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000486:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000488:	2300      	movs	r3, #0
 800048a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800048c:	2300      	movs	r3, #0
 800048e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000490:	f107 0310 	add.w	r3, r7, #16
 8000494:	4619      	mov	r1, r3
 8000496:	4805      	ldr	r0, [pc, #20]	@ (80004ac <HAL_UART_MspInit+0x94>)
 8000498:	f000 fa02 	bl	80008a0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800049c:	bf00      	nop
 800049e:	3720      	adds	r7, #32
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bd80      	pop	{r7, pc}
 80004a4:	40013800 	.word	0x40013800
 80004a8:	40021000 	.word	0x40021000
 80004ac:	40010800 	.word	0x40010800

080004b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004b4:	bf00      	nop
 80004b6:	e7fd      	b.n	80004b4 <NMI_Handler+0x4>

080004b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004bc:	bf00      	nop
 80004be:	e7fd      	b.n	80004bc <HardFault_Handler+0x4>

080004c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004c4:	bf00      	nop
 80004c6:	e7fd      	b.n	80004c4 <MemManage_Handler+0x4>

080004c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004cc:	bf00      	nop
 80004ce:	e7fd      	b.n	80004cc <BusFault_Handler+0x4>

080004d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004d0:	b480      	push	{r7}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004d4:	bf00      	nop
 80004d6:	e7fd      	b.n	80004d4 <UsageFault_Handler+0x4>

080004d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004dc:	bf00      	nop
 80004de:	46bd      	mov	sp, r7
 80004e0:	bc80      	pop	{r7}
 80004e2:	4770      	bx	lr

080004e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004e4:	b480      	push	{r7}
 80004e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004e8:	bf00      	nop
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bc80      	pop	{r7}
 80004ee:	4770      	bx	lr

080004f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004f4:	bf00      	nop
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bc80      	pop	{r7}
 80004fa:	4770      	bx	lr

080004fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000500:	f000 f8aa 	bl	8000658 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000504:	bf00      	nop
 8000506:	bd80      	pop	{r7, pc}

08000508 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b086      	sub	sp, #24
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000510:	4a14      	ldr	r2, [pc, #80]	@ (8000564 <_sbrk+0x5c>)
 8000512:	4b15      	ldr	r3, [pc, #84]	@ (8000568 <_sbrk+0x60>)
 8000514:	1ad3      	subs	r3, r2, r3
 8000516:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000518:	697b      	ldr	r3, [r7, #20]
 800051a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800051c:	4b13      	ldr	r3, [pc, #76]	@ (800056c <_sbrk+0x64>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d102      	bne.n	800052a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000524:	4b11      	ldr	r3, [pc, #68]	@ (800056c <_sbrk+0x64>)
 8000526:	4a12      	ldr	r2, [pc, #72]	@ (8000570 <_sbrk+0x68>)
 8000528:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800052a:	4b10      	ldr	r3, [pc, #64]	@ (800056c <_sbrk+0x64>)
 800052c:	681a      	ldr	r2, [r3, #0]
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	4413      	add	r3, r2
 8000532:	693a      	ldr	r2, [r7, #16]
 8000534:	429a      	cmp	r2, r3
 8000536:	d207      	bcs.n	8000548 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000538:	f001 f9de 	bl	80018f8 <__errno>
 800053c:	4603      	mov	r3, r0
 800053e:	220c      	movs	r2, #12
 8000540:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000542:	f04f 33ff 	mov.w	r3, #4294967295
 8000546:	e009      	b.n	800055c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000548:	4b08      	ldr	r3, [pc, #32]	@ (800056c <_sbrk+0x64>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800054e:	4b07      	ldr	r3, [pc, #28]	@ (800056c <_sbrk+0x64>)
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	4413      	add	r3, r2
 8000556:	4a05      	ldr	r2, [pc, #20]	@ (800056c <_sbrk+0x64>)
 8000558:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800055a:	68fb      	ldr	r3, [r7, #12]
}
 800055c:	4618      	mov	r0, r3
 800055e:	3718      	adds	r7, #24
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	20005000 	.word	0x20005000
 8000568:	00000400 	.word	0x00000400
 800056c:	20000114 	.word	0x20000114
 8000570:	20000268 	.word	0x20000268

08000574 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000578:	bf00      	nop
 800057a:	46bd      	mov	sp, r7
 800057c:	bc80      	pop	{r7}
 800057e:	4770      	bx	lr

08000580 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000580:	f7ff fff8 	bl	8000574 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000584:	480b      	ldr	r0, [pc, #44]	@ (80005b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000586:	490c      	ldr	r1, [pc, #48]	@ (80005b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000588:	4a0c      	ldr	r2, [pc, #48]	@ (80005bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800058a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800058c:	e002      	b.n	8000594 <LoopCopyDataInit>

0800058e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800058e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000590:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000592:	3304      	adds	r3, #4

08000594 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000594:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000596:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000598:	d3f9      	bcc.n	800058e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800059a:	4a09      	ldr	r2, [pc, #36]	@ (80005c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800059c:	4c09      	ldr	r4, [pc, #36]	@ (80005c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800059e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005a0:	e001      	b.n	80005a6 <LoopFillZerobss>

080005a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005a4:	3204      	adds	r2, #4

080005a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005a8:	d3fb      	bcc.n	80005a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005aa:	f001 f9ab 	bl	8001904 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005ae:	f7ff fdd5 	bl	800015c <main>
  bx lr
 80005b2:	4770      	bx	lr
  ldr r0, =_sdata
 80005b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005b8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80005bc:	08002688 	.word	0x08002688
  ldr r2, =_sbss
 80005c0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80005c4:	20000264 	.word	0x20000264

080005c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005c8:	e7fe      	b.n	80005c8 <ADC1_2_IRQHandler>
	...

080005cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005d0:	4b08      	ldr	r3, [pc, #32]	@ (80005f4 <HAL_Init+0x28>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a07      	ldr	r2, [pc, #28]	@ (80005f4 <HAL_Init+0x28>)
 80005d6:	f043 0310 	orr.w	r3, r3, #16
 80005da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005dc:	2003      	movs	r0, #3
 80005de:	f000 f92b 	bl	8000838 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005e2:	200f      	movs	r0, #15
 80005e4:	f000 f808 	bl	80005f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005e8:	f7ff fee4 	bl	80003b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005ec:	2300      	movs	r3, #0
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	40022000 	.word	0x40022000

080005f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000600:	4b12      	ldr	r3, [pc, #72]	@ (800064c <HAL_InitTick+0x54>)
 8000602:	681a      	ldr	r2, [r3, #0]
 8000604:	4b12      	ldr	r3, [pc, #72]	@ (8000650 <HAL_InitTick+0x58>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	4619      	mov	r1, r3
 800060a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800060e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000612:	fbb2 f3f3 	udiv	r3, r2, r3
 8000616:	4618      	mov	r0, r3
 8000618:	f000 f935 	bl	8000886 <HAL_SYSTICK_Config>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000622:	2301      	movs	r3, #1
 8000624:	e00e      	b.n	8000644 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2b0f      	cmp	r3, #15
 800062a:	d80a      	bhi.n	8000642 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800062c:	2200      	movs	r2, #0
 800062e:	6879      	ldr	r1, [r7, #4]
 8000630:	f04f 30ff 	mov.w	r0, #4294967295
 8000634:	f000 f90b 	bl	800084e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000638:	4a06      	ldr	r2, [pc, #24]	@ (8000654 <HAL_InitTick+0x5c>)
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800063e:	2300      	movs	r3, #0
 8000640:	e000      	b.n	8000644 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000642:	2301      	movs	r3, #1
}
 8000644:	4618      	mov	r0, r3
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	20000000 	.word	0x20000000
 8000650:	20000008 	.word	0x20000008
 8000654:	20000004 	.word	0x20000004

08000658 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800065c:	4b05      	ldr	r3, [pc, #20]	@ (8000674 <HAL_IncTick+0x1c>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	461a      	mov	r2, r3
 8000662:	4b05      	ldr	r3, [pc, #20]	@ (8000678 <HAL_IncTick+0x20>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	4413      	add	r3, r2
 8000668:	4a03      	ldr	r2, [pc, #12]	@ (8000678 <HAL_IncTick+0x20>)
 800066a:	6013      	str	r3, [r2, #0]
}
 800066c:	bf00      	nop
 800066e:	46bd      	mov	sp, r7
 8000670:	bc80      	pop	{r7}
 8000672:	4770      	bx	lr
 8000674:	20000008 	.word	0x20000008
 8000678:	20000118 	.word	0x20000118

0800067c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  return uwTick;
 8000680:	4b02      	ldr	r3, [pc, #8]	@ (800068c <HAL_GetTick+0x10>)
 8000682:	681b      	ldr	r3, [r3, #0]
}
 8000684:	4618      	mov	r0, r3
 8000686:	46bd      	mov	sp, r7
 8000688:	bc80      	pop	{r7}
 800068a:	4770      	bx	lr
 800068c:	20000118 	.word	0x20000118

08000690 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000698:	f7ff fff0 	bl	800067c <HAL_GetTick>
 800069c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006a8:	d005      	beq.n	80006b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006aa:	4b0a      	ldr	r3, [pc, #40]	@ (80006d4 <HAL_Delay+0x44>)
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	461a      	mov	r2, r3
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	4413      	add	r3, r2
 80006b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006b6:	bf00      	nop
 80006b8:	f7ff ffe0 	bl	800067c <HAL_GetTick>
 80006bc:	4602      	mov	r2, r0
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	1ad3      	subs	r3, r2, r3
 80006c2:	68fa      	ldr	r2, [r7, #12]
 80006c4:	429a      	cmp	r2, r3
 80006c6:	d8f7      	bhi.n	80006b8 <HAL_Delay+0x28>
  {
  }
}
 80006c8:	bf00      	nop
 80006ca:	bf00      	nop
 80006cc:	3710      	adds	r7, #16
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	20000008 	.word	0x20000008

080006d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006d8:	b480      	push	{r7}
 80006da:	b085      	sub	sp, #20
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	f003 0307 	and.w	r3, r3, #7
 80006e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006e8:	4b0c      	ldr	r3, [pc, #48]	@ (800071c <__NVIC_SetPriorityGrouping+0x44>)
 80006ea:	68db      	ldr	r3, [r3, #12]
 80006ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ee:	68ba      	ldr	r2, [r7, #8]
 80006f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80006f4:	4013      	ands	r3, r2
 80006f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006fc:	68bb      	ldr	r3, [r7, #8]
 80006fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000700:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000704:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000708:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800070a:	4a04      	ldr	r2, [pc, #16]	@ (800071c <__NVIC_SetPriorityGrouping+0x44>)
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	60d3      	str	r3, [r2, #12]
}
 8000710:	bf00      	nop
 8000712:	3714      	adds	r7, #20
 8000714:	46bd      	mov	sp, r7
 8000716:	bc80      	pop	{r7}
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	e000ed00 	.word	0xe000ed00

08000720 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000724:	4b04      	ldr	r3, [pc, #16]	@ (8000738 <__NVIC_GetPriorityGrouping+0x18>)
 8000726:	68db      	ldr	r3, [r3, #12]
 8000728:	0a1b      	lsrs	r3, r3, #8
 800072a:	f003 0307 	and.w	r3, r3, #7
}
 800072e:	4618      	mov	r0, r3
 8000730:	46bd      	mov	sp, r7
 8000732:	bc80      	pop	{r7}
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	e000ed00 	.word	0xe000ed00

0800073c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	6039      	str	r1, [r7, #0]
 8000746:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800074c:	2b00      	cmp	r3, #0
 800074e:	db0a      	blt.n	8000766 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	b2da      	uxtb	r2, r3
 8000754:	490c      	ldr	r1, [pc, #48]	@ (8000788 <__NVIC_SetPriority+0x4c>)
 8000756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800075a:	0112      	lsls	r2, r2, #4
 800075c:	b2d2      	uxtb	r2, r2
 800075e:	440b      	add	r3, r1
 8000760:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000764:	e00a      	b.n	800077c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	b2da      	uxtb	r2, r3
 800076a:	4908      	ldr	r1, [pc, #32]	@ (800078c <__NVIC_SetPriority+0x50>)
 800076c:	79fb      	ldrb	r3, [r7, #7]
 800076e:	f003 030f 	and.w	r3, r3, #15
 8000772:	3b04      	subs	r3, #4
 8000774:	0112      	lsls	r2, r2, #4
 8000776:	b2d2      	uxtb	r2, r2
 8000778:	440b      	add	r3, r1
 800077a:	761a      	strb	r2, [r3, #24]
}
 800077c:	bf00      	nop
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	bc80      	pop	{r7}
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	e000e100 	.word	0xe000e100
 800078c:	e000ed00 	.word	0xe000ed00

08000790 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000790:	b480      	push	{r7}
 8000792:	b089      	sub	sp, #36	@ 0x24
 8000794:	af00      	add	r7, sp, #0
 8000796:	60f8      	str	r0, [r7, #12]
 8000798:	60b9      	str	r1, [r7, #8]
 800079a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	f003 0307 	and.w	r3, r3, #7
 80007a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007a4:	69fb      	ldr	r3, [r7, #28]
 80007a6:	f1c3 0307 	rsb	r3, r3, #7
 80007aa:	2b04      	cmp	r3, #4
 80007ac:	bf28      	it	cs
 80007ae:	2304      	movcs	r3, #4
 80007b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007b2:	69fb      	ldr	r3, [r7, #28]
 80007b4:	3304      	adds	r3, #4
 80007b6:	2b06      	cmp	r3, #6
 80007b8:	d902      	bls.n	80007c0 <NVIC_EncodePriority+0x30>
 80007ba:	69fb      	ldr	r3, [r7, #28]
 80007bc:	3b03      	subs	r3, #3
 80007be:	e000      	b.n	80007c2 <NVIC_EncodePriority+0x32>
 80007c0:	2300      	movs	r3, #0
 80007c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007c4:	f04f 32ff 	mov.w	r2, #4294967295
 80007c8:	69bb      	ldr	r3, [r7, #24]
 80007ca:	fa02 f303 	lsl.w	r3, r2, r3
 80007ce:	43da      	mvns	r2, r3
 80007d0:	68bb      	ldr	r3, [r7, #8]
 80007d2:	401a      	ands	r2, r3
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007d8:	f04f 31ff 	mov.w	r1, #4294967295
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	fa01 f303 	lsl.w	r3, r1, r3
 80007e2:	43d9      	mvns	r1, r3
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007e8:	4313      	orrs	r3, r2
         );
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3724      	adds	r7, #36	@ 0x24
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bc80      	pop	{r7}
 80007f2:	4770      	bx	lr

080007f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	3b01      	subs	r3, #1
 8000800:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000804:	d301      	bcc.n	800080a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000806:	2301      	movs	r3, #1
 8000808:	e00f      	b.n	800082a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800080a:	4a0a      	ldr	r2, [pc, #40]	@ (8000834 <SysTick_Config+0x40>)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	3b01      	subs	r3, #1
 8000810:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000812:	210f      	movs	r1, #15
 8000814:	f04f 30ff 	mov.w	r0, #4294967295
 8000818:	f7ff ff90 	bl	800073c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800081c:	4b05      	ldr	r3, [pc, #20]	@ (8000834 <SysTick_Config+0x40>)
 800081e:	2200      	movs	r2, #0
 8000820:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000822:	4b04      	ldr	r3, [pc, #16]	@ (8000834 <SysTick_Config+0x40>)
 8000824:	2207      	movs	r2, #7
 8000826:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000828:	2300      	movs	r3, #0
}
 800082a:	4618      	mov	r0, r3
 800082c:	3708      	adds	r7, #8
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	e000e010 	.word	0xe000e010

08000838 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000840:	6878      	ldr	r0, [r7, #4]
 8000842:	f7ff ff49 	bl	80006d8 <__NVIC_SetPriorityGrouping>
}
 8000846:	bf00      	nop
 8000848:	3708      	adds	r7, #8
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}

0800084e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800084e:	b580      	push	{r7, lr}
 8000850:	b086      	sub	sp, #24
 8000852:	af00      	add	r7, sp, #0
 8000854:	4603      	mov	r3, r0
 8000856:	60b9      	str	r1, [r7, #8]
 8000858:	607a      	str	r2, [r7, #4]
 800085a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800085c:	2300      	movs	r3, #0
 800085e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000860:	f7ff ff5e 	bl	8000720 <__NVIC_GetPriorityGrouping>
 8000864:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000866:	687a      	ldr	r2, [r7, #4]
 8000868:	68b9      	ldr	r1, [r7, #8]
 800086a:	6978      	ldr	r0, [r7, #20]
 800086c:	f7ff ff90 	bl	8000790 <NVIC_EncodePriority>
 8000870:	4602      	mov	r2, r0
 8000872:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000876:	4611      	mov	r1, r2
 8000878:	4618      	mov	r0, r3
 800087a:	f7ff ff5f 	bl	800073c <__NVIC_SetPriority>
}
 800087e:	bf00      	nop
 8000880:	3718      	adds	r7, #24
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}

08000886 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000886:	b580      	push	{r7, lr}
 8000888:	b082      	sub	sp, #8
 800088a:	af00      	add	r7, sp, #0
 800088c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800088e:	6878      	ldr	r0, [r7, #4]
 8000890:	f7ff ffb0 	bl	80007f4 <SysTick_Config>
 8000894:	4603      	mov	r3, r0
}
 8000896:	4618      	mov	r0, r3
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
	...

080008a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b08b      	sub	sp, #44	@ 0x2c
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
 80008a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008aa:	2300      	movs	r3, #0
 80008ac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80008ae:	2300      	movs	r3, #0
 80008b0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008b2:	e169      	b.n	8000b88 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80008b4:	2201      	movs	r2, #1
 80008b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008b8:	fa02 f303 	lsl.w	r3, r2, r3
 80008bc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	69fa      	ldr	r2, [r7, #28]
 80008c4:	4013      	ands	r3, r2
 80008c6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80008c8:	69ba      	ldr	r2, [r7, #24]
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	f040 8158 	bne.w	8000b82 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	685b      	ldr	r3, [r3, #4]
 80008d6:	4a9a      	ldr	r2, [pc, #616]	@ (8000b40 <HAL_GPIO_Init+0x2a0>)
 80008d8:	4293      	cmp	r3, r2
 80008da:	d05e      	beq.n	800099a <HAL_GPIO_Init+0xfa>
 80008dc:	4a98      	ldr	r2, [pc, #608]	@ (8000b40 <HAL_GPIO_Init+0x2a0>)
 80008de:	4293      	cmp	r3, r2
 80008e0:	d875      	bhi.n	80009ce <HAL_GPIO_Init+0x12e>
 80008e2:	4a98      	ldr	r2, [pc, #608]	@ (8000b44 <HAL_GPIO_Init+0x2a4>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d058      	beq.n	800099a <HAL_GPIO_Init+0xfa>
 80008e8:	4a96      	ldr	r2, [pc, #600]	@ (8000b44 <HAL_GPIO_Init+0x2a4>)
 80008ea:	4293      	cmp	r3, r2
 80008ec:	d86f      	bhi.n	80009ce <HAL_GPIO_Init+0x12e>
 80008ee:	4a96      	ldr	r2, [pc, #600]	@ (8000b48 <HAL_GPIO_Init+0x2a8>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d052      	beq.n	800099a <HAL_GPIO_Init+0xfa>
 80008f4:	4a94      	ldr	r2, [pc, #592]	@ (8000b48 <HAL_GPIO_Init+0x2a8>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d869      	bhi.n	80009ce <HAL_GPIO_Init+0x12e>
 80008fa:	4a94      	ldr	r2, [pc, #592]	@ (8000b4c <HAL_GPIO_Init+0x2ac>)
 80008fc:	4293      	cmp	r3, r2
 80008fe:	d04c      	beq.n	800099a <HAL_GPIO_Init+0xfa>
 8000900:	4a92      	ldr	r2, [pc, #584]	@ (8000b4c <HAL_GPIO_Init+0x2ac>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d863      	bhi.n	80009ce <HAL_GPIO_Init+0x12e>
 8000906:	4a92      	ldr	r2, [pc, #584]	@ (8000b50 <HAL_GPIO_Init+0x2b0>)
 8000908:	4293      	cmp	r3, r2
 800090a:	d046      	beq.n	800099a <HAL_GPIO_Init+0xfa>
 800090c:	4a90      	ldr	r2, [pc, #576]	@ (8000b50 <HAL_GPIO_Init+0x2b0>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d85d      	bhi.n	80009ce <HAL_GPIO_Init+0x12e>
 8000912:	2b12      	cmp	r3, #18
 8000914:	d82a      	bhi.n	800096c <HAL_GPIO_Init+0xcc>
 8000916:	2b12      	cmp	r3, #18
 8000918:	d859      	bhi.n	80009ce <HAL_GPIO_Init+0x12e>
 800091a:	a201      	add	r2, pc, #4	@ (adr r2, 8000920 <HAL_GPIO_Init+0x80>)
 800091c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000920:	0800099b 	.word	0x0800099b
 8000924:	08000975 	.word	0x08000975
 8000928:	08000987 	.word	0x08000987
 800092c:	080009c9 	.word	0x080009c9
 8000930:	080009cf 	.word	0x080009cf
 8000934:	080009cf 	.word	0x080009cf
 8000938:	080009cf 	.word	0x080009cf
 800093c:	080009cf 	.word	0x080009cf
 8000940:	080009cf 	.word	0x080009cf
 8000944:	080009cf 	.word	0x080009cf
 8000948:	080009cf 	.word	0x080009cf
 800094c:	080009cf 	.word	0x080009cf
 8000950:	080009cf 	.word	0x080009cf
 8000954:	080009cf 	.word	0x080009cf
 8000958:	080009cf 	.word	0x080009cf
 800095c:	080009cf 	.word	0x080009cf
 8000960:	080009cf 	.word	0x080009cf
 8000964:	0800097d 	.word	0x0800097d
 8000968:	08000991 	.word	0x08000991
 800096c:	4a79      	ldr	r2, [pc, #484]	@ (8000b54 <HAL_GPIO_Init+0x2b4>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d013      	beq.n	800099a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000972:	e02c      	b.n	80009ce <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	68db      	ldr	r3, [r3, #12]
 8000978:	623b      	str	r3, [r7, #32]
          break;
 800097a:	e029      	b.n	80009d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	68db      	ldr	r3, [r3, #12]
 8000980:	3304      	adds	r3, #4
 8000982:	623b      	str	r3, [r7, #32]
          break;
 8000984:	e024      	b.n	80009d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	68db      	ldr	r3, [r3, #12]
 800098a:	3308      	adds	r3, #8
 800098c:	623b      	str	r3, [r7, #32]
          break;
 800098e:	e01f      	b.n	80009d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	68db      	ldr	r3, [r3, #12]
 8000994:	330c      	adds	r3, #12
 8000996:	623b      	str	r3, [r7, #32]
          break;
 8000998:	e01a      	b.n	80009d0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	689b      	ldr	r3, [r3, #8]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d102      	bne.n	80009a8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80009a2:	2304      	movs	r3, #4
 80009a4:	623b      	str	r3, [r7, #32]
          break;
 80009a6:	e013      	b.n	80009d0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	689b      	ldr	r3, [r3, #8]
 80009ac:	2b01      	cmp	r3, #1
 80009ae:	d105      	bne.n	80009bc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009b0:	2308      	movs	r3, #8
 80009b2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	69fa      	ldr	r2, [r7, #28]
 80009b8:	611a      	str	r2, [r3, #16]
          break;
 80009ba:	e009      	b.n	80009d0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009bc:	2308      	movs	r3, #8
 80009be:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	69fa      	ldr	r2, [r7, #28]
 80009c4:	615a      	str	r2, [r3, #20]
          break;
 80009c6:	e003      	b.n	80009d0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80009c8:	2300      	movs	r3, #0
 80009ca:	623b      	str	r3, [r7, #32]
          break;
 80009cc:	e000      	b.n	80009d0 <HAL_GPIO_Init+0x130>
          break;
 80009ce:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009d0:	69bb      	ldr	r3, [r7, #24]
 80009d2:	2bff      	cmp	r3, #255	@ 0xff
 80009d4:	d801      	bhi.n	80009da <HAL_GPIO_Init+0x13a>
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	e001      	b.n	80009de <HAL_GPIO_Init+0x13e>
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	3304      	adds	r3, #4
 80009de:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80009e0:	69bb      	ldr	r3, [r7, #24]
 80009e2:	2bff      	cmp	r3, #255	@ 0xff
 80009e4:	d802      	bhi.n	80009ec <HAL_GPIO_Init+0x14c>
 80009e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	e002      	b.n	80009f2 <HAL_GPIO_Init+0x152>
 80009ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009ee:	3b08      	subs	r3, #8
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	210f      	movs	r1, #15
 80009fa:	693b      	ldr	r3, [r7, #16]
 80009fc:	fa01 f303 	lsl.w	r3, r1, r3
 8000a00:	43db      	mvns	r3, r3
 8000a02:	401a      	ands	r2, r3
 8000a04:	6a39      	ldr	r1, [r7, #32]
 8000a06:	693b      	ldr	r3, [r7, #16]
 8000a08:	fa01 f303 	lsl.w	r3, r1, r3
 8000a0c:	431a      	orrs	r2, r3
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	685b      	ldr	r3, [r3, #4]
 8000a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	f000 80b1 	beq.w	8000b82 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a20:	4b4d      	ldr	r3, [pc, #308]	@ (8000b58 <HAL_GPIO_Init+0x2b8>)
 8000a22:	699b      	ldr	r3, [r3, #24]
 8000a24:	4a4c      	ldr	r2, [pc, #304]	@ (8000b58 <HAL_GPIO_Init+0x2b8>)
 8000a26:	f043 0301 	orr.w	r3, r3, #1
 8000a2a:	6193      	str	r3, [r2, #24]
 8000a2c:	4b4a      	ldr	r3, [pc, #296]	@ (8000b58 <HAL_GPIO_Init+0x2b8>)
 8000a2e:	699b      	ldr	r3, [r3, #24]
 8000a30:	f003 0301 	and.w	r3, r3, #1
 8000a34:	60bb      	str	r3, [r7, #8]
 8000a36:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a38:	4a48      	ldr	r2, [pc, #288]	@ (8000b5c <HAL_GPIO_Init+0x2bc>)
 8000a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a3c:	089b      	lsrs	r3, r3, #2
 8000a3e:	3302      	adds	r3, #2
 8000a40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a44:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a48:	f003 0303 	and.w	r3, r3, #3
 8000a4c:	009b      	lsls	r3, r3, #2
 8000a4e:	220f      	movs	r2, #15
 8000a50:	fa02 f303 	lsl.w	r3, r2, r3
 8000a54:	43db      	mvns	r3, r3
 8000a56:	68fa      	ldr	r2, [r7, #12]
 8000a58:	4013      	ands	r3, r2
 8000a5a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	4a40      	ldr	r2, [pc, #256]	@ (8000b60 <HAL_GPIO_Init+0x2c0>)
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d013      	beq.n	8000a8c <HAL_GPIO_Init+0x1ec>
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	4a3f      	ldr	r2, [pc, #252]	@ (8000b64 <HAL_GPIO_Init+0x2c4>)
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d00d      	beq.n	8000a88 <HAL_GPIO_Init+0x1e8>
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	4a3e      	ldr	r2, [pc, #248]	@ (8000b68 <HAL_GPIO_Init+0x2c8>)
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d007      	beq.n	8000a84 <HAL_GPIO_Init+0x1e4>
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	4a3d      	ldr	r2, [pc, #244]	@ (8000b6c <HAL_GPIO_Init+0x2cc>)
 8000a78:	4293      	cmp	r3, r2
 8000a7a:	d101      	bne.n	8000a80 <HAL_GPIO_Init+0x1e0>
 8000a7c:	2303      	movs	r3, #3
 8000a7e:	e006      	b.n	8000a8e <HAL_GPIO_Init+0x1ee>
 8000a80:	2304      	movs	r3, #4
 8000a82:	e004      	b.n	8000a8e <HAL_GPIO_Init+0x1ee>
 8000a84:	2302      	movs	r3, #2
 8000a86:	e002      	b.n	8000a8e <HAL_GPIO_Init+0x1ee>
 8000a88:	2301      	movs	r3, #1
 8000a8a:	e000      	b.n	8000a8e <HAL_GPIO_Init+0x1ee>
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a90:	f002 0203 	and.w	r2, r2, #3
 8000a94:	0092      	lsls	r2, r2, #2
 8000a96:	4093      	lsls	r3, r2
 8000a98:	68fa      	ldr	r2, [r7, #12]
 8000a9a:	4313      	orrs	r3, r2
 8000a9c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a9e:	492f      	ldr	r1, [pc, #188]	@ (8000b5c <HAL_GPIO_Init+0x2bc>)
 8000aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aa2:	089b      	lsrs	r3, r3, #2
 8000aa4:	3302      	adds	r3, #2
 8000aa6:	68fa      	ldr	r2, [r7, #12]
 8000aa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d006      	beq.n	8000ac6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ab8:	4b2d      	ldr	r3, [pc, #180]	@ (8000b70 <HAL_GPIO_Init+0x2d0>)
 8000aba:	689a      	ldr	r2, [r3, #8]
 8000abc:	492c      	ldr	r1, [pc, #176]	@ (8000b70 <HAL_GPIO_Init+0x2d0>)
 8000abe:	69bb      	ldr	r3, [r7, #24]
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	608b      	str	r3, [r1, #8]
 8000ac4:	e006      	b.n	8000ad4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ac6:	4b2a      	ldr	r3, [pc, #168]	@ (8000b70 <HAL_GPIO_Init+0x2d0>)
 8000ac8:	689a      	ldr	r2, [r3, #8]
 8000aca:	69bb      	ldr	r3, [r7, #24]
 8000acc:	43db      	mvns	r3, r3
 8000ace:	4928      	ldr	r1, [pc, #160]	@ (8000b70 <HAL_GPIO_Init+0x2d0>)
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d006      	beq.n	8000aee <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ae0:	4b23      	ldr	r3, [pc, #140]	@ (8000b70 <HAL_GPIO_Init+0x2d0>)
 8000ae2:	68da      	ldr	r2, [r3, #12]
 8000ae4:	4922      	ldr	r1, [pc, #136]	@ (8000b70 <HAL_GPIO_Init+0x2d0>)
 8000ae6:	69bb      	ldr	r3, [r7, #24]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	60cb      	str	r3, [r1, #12]
 8000aec:	e006      	b.n	8000afc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000aee:	4b20      	ldr	r3, [pc, #128]	@ (8000b70 <HAL_GPIO_Init+0x2d0>)
 8000af0:	68da      	ldr	r2, [r3, #12]
 8000af2:	69bb      	ldr	r3, [r7, #24]
 8000af4:	43db      	mvns	r3, r3
 8000af6:	491e      	ldr	r1, [pc, #120]	@ (8000b70 <HAL_GPIO_Init+0x2d0>)
 8000af8:	4013      	ands	r3, r2
 8000afa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d006      	beq.n	8000b16 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b08:	4b19      	ldr	r3, [pc, #100]	@ (8000b70 <HAL_GPIO_Init+0x2d0>)
 8000b0a:	685a      	ldr	r2, [r3, #4]
 8000b0c:	4918      	ldr	r1, [pc, #96]	@ (8000b70 <HAL_GPIO_Init+0x2d0>)
 8000b0e:	69bb      	ldr	r3, [r7, #24]
 8000b10:	4313      	orrs	r3, r2
 8000b12:	604b      	str	r3, [r1, #4]
 8000b14:	e006      	b.n	8000b24 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b16:	4b16      	ldr	r3, [pc, #88]	@ (8000b70 <HAL_GPIO_Init+0x2d0>)
 8000b18:	685a      	ldr	r2, [r3, #4]
 8000b1a:	69bb      	ldr	r3, [r7, #24]
 8000b1c:	43db      	mvns	r3, r3
 8000b1e:	4914      	ldr	r1, [pc, #80]	@ (8000b70 <HAL_GPIO_Init+0x2d0>)
 8000b20:	4013      	ands	r3, r2
 8000b22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d021      	beq.n	8000b74 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b30:	4b0f      	ldr	r3, [pc, #60]	@ (8000b70 <HAL_GPIO_Init+0x2d0>)
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	490e      	ldr	r1, [pc, #56]	@ (8000b70 <HAL_GPIO_Init+0x2d0>)
 8000b36:	69bb      	ldr	r3, [r7, #24]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	600b      	str	r3, [r1, #0]
 8000b3c:	e021      	b.n	8000b82 <HAL_GPIO_Init+0x2e2>
 8000b3e:	bf00      	nop
 8000b40:	10320000 	.word	0x10320000
 8000b44:	10310000 	.word	0x10310000
 8000b48:	10220000 	.word	0x10220000
 8000b4c:	10210000 	.word	0x10210000
 8000b50:	10120000 	.word	0x10120000
 8000b54:	10110000 	.word	0x10110000
 8000b58:	40021000 	.word	0x40021000
 8000b5c:	40010000 	.word	0x40010000
 8000b60:	40010800 	.word	0x40010800
 8000b64:	40010c00 	.word	0x40010c00
 8000b68:	40011000 	.word	0x40011000
 8000b6c:	40011400 	.word	0x40011400
 8000b70:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b74:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba4 <HAL_GPIO_Init+0x304>)
 8000b76:	681a      	ldr	r2, [r3, #0]
 8000b78:	69bb      	ldr	r3, [r7, #24]
 8000b7a:	43db      	mvns	r3, r3
 8000b7c:	4909      	ldr	r1, [pc, #36]	@ (8000ba4 <HAL_GPIO_Init+0x304>)
 8000b7e:	4013      	ands	r3, r2
 8000b80:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b84:	3301      	adds	r3, #1
 8000b86:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	681a      	ldr	r2, [r3, #0]
 8000b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b8e:	fa22 f303 	lsr.w	r3, r2, r3
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	f47f ae8e 	bne.w	80008b4 <HAL_GPIO_Init+0x14>
  }
}
 8000b98:	bf00      	nop
 8000b9a:	bf00      	nop
 8000b9c:	372c      	adds	r7, #44	@ 0x2c
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bc80      	pop	{r7}
 8000ba2:	4770      	bx	lr
 8000ba4:	40010400 	.word	0x40010400

08000ba8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	460b      	mov	r3, r1
 8000bb2:	807b      	strh	r3, [r7, #2]
 8000bb4:	4613      	mov	r3, r2
 8000bb6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000bb8:	787b      	ldrb	r3, [r7, #1]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d003      	beq.n	8000bc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bbe:	887a      	ldrh	r2, [r7, #2]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000bc4:	e003      	b.n	8000bce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000bc6:	887b      	ldrh	r3, [r7, #2]
 8000bc8:	041a      	lsls	r2, r3, #16
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	611a      	str	r2, [r3, #16]
}
 8000bce:	bf00      	nop
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bc80      	pop	{r7}
 8000bd6:	4770      	bx	lr

08000bd8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	460b      	mov	r3, r1
 8000be2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	68db      	ldr	r3, [r3, #12]
 8000be8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000bea:	887a      	ldrh	r2, [r7, #2]
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	4013      	ands	r3, r2
 8000bf0:	041a      	lsls	r2, r3, #16
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	43d9      	mvns	r1, r3
 8000bf6:	887b      	ldrh	r3, [r7, #2]
 8000bf8:	400b      	ands	r3, r1
 8000bfa:	431a      	orrs	r2, r3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	611a      	str	r2, [r3, #16]
}
 8000c00:	bf00      	nop
 8000c02:	3714      	adds	r7, #20
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bc80      	pop	{r7}
 8000c08:	4770      	bx	lr
	...

08000c0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d101      	bne.n	8000c1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e272      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f003 0301 	and.w	r3, r3, #1
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	f000 8087 	beq.w	8000d3a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c2c:	4b92      	ldr	r3, [pc, #584]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	f003 030c 	and.w	r3, r3, #12
 8000c34:	2b04      	cmp	r3, #4
 8000c36:	d00c      	beq.n	8000c52 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c38:	4b8f      	ldr	r3, [pc, #572]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	f003 030c 	and.w	r3, r3, #12
 8000c40:	2b08      	cmp	r3, #8
 8000c42:	d112      	bne.n	8000c6a <HAL_RCC_OscConfig+0x5e>
 8000c44:	4b8c      	ldr	r3, [pc, #560]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c50:	d10b      	bne.n	8000c6a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c52:	4b89      	ldr	r3, [pc, #548]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d06c      	beq.n	8000d38 <HAL_RCC_OscConfig+0x12c>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d168      	bne.n	8000d38 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
 8000c68:	e24c      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c72:	d106      	bne.n	8000c82 <HAL_RCC_OscConfig+0x76>
 8000c74:	4b80      	ldr	r3, [pc, #512]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a7f      	ldr	r2, [pc, #508]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000c7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c7e:	6013      	str	r3, [r2, #0]
 8000c80:	e02e      	b.n	8000ce0 <HAL_RCC_OscConfig+0xd4>
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d10c      	bne.n	8000ca4 <HAL_RCC_OscConfig+0x98>
 8000c8a:	4b7b      	ldr	r3, [pc, #492]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a7a      	ldr	r2, [pc, #488]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000c90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c94:	6013      	str	r3, [r2, #0]
 8000c96:	4b78      	ldr	r3, [pc, #480]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a77      	ldr	r2, [pc, #476]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000c9c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ca0:	6013      	str	r3, [r2, #0]
 8000ca2:	e01d      	b.n	8000ce0 <HAL_RCC_OscConfig+0xd4>
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000cac:	d10c      	bne.n	8000cc8 <HAL_RCC_OscConfig+0xbc>
 8000cae:	4b72      	ldr	r3, [pc, #456]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a71      	ldr	r2, [pc, #452]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000cb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cb8:	6013      	str	r3, [r2, #0]
 8000cba:	4b6f      	ldr	r3, [pc, #444]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4a6e      	ldr	r2, [pc, #440]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000cc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cc4:	6013      	str	r3, [r2, #0]
 8000cc6:	e00b      	b.n	8000ce0 <HAL_RCC_OscConfig+0xd4>
 8000cc8:	4b6b      	ldr	r3, [pc, #428]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a6a      	ldr	r2, [pc, #424]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000cce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000cd2:	6013      	str	r3, [r2, #0]
 8000cd4:	4b68      	ldr	r3, [pc, #416]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a67      	ldr	r2, [pc, #412]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000cda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cde:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d013      	beq.n	8000d10 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ce8:	f7ff fcc8 	bl	800067c <HAL_GetTick>
 8000cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cee:	e008      	b.n	8000d02 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cf0:	f7ff fcc4 	bl	800067c <HAL_GetTick>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	693b      	ldr	r3, [r7, #16]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	2b64      	cmp	r3, #100	@ 0x64
 8000cfc:	d901      	bls.n	8000d02 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000cfe:	2303      	movs	r3, #3
 8000d00:	e200      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d02:	4b5d      	ldr	r3, [pc, #372]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d0f0      	beq.n	8000cf0 <HAL_RCC_OscConfig+0xe4>
 8000d0e:	e014      	b.n	8000d3a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d10:	f7ff fcb4 	bl	800067c <HAL_GetTick>
 8000d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d16:	e008      	b.n	8000d2a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d18:	f7ff fcb0 	bl	800067c <HAL_GetTick>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	693b      	ldr	r3, [r7, #16]
 8000d20:	1ad3      	subs	r3, r2, r3
 8000d22:	2b64      	cmp	r3, #100	@ 0x64
 8000d24:	d901      	bls.n	8000d2a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d26:	2303      	movs	r3, #3
 8000d28:	e1ec      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d2a:	4b53      	ldr	r3, [pc, #332]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d1f0      	bne.n	8000d18 <HAL_RCC_OscConfig+0x10c>
 8000d36:	e000      	b.n	8000d3a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f003 0302 	and.w	r3, r3, #2
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d063      	beq.n	8000e0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d46:	4b4c      	ldr	r3, [pc, #304]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	f003 030c 	and.w	r3, r3, #12
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d00b      	beq.n	8000d6a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d52:	4b49      	ldr	r3, [pc, #292]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	f003 030c 	and.w	r3, r3, #12
 8000d5a:	2b08      	cmp	r3, #8
 8000d5c:	d11c      	bne.n	8000d98 <HAL_RCC_OscConfig+0x18c>
 8000d5e:	4b46      	ldr	r3, [pc, #280]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d116      	bne.n	8000d98 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d6a:	4b43      	ldr	r3, [pc, #268]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f003 0302 	and.w	r3, r3, #2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d005      	beq.n	8000d82 <HAL_RCC_OscConfig+0x176>
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	691b      	ldr	r3, [r3, #16]
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d001      	beq.n	8000d82 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e1c0      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d82:	4b3d      	ldr	r3, [pc, #244]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	695b      	ldr	r3, [r3, #20]
 8000d8e:	00db      	lsls	r3, r3, #3
 8000d90:	4939      	ldr	r1, [pc, #228]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000d92:	4313      	orrs	r3, r2
 8000d94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d96:	e03a      	b.n	8000e0e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	691b      	ldr	r3, [r3, #16]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d020      	beq.n	8000de2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000da0:	4b36      	ldr	r3, [pc, #216]	@ (8000e7c <HAL_RCC_OscConfig+0x270>)
 8000da2:	2201      	movs	r2, #1
 8000da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000da6:	f7ff fc69 	bl	800067c <HAL_GetTick>
 8000daa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dac:	e008      	b.n	8000dc0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dae:	f7ff fc65 	bl	800067c <HAL_GetTick>
 8000db2:	4602      	mov	r2, r0
 8000db4:	693b      	ldr	r3, [r7, #16]
 8000db6:	1ad3      	subs	r3, r2, r3
 8000db8:	2b02      	cmp	r3, #2
 8000dba:	d901      	bls.n	8000dc0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000dbc:	2303      	movs	r3, #3
 8000dbe:	e1a1      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dc0:	4b2d      	ldr	r3, [pc, #180]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f003 0302 	and.w	r3, r3, #2
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d0f0      	beq.n	8000dae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dcc:	4b2a      	ldr	r3, [pc, #168]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	695b      	ldr	r3, [r3, #20]
 8000dd8:	00db      	lsls	r3, r3, #3
 8000dda:	4927      	ldr	r1, [pc, #156]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	600b      	str	r3, [r1, #0]
 8000de0:	e015      	b.n	8000e0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000de2:	4b26      	ldr	r3, [pc, #152]	@ (8000e7c <HAL_RCC_OscConfig+0x270>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000de8:	f7ff fc48 	bl	800067c <HAL_GetTick>
 8000dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dee:	e008      	b.n	8000e02 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000df0:	f7ff fc44 	bl	800067c <HAL_GetTick>
 8000df4:	4602      	mov	r2, r0
 8000df6:	693b      	ldr	r3, [r7, #16]
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	2b02      	cmp	r3, #2
 8000dfc:	d901      	bls.n	8000e02 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	e180      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e02:	4b1d      	ldr	r3, [pc, #116]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f003 0302 	and.w	r3, r3, #2
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d1f0      	bne.n	8000df0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f003 0308 	and.w	r3, r3, #8
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d03a      	beq.n	8000e90 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	699b      	ldr	r3, [r3, #24]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d019      	beq.n	8000e56 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e22:	4b17      	ldr	r3, [pc, #92]	@ (8000e80 <HAL_RCC_OscConfig+0x274>)
 8000e24:	2201      	movs	r2, #1
 8000e26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e28:	f7ff fc28 	bl	800067c <HAL_GetTick>
 8000e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e2e:	e008      	b.n	8000e42 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e30:	f7ff fc24 	bl	800067c <HAL_GetTick>
 8000e34:	4602      	mov	r2, r0
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	2b02      	cmp	r3, #2
 8000e3c:	d901      	bls.n	8000e42 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	e160      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e42:	4b0d      	ldr	r3, [pc, #52]	@ (8000e78 <HAL_RCC_OscConfig+0x26c>)
 8000e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e46:	f003 0302 	and.w	r3, r3, #2
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d0f0      	beq.n	8000e30 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e4e:	2001      	movs	r0, #1
 8000e50:	f000 face 	bl	80013f0 <RCC_Delay>
 8000e54:	e01c      	b.n	8000e90 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e56:	4b0a      	ldr	r3, [pc, #40]	@ (8000e80 <HAL_RCC_OscConfig+0x274>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e5c:	f7ff fc0e 	bl	800067c <HAL_GetTick>
 8000e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e62:	e00f      	b.n	8000e84 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e64:	f7ff fc0a 	bl	800067c <HAL_GetTick>
 8000e68:	4602      	mov	r2, r0
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	2b02      	cmp	r3, #2
 8000e70:	d908      	bls.n	8000e84 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e72:	2303      	movs	r3, #3
 8000e74:	e146      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
 8000e76:	bf00      	nop
 8000e78:	40021000 	.word	0x40021000
 8000e7c:	42420000 	.word	0x42420000
 8000e80:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e84:	4b92      	ldr	r3, [pc, #584]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e88:	f003 0302 	and.w	r3, r3, #2
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d1e9      	bne.n	8000e64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f003 0304 	and.w	r3, r3, #4
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	f000 80a6 	beq.w	8000fea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ea2:	4b8b      	ldr	r3, [pc, #556]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000ea4:	69db      	ldr	r3, [r3, #28]
 8000ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d10d      	bne.n	8000eca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000eae:	4b88      	ldr	r3, [pc, #544]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000eb0:	69db      	ldr	r3, [r3, #28]
 8000eb2:	4a87      	ldr	r2, [pc, #540]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000eb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000eb8:	61d3      	str	r3, [r2, #28]
 8000eba:	4b85      	ldr	r3, [pc, #532]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000ebc:	69db      	ldr	r3, [r3, #28]
 8000ebe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ec2:	60bb      	str	r3, [r7, #8]
 8000ec4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eca:	4b82      	ldr	r3, [pc, #520]	@ (80010d4 <HAL_RCC_OscConfig+0x4c8>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d118      	bne.n	8000f08 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ed6:	4b7f      	ldr	r3, [pc, #508]	@ (80010d4 <HAL_RCC_OscConfig+0x4c8>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a7e      	ldr	r2, [pc, #504]	@ (80010d4 <HAL_RCC_OscConfig+0x4c8>)
 8000edc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ee0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ee2:	f7ff fbcb 	bl	800067c <HAL_GetTick>
 8000ee6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ee8:	e008      	b.n	8000efc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000eea:	f7ff fbc7 	bl	800067c <HAL_GetTick>
 8000eee:	4602      	mov	r2, r0
 8000ef0:	693b      	ldr	r3, [r7, #16]
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	2b64      	cmp	r3, #100	@ 0x64
 8000ef6:	d901      	bls.n	8000efc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	e103      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000efc:	4b75      	ldr	r3, [pc, #468]	@ (80010d4 <HAL_RCC_OscConfig+0x4c8>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d0f0      	beq.n	8000eea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d106      	bne.n	8000f1e <HAL_RCC_OscConfig+0x312>
 8000f10:	4b6f      	ldr	r3, [pc, #444]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000f12:	6a1b      	ldr	r3, [r3, #32]
 8000f14:	4a6e      	ldr	r2, [pc, #440]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000f16:	f043 0301 	orr.w	r3, r3, #1
 8000f1a:	6213      	str	r3, [r2, #32]
 8000f1c:	e02d      	b.n	8000f7a <HAL_RCC_OscConfig+0x36e>
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	68db      	ldr	r3, [r3, #12]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d10c      	bne.n	8000f40 <HAL_RCC_OscConfig+0x334>
 8000f26:	4b6a      	ldr	r3, [pc, #424]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000f28:	6a1b      	ldr	r3, [r3, #32]
 8000f2a:	4a69      	ldr	r2, [pc, #420]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000f2c:	f023 0301 	bic.w	r3, r3, #1
 8000f30:	6213      	str	r3, [r2, #32]
 8000f32:	4b67      	ldr	r3, [pc, #412]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000f34:	6a1b      	ldr	r3, [r3, #32]
 8000f36:	4a66      	ldr	r2, [pc, #408]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000f38:	f023 0304 	bic.w	r3, r3, #4
 8000f3c:	6213      	str	r3, [r2, #32]
 8000f3e:	e01c      	b.n	8000f7a <HAL_RCC_OscConfig+0x36e>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	2b05      	cmp	r3, #5
 8000f46:	d10c      	bne.n	8000f62 <HAL_RCC_OscConfig+0x356>
 8000f48:	4b61      	ldr	r3, [pc, #388]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000f4a:	6a1b      	ldr	r3, [r3, #32]
 8000f4c:	4a60      	ldr	r2, [pc, #384]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000f4e:	f043 0304 	orr.w	r3, r3, #4
 8000f52:	6213      	str	r3, [r2, #32]
 8000f54:	4b5e      	ldr	r3, [pc, #376]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000f56:	6a1b      	ldr	r3, [r3, #32]
 8000f58:	4a5d      	ldr	r2, [pc, #372]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000f5a:	f043 0301 	orr.w	r3, r3, #1
 8000f5e:	6213      	str	r3, [r2, #32]
 8000f60:	e00b      	b.n	8000f7a <HAL_RCC_OscConfig+0x36e>
 8000f62:	4b5b      	ldr	r3, [pc, #364]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000f64:	6a1b      	ldr	r3, [r3, #32]
 8000f66:	4a5a      	ldr	r2, [pc, #360]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000f68:	f023 0301 	bic.w	r3, r3, #1
 8000f6c:	6213      	str	r3, [r2, #32]
 8000f6e:	4b58      	ldr	r3, [pc, #352]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000f70:	6a1b      	ldr	r3, [r3, #32]
 8000f72:	4a57      	ldr	r2, [pc, #348]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000f74:	f023 0304 	bic.w	r3, r3, #4
 8000f78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	68db      	ldr	r3, [r3, #12]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d015      	beq.n	8000fae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f82:	f7ff fb7b 	bl	800067c <HAL_GetTick>
 8000f86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f88:	e00a      	b.n	8000fa0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f8a:	f7ff fb77 	bl	800067c <HAL_GetTick>
 8000f8e:	4602      	mov	r2, r0
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	1ad3      	subs	r3, r2, r3
 8000f94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f98:	4293      	cmp	r3, r2
 8000f9a:	d901      	bls.n	8000fa0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f9c:	2303      	movs	r3, #3
 8000f9e:	e0b1      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fa0:	4b4b      	ldr	r3, [pc, #300]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000fa2:	6a1b      	ldr	r3, [r3, #32]
 8000fa4:	f003 0302 	and.w	r3, r3, #2
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d0ee      	beq.n	8000f8a <HAL_RCC_OscConfig+0x37e>
 8000fac:	e014      	b.n	8000fd8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fae:	f7ff fb65 	bl	800067c <HAL_GetTick>
 8000fb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fb4:	e00a      	b.n	8000fcc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fb6:	f7ff fb61 	bl	800067c <HAL_GetTick>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	1ad3      	subs	r3, r2, r3
 8000fc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d901      	bls.n	8000fcc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	e09b      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fcc:	4b40      	ldr	r3, [pc, #256]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000fce:	6a1b      	ldr	r3, [r3, #32]
 8000fd0:	f003 0302 	and.w	r3, r3, #2
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d1ee      	bne.n	8000fb6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000fd8:	7dfb      	ldrb	r3, [r7, #23]
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d105      	bne.n	8000fea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fde:	4b3c      	ldr	r3, [pc, #240]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000fe0:	69db      	ldr	r3, [r3, #28]
 8000fe2:	4a3b      	ldr	r2, [pc, #236]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000fe4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000fe8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	69db      	ldr	r3, [r3, #28]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	f000 8087 	beq.w	8001102 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ff4:	4b36      	ldr	r3, [pc, #216]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f003 030c 	and.w	r3, r3, #12
 8000ffc:	2b08      	cmp	r3, #8
 8000ffe:	d061      	beq.n	80010c4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	69db      	ldr	r3, [r3, #28]
 8001004:	2b02      	cmp	r3, #2
 8001006:	d146      	bne.n	8001096 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001008:	4b33      	ldr	r3, [pc, #204]	@ (80010d8 <HAL_RCC_OscConfig+0x4cc>)
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800100e:	f7ff fb35 	bl	800067c <HAL_GetTick>
 8001012:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001014:	e008      	b.n	8001028 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001016:	f7ff fb31 	bl	800067c <HAL_GetTick>
 800101a:	4602      	mov	r2, r0
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	2b02      	cmp	r3, #2
 8001022:	d901      	bls.n	8001028 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001024:	2303      	movs	r3, #3
 8001026:	e06d      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001028:	4b29      	ldr	r3, [pc, #164]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001030:	2b00      	cmp	r3, #0
 8001032:	d1f0      	bne.n	8001016 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6a1b      	ldr	r3, [r3, #32]
 8001038:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800103c:	d108      	bne.n	8001050 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800103e:	4b24      	ldr	r3, [pc, #144]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	4921      	ldr	r1, [pc, #132]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 800104c:	4313      	orrs	r3, r2
 800104e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001050:	4b1f      	ldr	r3, [pc, #124]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6a19      	ldr	r1, [r3, #32]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001060:	430b      	orrs	r3, r1
 8001062:	491b      	ldr	r1, [pc, #108]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 8001064:	4313      	orrs	r3, r2
 8001066:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001068:	4b1b      	ldr	r3, [pc, #108]	@ (80010d8 <HAL_RCC_OscConfig+0x4cc>)
 800106a:	2201      	movs	r2, #1
 800106c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106e:	f7ff fb05 	bl	800067c <HAL_GetTick>
 8001072:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001074:	e008      	b.n	8001088 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001076:	f7ff fb01 	bl	800067c <HAL_GetTick>
 800107a:	4602      	mov	r2, r0
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	2b02      	cmp	r3, #2
 8001082:	d901      	bls.n	8001088 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001084:	2303      	movs	r3, #3
 8001086:	e03d      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001088:	4b11      	ldr	r3, [pc, #68]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001090:	2b00      	cmp	r3, #0
 8001092:	d0f0      	beq.n	8001076 <HAL_RCC_OscConfig+0x46a>
 8001094:	e035      	b.n	8001102 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001096:	4b10      	ldr	r3, [pc, #64]	@ (80010d8 <HAL_RCC_OscConfig+0x4cc>)
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800109c:	f7ff faee 	bl	800067c <HAL_GetTick>
 80010a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010a2:	e008      	b.n	80010b6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010a4:	f7ff faea 	bl	800067c <HAL_GetTick>
 80010a8:	4602      	mov	r2, r0
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	d901      	bls.n	80010b6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80010b2:	2303      	movs	r3, #3
 80010b4:	e026      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010b6:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <HAL_RCC_OscConfig+0x4c4>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d1f0      	bne.n	80010a4 <HAL_RCC_OscConfig+0x498>
 80010c2:	e01e      	b.n	8001102 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	69db      	ldr	r3, [r3, #28]
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d107      	bne.n	80010dc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80010cc:	2301      	movs	r3, #1
 80010ce:	e019      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
 80010d0:	40021000 	.word	0x40021000
 80010d4:	40007000 	.word	0x40007000
 80010d8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80010dc:	4b0b      	ldr	r3, [pc, #44]	@ (800110c <HAL_RCC_OscConfig+0x500>)
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6a1b      	ldr	r3, [r3, #32]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d106      	bne.n	80010fe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d001      	beq.n	8001102 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
 8001100:	e000      	b.n	8001104 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001102:	2300      	movs	r3, #0
}
 8001104:	4618      	mov	r0, r3
 8001106:	3718      	adds	r7, #24
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	40021000 	.word	0x40021000

08001110 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d101      	bne.n	8001124 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001120:	2301      	movs	r3, #1
 8001122:	e0d0      	b.n	80012c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001124:	4b6a      	ldr	r3, [pc, #424]	@ (80012d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f003 0307 	and.w	r3, r3, #7
 800112c:	683a      	ldr	r2, [r7, #0]
 800112e:	429a      	cmp	r2, r3
 8001130:	d910      	bls.n	8001154 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001132:	4b67      	ldr	r3, [pc, #412]	@ (80012d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f023 0207 	bic.w	r2, r3, #7
 800113a:	4965      	ldr	r1, [pc, #404]	@ (80012d0 <HAL_RCC_ClockConfig+0x1c0>)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	4313      	orrs	r3, r2
 8001140:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001142:	4b63      	ldr	r3, [pc, #396]	@ (80012d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 0307 	and.w	r3, r3, #7
 800114a:	683a      	ldr	r2, [r7, #0]
 800114c:	429a      	cmp	r2, r3
 800114e:	d001      	beq.n	8001154 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001150:	2301      	movs	r3, #1
 8001152:	e0b8      	b.n	80012c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 0302 	and.w	r3, r3, #2
 800115c:	2b00      	cmp	r3, #0
 800115e:	d020      	beq.n	80011a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f003 0304 	and.w	r3, r3, #4
 8001168:	2b00      	cmp	r3, #0
 800116a:	d005      	beq.n	8001178 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800116c:	4b59      	ldr	r3, [pc, #356]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	4a58      	ldr	r2, [pc, #352]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001172:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001176:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f003 0308 	and.w	r3, r3, #8
 8001180:	2b00      	cmp	r3, #0
 8001182:	d005      	beq.n	8001190 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001184:	4b53      	ldr	r3, [pc, #332]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	4a52      	ldr	r2, [pc, #328]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 800118a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800118e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001190:	4b50      	ldr	r3, [pc, #320]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	494d      	ldr	r1, [pc, #308]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 800119e:	4313      	orrs	r3, r2
 80011a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f003 0301 	and.w	r3, r3, #1
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d040      	beq.n	8001230 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d107      	bne.n	80011c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011b6:	4b47      	ldr	r3, [pc, #284]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d115      	bne.n	80011ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e07f      	b.n	80012c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d107      	bne.n	80011de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011ce:	4b41      	ldr	r3, [pc, #260]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d109      	bne.n	80011ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e073      	b.n	80012c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011de:	4b3d      	ldr	r3, [pc, #244]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d101      	bne.n	80011ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e06b      	b.n	80012c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011ee:	4b39      	ldr	r3, [pc, #228]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f023 0203 	bic.w	r2, r3, #3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	4936      	ldr	r1, [pc, #216]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 80011fc:	4313      	orrs	r3, r2
 80011fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001200:	f7ff fa3c 	bl	800067c <HAL_GetTick>
 8001204:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001206:	e00a      	b.n	800121e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001208:	f7ff fa38 	bl	800067c <HAL_GetTick>
 800120c:	4602      	mov	r2, r0
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001216:	4293      	cmp	r3, r2
 8001218:	d901      	bls.n	800121e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e053      	b.n	80012c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800121e:	4b2d      	ldr	r3, [pc, #180]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	f003 020c 	and.w	r2, r3, #12
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	429a      	cmp	r2, r3
 800122e:	d1eb      	bne.n	8001208 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001230:	4b27      	ldr	r3, [pc, #156]	@ (80012d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f003 0307 	and.w	r3, r3, #7
 8001238:	683a      	ldr	r2, [r7, #0]
 800123a:	429a      	cmp	r2, r3
 800123c:	d210      	bcs.n	8001260 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800123e:	4b24      	ldr	r3, [pc, #144]	@ (80012d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f023 0207 	bic.w	r2, r3, #7
 8001246:	4922      	ldr	r1, [pc, #136]	@ (80012d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	4313      	orrs	r3, r2
 800124c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800124e:	4b20      	ldr	r3, [pc, #128]	@ (80012d0 <HAL_RCC_ClockConfig+0x1c0>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 0307 	and.w	r3, r3, #7
 8001256:	683a      	ldr	r2, [r7, #0]
 8001258:	429a      	cmp	r2, r3
 800125a:	d001      	beq.n	8001260 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800125c:	2301      	movs	r3, #1
 800125e:	e032      	b.n	80012c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f003 0304 	and.w	r3, r3, #4
 8001268:	2b00      	cmp	r3, #0
 800126a:	d008      	beq.n	800127e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800126c:	4b19      	ldr	r3, [pc, #100]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	4916      	ldr	r1, [pc, #88]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 800127a:	4313      	orrs	r3, r2
 800127c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f003 0308 	and.w	r3, r3, #8
 8001286:	2b00      	cmp	r3, #0
 8001288:	d009      	beq.n	800129e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800128a:	4b12      	ldr	r3, [pc, #72]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	691b      	ldr	r3, [r3, #16]
 8001296:	00db      	lsls	r3, r3, #3
 8001298:	490e      	ldr	r1, [pc, #56]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 800129a:	4313      	orrs	r3, r2
 800129c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800129e:	f000 f821 	bl	80012e4 <HAL_RCC_GetSysClockFreq>
 80012a2:	4602      	mov	r2, r0
 80012a4:	4b0b      	ldr	r3, [pc, #44]	@ (80012d4 <HAL_RCC_ClockConfig+0x1c4>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	091b      	lsrs	r3, r3, #4
 80012aa:	f003 030f 	and.w	r3, r3, #15
 80012ae:	490a      	ldr	r1, [pc, #40]	@ (80012d8 <HAL_RCC_ClockConfig+0x1c8>)
 80012b0:	5ccb      	ldrb	r3, [r1, r3]
 80012b2:	fa22 f303 	lsr.w	r3, r2, r3
 80012b6:	4a09      	ldr	r2, [pc, #36]	@ (80012dc <HAL_RCC_ClockConfig+0x1cc>)
 80012b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80012ba:	4b09      	ldr	r3, [pc, #36]	@ (80012e0 <HAL_RCC_ClockConfig+0x1d0>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff f99a 	bl	80005f8 <HAL_InitTick>

  return HAL_OK;
 80012c4:	2300      	movs	r3, #0
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40022000 	.word	0x40022000
 80012d4:	40021000 	.word	0x40021000
 80012d8:	0800252c 	.word	0x0800252c
 80012dc:	20000000 	.word	0x20000000
 80012e0:	20000004 	.word	0x20000004

080012e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b087      	sub	sp, #28
 80012e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80012ea:	2300      	movs	r3, #0
 80012ec:	60fb      	str	r3, [r7, #12]
 80012ee:	2300      	movs	r3, #0
 80012f0:	60bb      	str	r3, [r7, #8]
 80012f2:	2300      	movs	r3, #0
 80012f4:	617b      	str	r3, [r7, #20]
 80012f6:	2300      	movs	r3, #0
 80012f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80012fa:	2300      	movs	r3, #0
 80012fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80012fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001378 <HAL_RCC_GetSysClockFreq+0x94>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	f003 030c 	and.w	r3, r3, #12
 800130a:	2b04      	cmp	r3, #4
 800130c:	d002      	beq.n	8001314 <HAL_RCC_GetSysClockFreq+0x30>
 800130e:	2b08      	cmp	r3, #8
 8001310:	d003      	beq.n	800131a <HAL_RCC_GetSysClockFreq+0x36>
 8001312:	e027      	b.n	8001364 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001314:	4b19      	ldr	r3, [pc, #100]	@ (800137c <HAL_RCC_GetSysClockFreq+0x98>)
 8001316:	613b      	str	r3, [r7, #16]
      break;
 8001318:	e027      	b.n	800136a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	0c9b      	lsrs	r3, r3, #18
 800131e:	f003 030f 	and.w	r3, r3, #15
 8001322:	4a17      	ldr	r2, [pc, #92]	@ (8001380 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001324:	5cd3      	ldrb	r3, [r2, r3]
 8001326:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d010      	beq.n	8001354 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001332:	4b11      	ldr	r3, [pc, #68]	@ (8001378 <HAL_RCC_GetSysClockFreq+0x94>)
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	0c5b      	lsrs	r3, r3, #17
 8001338:	f003 0301 	and.w	r3, r3, #1
 800133c:	4a11      	ldr	r2, [pc, #68]	@ (8001384 <HAL_RCC_GetSysClockFreq+0xa0>)
 800133e:	5cd3      	ldrb	r3, [r2, r3]
 8001340:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4a0d      	ldr	r2, [pc, #52]	@ (800137c <HAL_RCC_GetSysClockFreq+0x98>)
 8001346:	fb03 f202 	mul.w	r2, r3, r2
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001350:	617b      	str	r3, [r7, #20]
 8001352:	e004      	b.n	800135e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	4a0c      	ldr	r2, [pc, #48]	@ (8001388 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001358:	fb02 f303 	mul.w	r3, r2, r3
 800135c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	613b      	str	r3, [r7, #16]
      break;
 8001362:	e002      	b.n	800136a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001364:	4b05      	ldr	r3, [pc, #20]	@ (800137c <HAL_RCC_GetSysClockFreq+0x98>)
 8001366:	613b      	str	r3, [r7, #16]
      break;
 8001368:	bf00      	nop
    }
  }
  return sysclockfreq;
 800136a:	693b      	ldr	r3, [r7, #16]
}
 800136c:	4618      	mov	r0, r3
 800136e:	371c      	adds	r7, #28
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	40021000 	.word	0x40021000
 800137c:	007a1200 	.word	0x007a1200
 8001380:	08002544 	.word	0x08002544
 8001384:	08002554 	.word	0x08002554
 8001388:	003d0900 	.word	0x003d0900

0800138c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001390:	4b02      	ldr	r3, [pc, #8]	@ (800139c <HAL_RCC_GetHCLKFreq+0x10>)
 8001392:	681b      	ldr	r3, [r3, #0]
}
 8001394:	4618      	mov	r0, r3
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr
 800139c:	20000000 	.word	0x20000000

080013a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80013a4:	f7ff fff2 	bl	800138c <HAL_RCC_GetHCLKFreq>
 80013a8:	4602      	mov	r2, r0
 80013aa:	4b05      	ldr	r3, [pc, #20]	@ (80013c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	0a1b      	lsrs	r3, r3, #8
 80013b0:	f003 0307 	and.w	r3, r3, #7
 80013b4:	4903      	ldr	r1, [pc, #12]	@ (80013c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013b6:	5ccb      	ldrb	r3, [r1, r3]
 80013b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013bc:	4618      	mov	r0, r3
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40021000 	.word	0x40021000
 80013c4:	0800253c 	.word	0x0800253c

080013c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80013cc:	f7ff ffde 	bl	800138c <HAL_RCC_GetHCLKFreq>
 80013d0:	4602      	mov	r2, r0
 80013d2:	4b05      	ldr	r3, [pc, #20]	@ (80013e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	0adb      	lsrs	r3, r3, #11
 80013d8:	f003 0307 	and.w	r3, r3, #7
 80013dc:	4903      	ldr	r1, [pc, #12]	@ (80013ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80013de:	5ccb      	ldrb	r3, [r1, r3]
 80013e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40021000 	.word	0x40021000
 80013ec:	0800253c 	.word	0x0800253c

080013f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80013f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001424 <RCC_Delay+0x34>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001428 <RCC_Delay+0x38>)
 80013fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001402:	0a5b      	lsrs	r3, r3, #9
 8001404:	687a      	ldr	r2, [r7, #4]
 8001406:	fb02 f303 	mul.w	r3, r2, r3
 800140a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800140c:	bf00      	nop
  }
  while (Delay --);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	1e5a      	subs	r2, r3, #1
 8001412:	60fa      	str	r2, [r7, #12]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d1f9      	bne.n	800140c <RCC_Delay+0x1c>
}
 8001418:	bf00      	nop
 800141a:	bf00      	nop
 800141c:	3714      	adds	r7, #20
 800141e:	46bd      	mov	sp, r7
 8001420:	bc80      	pop	{r7}
 8001422:	4770      	bx	lr
 8001424:	20000000 	.word	0x20000000
 8001428:	10624dd3 	.word	0x10624dd3

0800142c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d101      	bne.n	800143e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e042      	b.n	80014c4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2b00      	cmp	r3, #0
 8001448:	d106      	bne.n	8001458 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f7fe ffe0 	bl	8000418 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2224      	movs	r2, #36	@ 0x24
 800145c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	68da      	ldr	r2, [r3, #12]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800146e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f000 f97d 	bl	8001770 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	691a      	ldr	r2, [r3, #16]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001484:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	695a      	ldr	r2, [r3, #20]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001494:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	68da      	ldr	r2, [r3, #12]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80014a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2200      	movs	r2, #0
 80014aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2220      	movs	r2, #32
 80014b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2220      	movs	r2, #32
 80014b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2200      	movs	r2, #0
 80014c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80014c2:	2300      	movs	r3, #0
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}

080014cc <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b08a      	sub	sp, #40	@ 0x28
 80014d0:	af02      	add	r7, sp, #8
 80014d2:	60f8      	str	r0, [r7, #12]
 80014d4:	60b9      	str	r1, [r7, #8]
 80014d6:	603b      	str	r3, [r7, #0]
 80014d8:	4613      	mov	r3, r2
 80014da:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80014dc:	2300      	movs	r3, #0
 80014de:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	2b20      	cmp	r3, #32
 80014ea:	f040 8081 	bne.w	80015f0 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d002      	beq.n	80014fa <HAL_UART_Receive+0x2e>
 80014f4:	88fb      	ldrh	r3, [r7, #6]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d101      	bne.n	80014fe <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e079      	b.n	80015f2 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	2200      	movs	r2, #0
 8001502:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2222      	movs	r2, #34	@ 0x22
 8001508:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	2200      	movs	r2, #0
 8001510:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001512:	f7ff f8b3 	bl	800067c <HAL_GetTick>
 8001516:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	88fa      	ldrh	r2, [r7, #6]
 800151c:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	88fa      	ldrh	r2, [r7, #6]
 8001522:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800152c:	d108      	bne.n	8001540 <HAL_UART_Receive+0x74>
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	691b      	ldr	r3, [r3, #16]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d104      	bne.n	8001540 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8001536:	2300      	movs	r3, #0
 8001538:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	61bb      	str	r3, [r7, #24]
 800153e:	e003      	b.n	8001548 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001544:	2300      	movs	r3, #0
 8001546:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8001548:	e047      	b.n	80015da <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	9300      	str	r3, [sp, #0]
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	2200      	movs	r2, #0
 8001552:	2120      	movs	r1, #32
 8001554:	68f8      	ldr	r0, [r7, #12]
 8001556:	f000 f850 	bl	80015fa <UART_WaitOnFlagUntilTimeout>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d005      	beq.n	800156c <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	2220      	movs	r2, #32
 8001564:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8001568:	2303      	movs	r3, #3
 800156a:	e042      	b.n	80015f2 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d10c      	bne.n	800158c <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	b29b      	uxth	r3, r3
 800157a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800157e:	b29a      	uxth	r2, r3
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001584:	69bb      	ldr	r3, [r7, #24]
 8001586:	3302      	adds	r3, #2
 8001588:	61bb      	str	r3, [r7, #24]
 800158a:	e01f      	b.n	80015cc <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001594:	d007      	beq.n	80015a6 <HAL_UART_Receive+0xda>
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d10a      	bne.n	80015b4 <HAL_UART_Receive+0xe8>
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	691b      	ldr	r3, [r3, #16]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d106      	bne.n	80015b4 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	b2da      	uxtb	r2, r3
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	701a      	strb	r2, [r3, #0]
 80015b2:	e008      	b.n	80015c6 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	3301      	adds	r3, #1
 80015ca:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	3b01      	subs	r3, #1
 80015d4:	b29a      	uxth	r2, r3
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80015de:	b29b      	uxth	r3, r3
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d1b2      	bne.n	800154a <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	2220      	movs	r2, #32
 80015e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80015ec:	2300      	movs	r3, #0
 80015ee:	e000      	b.n	80015f2 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80015f0:	2302      	movs	r3, #2
  }
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3720      	adds	r7, #32
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b086      	sub	sp, #24
 80015fe:	af00      	add	r7, sp, #0
 8001600:	60f8      	str	r0, [r7, #12]
 8001602:	60b9      	str	r1, [r7, #8]
 8001604:	603b      	str	r3, [r7, #0]
 8001606:	4613      	mov	r3, r2
 8001608:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800160a:	e03b      	b.n	8001684 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800160c:	6a3b      	ldr	r3, [r7, #32]
 800160e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001612:	d037      	beq.n	8001684 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001614:	f7ff f832 	bl	800067c <HAL_GetTick>
 8001618:	4602      	mov	r2, r0
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	6a3a      	ldr	r2, [r7, #32]
 8001620:	429a      	cmp	r2, r3
 8001622:	d302      	bcc.n	800162a <UART_WaitOnFlagUntilTimeout+0x30>
 8001624:	6a3b      	ldr	r3, [r7, #32]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d101      	bne.n	800162e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800162a:	2303      	movs	r3, #3
 800162c:	e03a      	b.n	80016a4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	f003 0304 	and.w	r3, r3, #4
 8001638:	2b00      	cmp	r3, #0
 800163a:	d023      	beq.n	8001684 <UART_WaitOnFlagUntilTimeout+0x8a>
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	2b80      	cmp	r3, #128	@ 0x80
 8001640:	d020      	beq.n	8001684 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	2b40      	cmp	r3, #64	@ 0x40
 8001646:	d01d      	beq.n	8001684 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0308 	and.w	r3, r3, #8
 8001652:	2b08      	cmp	r3, #8
 8001654:	d116      	bne.n	8001684 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001656:	2300      	movs	r3, #0
 8001658:	617b      	str	r3, [r7, #20]
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	617b      	str	r3, [r7, #20]
 800166a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800166c:	68f8      	ldr	r0, [r7, #12]
 800166e:	f000 f81d 	bl	80016ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	2208      	movs	r2, #8
 8001676:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	2200      	movs	r2, #0
 800167c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e00f      	b.n	80016a4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	4013      	ands	r3, r2
 800168e:	68ba      	ldr	r2, [r7, #8]
 8001690:	429a      	cmp	r2, r3
 8001692:	bf0c      	ite	eq
 8001694:	2301      	moveq	r3, #1
 8001696:	2300      	movne	r3, #0
 8001698:	b2db      	uxtb	r3, r3
 800169a:	461a      	mov	r2, r3
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	429a      	cmp	r2, r3
 80016a0:	d0b4      	beq.n	800160c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80016a2:	2300      	movs	r3, #0
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3718      	adds	r7, #24
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}

080016ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b095      	sub	sp, #84	@ 0x54
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	330c      	adds	r3, #12
 80016ba:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80016bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016be:	e853 3f00 	ldrex	r3, [r3]
 80016c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80016c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80016ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	330c      	adds	r3, #12
 80016d2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80016d4:	643a      	str	r2, [r7, #64]	@ 0x40
 80016d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80016d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80016dc:	e841 2300 	strex	r3, r2, [r1]
 80016e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80016e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1e5      	bne.n	80016b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	3314      	adds	r3, #20
 80016ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80016f0:	6a3b      	ldr	r3, [r7, #32]
 80016f2:	e853 3f00 	ldrex	r3, [r3]
 80016f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	f023 0301 	bic.w	r3, r3, #1
 80016fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	3314      	adds	r3, #20
 8001706:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001708:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800170a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800170c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800170e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001710:	e841 2300 	strex	r3, r2, [r1]
 8001714:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001718:	2b00      	cmp	r3, #0
 800171a:	d1e5      	bne.n	80016e8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001720:	2b01      	cmp	r3, #1
 8001722:	d119      	bne.n	8001758 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	330c      	adds	r3, #12
 800172a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	e853 3f00 	ldrex	r3, [r3]
 8001732:	60bb      	str	r3, [r7, #8]
   return(result);
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	f023 0310 	bic.w	r3, r3, #16
 800173a:	647b      	str	r3, [r7, #68]	@ 0x44
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	330c      	adds	r3, #12
 8001742:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001744:	61ba      	str	r2, [r7, #24]
 8001746:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001748:	6979      	ldr	r1, [r7, #20]
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	e841 2300 	strex	r3, r2, [r1]
 8001750:	613b      	str	r3, [r7, #16]
   return(result);
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d1e5      	bne.n	8001724 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2220      	movs	r2, #32
 800175c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2200      	movs	r2, #0
 8001764:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001766:	bf00      	nop
 8001768:	3754      	adds	r7, #84	@ 0x54
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr

08001770 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	691b      	ldr	r3, [r3, #16]
 800177e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	68da      	ldr	r2, [r3, #12]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	430a      	orrs	r2, r1
 800178c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	689a      	ldr	r2, [r3, #8]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	691b      	ldr	r3, [r3, #16]
 8001796:	431a      	orrs	r2, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	695b      	ldr	r3, [r3, #20]
 800179c:	4313      	orrs	r3, r2
 800179e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80017aa:	f023 030c 	bic.w	r3, r3, #12
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	6812      	ldr	r2, [r2, #0]
 80017b2:	68b9      	ldr	r1, [r7, #8]
 80017b4:	430b      	orrs	r3, r1
 80017b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	695b      	ldr	r3, [r3, #20]
 80017be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	699a      	ldr	r2, [r3, #24]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	430a      	orrs	r2, r1
 80017cc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a2c      	ldr	r2, [pc, #176]	@ (8001884 <UART_SetConfig+0x114>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d103      	bne.n	80017e0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80017d8:	f7ff fdf6 	bl	80013c8 <HAL_RCC_GetPCLK2Freq>
 80017dc:	60f8      	str	r0, [r7, #12]
 80017de:	e002      	b.n	80017e6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80017e0:	f7ff fdde 	bl	80013a0 <HAL_RCC_GetPCLK1Freq>
 80017e4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80017e6:	68fa      	ldr	r2, [r7, #12]
 80017e8:	4613      	mov	r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	4413      	add	r3, r2
 80017ee:	009a      	lsls	r2, r3, #2
 80017f0:	441a      	add	r2, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80017fc:	4a22      	ldr	r2, [pc, #136]	@ (8001888 <UART_SetConfig+0x118>)
 80017fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001802:	095b      	lsrs	r3, r3, #5
 8001804:	0119      	lsls	r1, r3, #4
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	4613      	mov	r3, r2
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	4413      	add	r3, r2
 800180e:	009a      	lsls	r2, r3, #2
 8001810:	441a      	add	r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	fbb2 f2f3 	udiv	r2, r2, r3
 800181c:	4b1a      	ldr	r3, [pc, #104]	@ (8001888 <UART_SetConfig+0x118>)
 800181e:	fba3 0302 	umull	r0, r3, r3, r2
 8001822:	095b      	lsrs	r3, r3, #5
 8001824:	2064      	movs	r0, #100	@ 0x64
 8001826:	fb00 f303 	mul.w	r3, r0, r3
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	011b      	lsls	r3, r3, #4
 800182e:	3332      	adds	r3, #50	@ 0x32
 8001830:	4a15      	ldr	r2, [pc, #84]	@ (8001888 <UART_SetConfig+0x118>)
 8001832:	fba2 2303 	umull	r2, r3, r2, r3
 8001836:	095b      	lsrs	r3, r3, #5
 8001838:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800183c:	4419      	add	r1, r3
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	4613      	mov	r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	4413      	add	r3, r2
 8001846:	009a      	lsls	r2, r3, #2
 8001848:	441a      	add	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	fbb2 f2f3 	udiv	r2, r2, r3
 8001854:	4b0c      	ldr	r3, [pc, #48]	@ (8001888 <UART_SetConfig+0x118>)
 8001856:	fba3 0302 	umull	r0, r3, r3, r2
 800185a:	095b      	lsrs	r3, r3, #5
 800185c:	2064      	movs	r0, #100	@ 0x64
 800185e:	fb00 f303 	mul.w	r3, r0, r3
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	011b      	lsls	r3, r3, #4
 8001866:	3332      	adds	r3, #50	@ 0x32
 8001868:	4a07      	ldr	r2, [pc, #28]	@ (8001888 <UART_SetConfig+0x118>)
 800186a:	fba2 2303 	umull	r2, r3, r2, r3
 800186e:	095b      	lsrs	r3, r3, #5
 8001870:	f003 020f 	and.w	r2, r3, #15
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	440a      	add	r2, r1
 800187a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800187c:	bf00      	nop
 800187e:	3710      	adds	r7, #16
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	40013800 	.word	0x40013800
 8001888:	51eb851f 	.word	0x51eb851f

0800188c <siscanf>:
 800188c:	b40e      	push	{r1, r2, r3}
 800188e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8001892:	b570      	push	{r4, r5, r6, lr}
 8001894:	2500      	movs	r5, #0
 8001896:	b09d      	sub	sp, #116	@ 0x74
 8001898:	ac21      	add	r4, sp, #132	@ 0x84
 800189a:	f854 6b04 	ldr.w	r6, [r4], #4
 800189e:	f8ad 2014 	strh.w	r2, [sp, #20]
 80018a2:	951b      	str	r5, [sp, #108]	@ 0x6c
 80018a4:	9002      	str	r0, [sp, #8]
 80018a6:	9006      	str	r0, [sp, #24]
 80018a8:	f7fe fc50 	bl	800014c <strlen>
 80018ac:	4b0b      	ldr	r3, [pc, #44]	@ (80018dc <siscanf+0x50>)
 80018ae:	9003      	str	r0, [sp, #12]
 80018b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80018b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018b6:	9007      	str	r0, [sp, #28]
 80018b8:	4809      	ldr	r0, [pc, #36]	@ (80018e0 <siscanf+0x54>)
 80018ba:	f8ad 3016 	strh.w	r3, [sp, #22]
 80018be:	4632      	mov	r2, r6
 80018c0:	4623      	mov	r3, r4
 80018c2:	a902      	add	r1, sp, #8
 80018c4:	6800      	ldr	r0, [r0, #0]
 80018c6:	950f      	str	r5, [sp, #60]	@ 0x3c
 80018c8:	9514      	str	r5, [sp, #80]	@ 0x50
 80018ca:	9401      	str	r4, [sp, #4]
 80018cc:	f000 f990 	bl	8001bf0 <__ssvfiscanf_r>
 80018d0:	b01d      	add	sp, #116	@ 0x74
 80018d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80018d6:	b003      	add	sp, #12
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	080018e5 	.word	0x080018e5
 80018e0:	2000000c 	.word	0x2000000c

080018e4 <__seofread>:
 80018e4:	2000      	movs	r0, #0
 80018e6:	4770      	bx	lr

080018e8 <memset>:
 80018e8:	4603      	mov	r3, r0
 80018ea:	4402      	add	r2, r0
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d100      	bne.n	80018f2 <memset+0xa>
 80018f0:	4770      	bx	lr
 80018f2:	f803 1b01 	strb.w	r1, [r3], #1
 80018f6:	e7f9      	b.n	80018ec <memset+0x4>

080018f8 <__errno>:
 80018f8:	4b01      	ldr	r3, [pc, #4]	@ (8001900 <__errno+0x8>)
 80018fa:	6818      	ldr	r0, [r3, #0]
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	2000000c 	.word	0x2000000c

08001904 <__libc_init_array>:
 8001904:	b570      	push	{r4, r5, r6, lr}
 8001906:	2600      	movs	r6, #0
 8001908:	4d0c      	ldr	r5, [pc, #48]	@ (800193c <__libc_init_array+0x38>)
 800190a:	4c0d      	ldr	r4, [pc, #52]	@ (8001940 <__libc_init_array+0x3c>)
 800190c:	1b64      	subs	r4, r4, r5
 800190e:	10a4      	asrs	r4, r4, #2
 8001910:	42a6      	cmp	r6, r4
 8001912:	d109      	bne.n	8001928 <__libc_init_array+0x24>
 8001914:	f000 fdec 	bl	80024f0 <_init>
 8001918:	2600      	movs	r6, #0
 800191a:	4d0a      	ldr	r5, [pc, #40]	@ (8001944 <__libc_init_array+0x40>)
 800191c:	4c0a      	ldr	r4, [pc, #40]	@ (8001948 <__libc_init_array+0x44>)
 800191e:	1b64      	subs	r4, r4, r5
 8001920:	10a4      	asrs	r4, r4, #2
 8001922:	42a6      	cmp	r6, r4
 8001924:	d105      	bne.n	8001932 <__libc_init_array+0x2e>
 8001926:	bd70      	pop	{r4, r5, r6, pc}
 8001928:	f855 3b04 	ldr.w	r3, [r5], #4
 800192c:	4798      	blx	r3
 800192e:	3601      	adds	r6, #1
 8001930:	e7ee      	b.n	8001910 <__libc_init_array+0xc>
 8001932:	f855 3b04 	ldr.w	r3, [r5], #4
 8001936:	4798      	blx	r3
 8001938:	3601      	adds	r6, #1
 800193a:	e7f2      	b.n	8001922 <__libc_init_array+0x1e>
 800193c:	08002680 	.word	0x08002680
 8001940:	08002680 	.word	0x08002680
 8001944:	08002680 	.word	0x08002680
 8001948:	08002684 	.word	0x08002684

0800194c <__retarget_lock_acquire_recursive>:
 800194c:	4770      	bx	lr

0800194e <__retarget_lock_release_recursive>:
 800194e:	4770      	bx	lr

08001950 <_free_r>:
 8001950:	b538      	push	{r3, r4, r5, lr}
 8001952:	4605      	mov	r5, r0
 8001954:	2900      	cmp	r1, #0
 8001956:	d040      	beq.n	80019da <_free_r+0x8a>
 8001958:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800195c:	1f0c      	subs	r4, r1, #4
 800195e:	2b00      	cmp	r3, #0
 8001960:	bfb8      	it	lt
 8001962:	18e4      	addlt	r4, r4, r3
 8001964:	f000 f8de 	bl	8001b24 <__malloc_lock>
 8001968:	4a1c      	ldr	r2, [pc, #112]	@ (80019dc <_free_r+0x8c>)
 800196a:	6813      	ldr	r3, [r2, #0]
 800196c:	b933      	cbnz	r3, 800197c <_free_r+0x2c>
 800196e:	6063      	str	r3, [r4, #4]
 8001970:	6014      	str	r4, [r2, #0]
 8001972:	4628      	mov	r0, r5
 8001974:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001978:	f000 b8da 	b.w	8001b30 <__malloc_unlock>
 800197c:	42a3      	cmp	r3, r4
 800197e:	d908      	bls.n	8001992 <_free_r+0x42>
 8001980:	6820      	ldr	r0, [r4, #0]
 8001982:	1821      	adds	r1, r4, r0
 8001984:	428b      	cmp	r3, r1
 8001986:	bf01      	itttt	eq
 8001988:	6819      	ldreq	r1, [r3, #0]
 800198a:	685b      	ldreq	r3, [r3, #4]
 800198c:	1809      	addeq	r1, r1, r0
 800198e:	6021      	streq	r1, [r4, #0]
 8001990:	e7ed      	b.n	800196e <_free_r+0x1e>
 8001992:	461a      	mov	r2, r3
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	b10b      	cbz	r3, 800199c <_free_r+0x4c>
 8001998:	42a3      	cmp	r3, r4
 800199a:	d9fa      	bls.n	8001992 <_free_r+0x42>
 800199c:	6811      	ldr	r1, [r2, #0]
 800199e:	1850      	adds	r0, r2, r1
 80019a0:	42a0      	cmp	r0, r4
 80019a2:	d10b      	bne.n	80019bc <_free_r+0x6c>
 80019a4:	6820      	ldr	r0, [r4, #0]
 80019a6:	4401      	add	r1, r0
 80019a8:	1850      	adds	r0, r2, r1
 80019aa:	4283      	cmp	r3, r0
 80019ac:	6011      	str	r1, [r2, #0]
 80019ae:	d1e0      	bne.n	8001972 <_free_r+0x22>
 80019b0:	6818      	ldr	r0, [r3, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	4408      	add	r0, r1
 80019b6:	6010      	str	r0, [r2, #0]
 80019b8:	6053      	str	r3, [r2, #4]
 80019ba:	e7da      	b.n	8001972 <_free_r+0x22>
 80019bc:	d902      	bls.n	80019c4 <_free_r+0x74>
 80019be:	230c      	movs	r3, #12
 80019c0:	602b      	str	r3, [r5, #0]
 80019c2:	e7d6      	b.n	8001972 <_free_r+0x22>
 80019c4:	6820      	ldr	r0, [r4, #0]
 80019c6:	1821      	adds	r1, r4, r0
 80019c8:	428b      	cmp	r3, r1
 80019ca:	bf01      	itttt	eq
 80019cc:	6819      	ldreq	r1, [r3, #0]
 80019ce:	685b      	ldreq	r3, [r3, #4]
 80019d0:	1809      	addeq	r1, r1, r0
 80019d2:	6021      	streq	r1, [r4, #0]
 80019d4:	6063      	str	r3, [r4, #4]
 80019d6:	6054      	str	r4, [r2, #4]
 80019d8:	e7cb      	b.n	8001972 <_free_r+0x22>
 80019da:	bd38      	pop	{r3, r4, r5, pc}
 80019dc:	20000260 	.word	0x20000260

080019e0 <sbrk_aligned>:
 80019e0:	b570      	push	{r4, r5, r6, lr}
 80019e2:	4e0f      	ldr	r6, [pc, #60]	@ (8001a20 <sbrk_aligned+0x40>)
 80019e4:	460c      	mov	r4, r1
 80019e6:	6831      	ldr	r1, [r6, #0]
 80019e8:	4605      	mov	r5, r0
 80019ea:	b911      	cbnz	r1, 80019f2 <sbrk_aligned+0x12>
 80019ec:	f000 fc32 	bl	8002254 <_sbrk_r>
 80019f0:	6030      	str	r0, [r6, #0]
 80019f2:	4621      	mov	r1, r4
 80019f4:	4628      	mov	r0, r5
 80019f6:	f000 fc2d 	bl	8002254 <_sbrk_r>
 80019fa:	1c43      	adds	r3, r0, #1
 80019fc:	d103      	bne.n	8001a06 <sbrk_aligned+0x26>
 80019fe:	f04f 34ff 	mov.w	r4, #4294967295
 8001a02:	4620      	mov	r0, r4
 8001a04:	bd70      	pop	{r4, r5, r6, pc}
 8001a06:	1cc4      	adds	r4, r0, #3
 8001a08:	f024 0403 	bic.w	r4, r4, #3
 8001a0c:	42a0      	cmp	r0, r4
 8001a0e:	d0f8      	beq.n	8001a02 <sbrk_aligned+0x22>
 8001a10:	1a21      	subs	r1, r4, r0
 8001a12:	4628      	mov	r0, r5
 8001a14:	f000 fc1e 	bl	8002254 <_sbrk_r>
 8001a18:	3001      	adds	r0, #1
 8001a1a:	d1f2      	bne.n	8001a02 <sbrk_aligned+0x22>
 8001a1c:	e7ef      	b.n	80019fe <sbrk_aligned+0x1e>
 8001a1e:	bf00      	nop
 8001a20:	2000025c 	.word	0x2000025c

08001a24 <_malloc_r>:
 8001a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001a28:	1ccd      	adds	r5, r1, #3
 8001a2a:	f025 0503 	bic.w	r5, r5, #3
 8001a2e:	3508      	adds	r5, #8
 8001a30:	2d0c      	cmp	r5, #12
 8001a32:	bf38      	it	cc
 8001a34:	250c      	movcc	r5, #12
 8001a36:	2d00      	cmp	r5, #0
 8001a38:	4606      	mov	r6, r0
 8001a3a:	db01      	blt.n	8001a40 <_malloc_r+0x1c>
 8001a3c:	42a9      	cmp	r1, r5
 8001a3e:	d904      	bls.n	8001a4a <_malloc_r+0x26>
 8001a40:	230c      	movs	r3, #12
 8001a42:	6033      	str	r3, [r6, #0]
 8001a44:	2000      	movs	r0, #0
 8001a46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001a4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001b20 <_malloc_r+0xfc>
 8001a4e:	f000 f869 	bl	8001b24 <__malloc_lock>
 8001a52:	f8d8 3000 	ldr.w	r3, [r8]
 8001a56:	461c      	mov	r4, r3
 8001a58:	bb44      	cbnz	r4, 8001aac <_malloc_r+0x88>
 8001a5a:	4629      	mov	r1, r5
 8001a5c:	4630      	mov	r0, r6
 8001a5e:	f7ff ffbf 	bl	80019e0 <sbrk_aligned>
 8001a62:	1c43      	adds	r3, r0, #1
 8001a64:	4604      	mov	r4, r0
 8001a66:	d158      	bne.n	8001b1a <_malloc_r+0xf6>
 8001a68:	f8d8 4000 	ldr.w	r4, [r8]
 8001a6c:	4627      	mov	r7, r4
 8001a6e:	2f00      	cmp	r7, #0
 8001a70:	d143      	bne.n	8001afa <_malloc_r+0xd6>
 8001a72:	2c00      	cmp	r4, #0
 8001a74:	d04b      	beq.n	8001b0e <_malloc_r+0xea>
 8001a76:	6823      	ldr	r3, [r4, #0]
 8001a78:	4639      	mov	r1, r7
 8001a7a:	4630      	mov	r0, r6
 8001a7c:	eb04 0903 	add.w	r9, r4, r3
 8001a80:	f000 fbe8 	bl	8002254 <_sbrk_r>
 8001a84:	4581      	cmp	r9, r0
 8001a86:	d142      	bne.n	8001b0e <_malloc_r+0xea>
 8001a88:	6821      	ldr	r1, [r4, #0]
 8001a8a:	4630      	mov	r0, r6
 8001a8c:	1a6d      	subs	r5, r5, r1
 8001a8e:	4629      	mov	r1, r5
 8001a90:	f7ff ffa6 	bl	80019e0 <sbrk_aligned>
 8001a94:	3001      	adds	r0, #1
 8001a96:	d03a      	beq.n	8001b0e <_malloc_r+0xea>
 8001a98:	6823      	ldr	r3, [r4, #0]
 8001a9a:	442b      	add	r3, r5
 8001a9c:	6023      	str	r3, [r4, #0]
 8001a9e:	f8d8 3000 	ldr.w	r3, [r8]
 8001aa2:	685a      	ldr	r2, [r3, #4]
 8001aa4:	bb62      	cbnz	r2, 8001b00 <_malloc_r+0xdc>
 8001aa6:	f8c8 7000 	str.w	r7, [r8]
 8001aaa:	e00f      	b.n	8001acc <_malloc_r+0xa8>
 8001aac:	6822      	ldr	r2, [r4, #0]
 8001aae:	1b52      	subs	r2, r2, r5
 8001ab0:	d420      	bmi.n	8001af4 <_malloc_r+0xd0>
 8001ab2:	2a0b      	cmp	r2, #11
 8001ab4:	d917      	bls.n	8001ae6 <_malloc_r+0xc2>
 8001ab6:	1961      	adds	r1, r4, r5
 8001ab8:	42a3      	cmp	r3, r4
 8001aba:	6025      	str	r5, [r4, #0]
 8001abc:	bf18      	it	ne
 8001abe:	6059      	strne	r1, [r3, #4]
 8001ac0:	6863      	ldr	r3, [r4, #4]
 8001ac2:	bf08      	it	eq
 8001ac4:	f8c8 1000 	streq.w	r1, [r8]
 8001ac8:	5162      	str	r2, [r4, r5]
 8001aca:	604b      	str	r3, [r1, #4]
 8001acc:	4630      	mov	r0, r6
 8001ace:	f000 f82f 	bl	8001b30 <__malloc_unlock>
 8001ad2:	f104 000b 	add.w	r0, r4, #11
 8001ad6:	1d23      	adds	r3, r4, #4
 8001ad8:	f020 0007 	bic.w	r0, r0, #7
 8001adc:	1ac2      	subs	r2, r0, r3
 8001ade:	bf1c      	itt	ne
 8001ae0:	1a1b      	subne	r3, r3, r0
 8001ae2:	50a3      	strne	r3, [r4, r2]
 8001ae4:	e7af      	b.n	8001a46 <_malloc_r+0x22>
 8001ae6:	6862      	ldr	r2, [r4, #4]
 8001ae8:	42a3      	cmp	r3, r4
 8001aea:	bf0c      	ite	eq
 8001aec:	f8c8 2000 	streq.w	r2, [r8]
 8001af0:	605a      	strne	r2, [r3, #4]
 8001af2:	e7eb      	b.n	8001acc <_malloc_r+0xa8>
 8001af4:	4623      	mov	r3, r4
 8001af6:	6864      	ldr	r4, [r4, #4]
 8001af8:	e7ae      	b.n	8001a58 <_malloc_r+0x34>
 8001afa:	463c      	mov	r4, r7
 8001afc:	687f      	ldr	r7, [r7, #4]
 8001afe:	e7b6      	b.n	8001a6e <_malloc_r+0x4a>
 8001b00:	461a      	mov	r2, r3
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	42a3      	cmp	r3, r4
 8001b06:	d1fb      	bne.n	8001b00 <_malloc_r+0xdc>
 8001b08:	2300      	movs	r3, #0
 8001b0a:	6053      	str	r3, [r2, #4]
 8001b0c:	e7de      	b.n	8001acc <_malloc_r+0xa8>
 8001b0e:	230c      	movs	r3, #12
 8001b10:	4630      	mov	r0, r6
 8001b12:	6033      	str	r3, [r6, #0]
 8001b14:	f000 f80c 	bl	8001b30 <__malloc_unlock>
 8001b18:	e794      	b.n	8001a44 <_malloc_r+0x20>
 8001b1a:	6005      	str	r5, [r0, #0]
 8001b1c:	e7d6      	b.n	8001acc <_malloc_r+0xa8>
 8001b1e:	bf00      	nop
 8001b20:	20000260 	.word	0x20000260

08001b24 <__malloc_lock>:
 8001b24:	4801      	ldr	r0, [pc, #4]	@ (8001b2c <__malloc_lock+0x8>)
 8001b26:	f7ff bf11 	b.w	800194c <__retarget_lock_acquire_recursive>
 8001b2a:	bf00      	nop
 8001b2c:	20000258 	.word	0x20000258

08001b30 <__malloc_unlock>:
 8001b30:	4801      	ldr	r0, [pc, #4]	@ (8001b38 <__malloc_unlock+0x8>)
 8001b32:	f7ff bf0c 	b.w	800194e <__retarget_lock_release_recursive>
 8001b36:	bf00      	nop
 8001b38:	20000258 	.word	0x20000258

08001b3c <_sungetc_r>:
 8001b3c:	b538      	push	{r3, r4, r5, lr}
 8001b3e:	1c4b      	adds	r3, r1, #1
 8001b40:	4614      	mov	r4, r2
 8001b42:	d103      	bne.n	8001b4c <_sungetc_r+0x10>
 8001b44:	f04f 35ff 	mov.w	r5, #4294967295
 8001b48:	4628      	mov	r0, r5
 8001b4a:	bd38      	pop	{r3, r4, r5, pc}
 8001b4c:	8993      	ldrh	r3, [r2, #12]
 8001b4e:	b2cd      	uxtb	r5, r1
 8001b50:	f023 0320 	bic.w	r3, r3, #32
 8001b54:	8193      	strh	r3, [r2, #12]
 8001b56:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001b58:	6852      	ldr	r2, [r2, #4]
 8001b5a:	b18b      	cbz	r3, 8001b80 <_sungetc_r+0x44>
 8001b5c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	dd08      	ble.n	8001b74 <_sungetc_r+0x38>
 8001b62:	6823      	ldr	r3, [r4, #0]
 8001b64:	1e5a      	subs	r2, r3, #1
 8001b66:	6022      	str	r2, [r4, #0]
 8001b68:	f803 5c01 	strb.w	r5, [r3, #-1]
 8001b6c:	6863      	ldr	r3, [r4, #4]
 8001b6e:	3301      	adds	r3, #1
 8001b70:	6063      	str	r3, [r4, #4]
 8001b72:	e7e9      	b.n	8001b48 <_sungetc_r+0xc>
 8001b74:	4621      	mov	r1, r4
 8001b76:	f000 fb34 	bl	80021e2 <__submore>
 8001b7a:	2800      	cmp	r0, #0
 8001b7c:	d0f1      	beq.n	8001b62 <_sungetc_r+0x26>
 8001b7e:	e7e1      	b.n	8001b44 <_sungetc_r+0x8>
 8001b80:	6921      	ldr	r1, [r4, #16]
 8001b82:	6823      	ldr	r3, [r4, #0]
 8001b84:	b151      	cbz	r1, 8001b9c <_sungetc_r+0x60>
 8001b86:	4299      	cmp	r1, r3
 8001b88:	d208      	bcs.n	8001b9c <_sungetc_r+0x60>
 8001b8a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8001b8e:	42a9      	cmp	r1, r5
 8001b90:	d104      	bne.n	8001b9c <_sungetc_r+0x60>
 8001b92:	3b01      	subs	r3, #1
 8001b94:	3201      	adds	r2, #1
 8001b96:	6023      	str	r3, [r4, #0]
 8001b98:	6062      	str	r2, [r4, #4]
 8001b9a:	e7d5      	b.n	8001b48 <_sungetc_r+0xc>
 8001b9c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8001ba0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001ba4:	6363      	str	r3, [r4, #52]	@ 0x34
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001baa:	4623      	mov	r3, r4
 8001bac:	f803 5f46 	strb.w	r5, [r3, #70]!
 8001bb0:	6023      	str	r3, [r4, #0]
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e7dc      	b.n	8001b70 <_sungetc_r+0x34>

08001bb6 <__ssrefill_r>:
 8001bb6:	b510      	push	{r4, lr}
 8001bb8:	460c      	mov	r4, r1
 8001bba:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8001bbc:	b169      	cbz	r1, 8001bda <__ssrefill_r+0x24>
 8001bbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001bc2:	4299      	cmp	r1, r3
 8001bc4:	d001      	beq.n	8001bca <__ssrefill_r+0x14>
 8001bc6:	f7ff fec3 	bl	8001950 <_free_r>
 8001bca:	2000      	movs	r0, #0
 8001bcc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001bce:	6360      	str	r0, [r4, #52]	@ 0x34
 8001bd0:	6063      	str	r3, [r4, #4]
 8001bd2:	b113      	cbz	r3, 8001bda <__ssrefill_r+0x24>
 8001bd4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001bd6:	6023      	str	r3, [r4, #0]
 8001bd8:	bd10      	pop	{r4, pc}
 8001bda:	6923      	ldr	r3, [r4, #16]
 8001bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8001be0:	6023      	str	r3, [r4, #0]
 8001be2:	2300      	movs	r3, #0
 8001be4:	6063      	str	r3, [r4, #4]
 8001be6:	89a3      	ldrh	r3, [r4, #12]
 8001be8:	f043 0320 	orr.w	r3, r3, #32
 8001bec:	81a3      	strh	r3, [r4, #12]
 8001bee:	e7f3      	b.n	8001bd8 <__ssrefill_r+0x22>

08001bf0 <__ssvfiscanf_r>:
 8001bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bf4:	460c      	mov	r4, r1
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	4606      	mov	r6, r0
 8001bfa:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8001bfe:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8001c02:	49ab      	ldr	r1, [pc, #684]	@ (8001eb0 <__ssvfiscanf_r+0x2c0>)
 8001c04:	f10d 0804 	add.w	r8, sp, #4
 8001c08:	91a0      	str	r1, [sp, #640]	@ 0x280
 8001c0a:	49aa      	ldr	r1, [pc, #680]	@ (8001eb4 <__ssvfiscanf_r+0x2c4>)
 8001c0c:	4faa      	ldr	r7, [pc, #680]	@ (8001eb8 <__ssvfiscanf_r+0x2c8>)
 8001c0e:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8001c12:	91a1      	str	r1, [sp, #644]	@ 0x284
 8001c14:	9300      	str	r3, [sp, #0]
 8001c16:	f892 9000 	ldrb.w	r9, [r2]
 8001c1a:	f1b9 0f00 	cmp.w	r9, #0
 8001c1e:	f000 8159 	beq.w	8001ed4 <__ssvfiscanf_r+0x2e4>
 8001c22:	f817 3009 	ldrb.w	r3, [r7, r9]
 8001c26:	1c55      	adds	r5, r2, #1
 8001c28:	f013 0308 	ands.w	r3, r3, #8
 8001c2c:	d019      	beq.n	8001c62 <__ssvfiscanf_r+0x72>
 8001c2e:	6863      	ldr	r3, [r4, #4]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	dd0f      	ble.n	8001c54 <__ssvfiscanf_r+0x64>
 8001c34:	6823      	ldr	r3, [r4, #0]
 8001c36:	781a      	ldrb	r2, [r3, #0]
 8001c38:	5cba      	ldrb	r2, [r7, r2]
 8001c3a:	0712      	lsls	r2, r2, #28
 8001c3c:	d401      	bmi.n	8001c42 <__ssvfiscanf_r+0x52>
 8001c3e:	462a      	mov	r2, r5
 8001c40:	e7e9      	b.n	8001c16 <__ssvfiscanf_r+0x26>
 8001c42:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8001c44:	3301      	adds	r3, #1
 8001c46:	3201      	adds	r2, #1
 8001c48:	9245      	str	r2, [sp, #276]	@ 0x114
 8001c4a:	6862      	ldr	r2, [r4, #4]
 8001c4c:	6023      	str	r3, [r4, #0]
 8001c4e:	3a01      	subs	r2, #1
 8001c50:	6062      	str	r2, [r4, #4]
 8001c52:	e7ec      	b.n	8001c2e <__ssvfiscanf_r+0x3e>
 8001c54:	4621      	mov	r1, r4
 8001c56:	4630      	mov	r0, r6
 8001c58:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8001c5a:	4798      	blx	r3
 8001c5c:	2800      	cmp	r0, #0
 8001c5e:	d0e9      	beq.n	8001c34 <__ssvfiscanf_r+0x44>
 8001c60:	e7ed      	b.n	8001c3e <__ssvfiscanf_r+0x4e>
 8001c62:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8001c66:	f040 8086 	bne.w	8001d76 <__ssvfiscanf_r+0x186>
 8001c6a:	9341      	str	r3, [sp, #260]	@ 0x104
 8001c6c:	9343      	str	r3, [sp, #268]	@ 0x10c
 8001c6e:	7853      	ldrb	r3, [r2, #1]
 8001c70:	2b2a      	cmp	r3, #42	@ 0x2a
 8001c72:	bf04      	itt	eq
 8001c74:	2310      	moveq	r3, #16
 8001c76:	1c95      	addeq	r5, r2, #2
 8001c78:	f04f 020a 	mov.w	r2, #10
 8001c7c:	bf08      	it	eq
 8001c7e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8001c80:	46aa      	mov	sl, r5
 8001c82:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8001c86:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8001c8a:	2b09      	cmp	r3, #9
 8001c8c:	d91e      	bls.n	8001ccc <__ssvfiscanf_r+0xdc>
 8001c8e:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 8001ebc <__ssvfiscanf_r+0x2cc>
 8001c92:	2203      	movs	r2, #3
 8001c94:	4658      	mov	r0, fp
 8001c96:	f000 faed 	bl	8002274 <memchr>
 8001c9a:	b138      	cbz	r0, 8001cac <__ssvfiscanf_r+0xbc>
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	4655      	mov	r5, sl
 8001ca0:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8001ca2:	eba0 000b 	sub.w	r0, r0, fp
 8001ca6:	4083      	lsls	r3, r0
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	9341      	str	r3, [sp, #260]	@ 0x104
 8001cac:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001cb0:	2b78      	cmp	r3, #120	@ 0x78
 8001cb2:	d806      	bhi.n	8001cc2 <__ssvfiscanf_r+0xd2>
 8001cb4:	2b57      	cmp	r3, #87	@ 0x57
 8001cb6:	d810      	bhi.n	8001cda <__ssvfiscanf_r+0xea>
 8001cb8:	2b25      	cmp	r3, #37	@ 0x25
 8001cba:	d05c      	beq.n	8001d76 <__ssvfiscanf_r+0x186>
 8001cbc:	d856      	bhi.n	8001d6c <__ssvfiscanf_r+0x17c>
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d074      	beq.n	8001dac <__ssvfiscanf_r+0x1bc>
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	9347      	str	r3, [sp, #284]	@ 0x11c
 8001cc6:	230a      	movs	r3, #10
 8001cc8:	9342      	str	r3, [sp, #264]	@ 0x108
 8001cca:	e087      	b.n	8001ddc <__ssvfiscanf_r+0x1ec>
 8001ccc:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8001cce:	4655      	mov	r5, sl
 8001cd0:	fb02 1103 	mla	r1, r2, r3, r1
 8001cd4:	3930      	subs	r1, #48	@ 0x30
 8001cd6:	9143      	str	r1, [sp, #268]	@ 0x10c
 8001cd8:	e7d2      	b.n	8001c80 <__ssvfiscanf_r+0x90>
 8001cda:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8001cde:	2a20      	cmp	r2, #32
 8001ce0:	d8ef      	bhi.n	8001cc2 <__ssvfiscanf_r+0xd2>
 8001ce2:	a101      	add	r1, pc, #4	@ (adr r1, 8001ce8 <__ssvfiscanf_r+0xf8>)
 8001ce4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8001ce8:	08001dbb 	.word	0x08001dbb
 8001cec:	08001cc3 	.word	0x08001cc3
 8001cf0:	08001cc3 	.word	0x08001cc3
 8001cf4:	08001e15 	.word	0x08001e15
 8001cf8:	08001cc3 	.word	0x08001cc3
 8001cfc:	08001cc3 	.word	0x08001cc3
 8001d00:	08001cc3 	.word	0x08001cc3
 8001d04:	08001cc3 	.word	0x08001cc3
 8001d08:	08001cc3 	.word	0x08001cc3
 8001d0c:	08001cc3 	.word	0x08001cc3
 8001d10:	08001cc3 	.word	0x08001cc3
 8001d14:	08001e2b 	.word	0x08001e2b
 8001d18:	08001e11 	.word	0x08001e11
 8001d1c:	08001d73 	.word	0x08001d73
 8001d20:	08001d73 	.word	0x08001d73
 8001d24:	08001d73 	.word	0x08001d73
 8001d28:	08001cc3 	.word	0x08001cc3
 8001d2c:	08001dcd 	.word	0x08001dcd
 8001d30:	08001cc3 	.word	0x08001cc3
 8001d34:	08001cc3 	.word	0x08001cc3
 8001d38:	08001cc3 	.word	0x08001cc3
 8001d3c:	08001cc3 	.word	0x08001cc3
 8001d40:	08001e3b 	.word	0x08001e3b
 8001d44:	08001dd5 	.word	0x08001dd5
 8001d48:	08001db3 	.word	0x08001db3
 8001d4c:	08001cc3 	.word	0x08001cc3
 8001d50:	08001cc3 	.word	0x08001cc3
 8001d54:	08001e37 	.word	0x08001e37
 8001d58:	08001cc3 	.word	0x08001cc3
 8001d5c:	08001e11 	.word	0x08001e11
 8001d60:	08001cc3 	.word	0x08001cc3
 8001d64:	08001cc3 	.word	0x08001cc3
 8001d68:	08001dbb 	.word	0x08001dbb
 8001d6c:	3b45      	subs	r3, #69	@ 0x45
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d8a7      	bhi.n	8001cc2 <__ssvfiscanf_r+0xd2>
 8001d72:	2305      	movs	r3, #5
 8001d74:	e031      	b.n	8001dda <__ssvfiscanf_r+0x1ea>
 8001d76:	6863      	ldr	r3, [r4, #4]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	dd0d      	ble.n	8001d98 <__ssvfiscanf_r+0x1a8>
 8001d7c:	6823      	ldr	r3, [r4, #0]
 8001d7e:	781a      	ldrb	r2, [r3, #0]
 8001d80:	454a      	cmp	r2, r9
 8001d82:	f040 80a7 	bne.w	8001ed4 <__ssvfiscanf_r+0x2e4>
 8001d86:	3301      	adds	r3, #1
 8001d88:	6862      	ldr	r2, [r4, #4]
 8001d8a:	6023      	str	r3, [r4, #0]
 8001d8c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8001d8e:	3a01      	subs	r2, #1
 8001d90:	3301      	adds	r3, #1
 8001d92:	6062      	str	r2, [r4, #4]
 8001d94:	9345      	str	r3, [sp, #276]	@ 0x114
 8001d96:	e752      	b.n	8001c3e <__ssvfiscanf_r+0x4e>
 8001d98:	4621      	mov	r1, r4
 8001d9a:	4630      	mov	r0, r6
 8001d9c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8001d9e:	4798      	blx	r3
 8001da0:	2800      	cmp	r0, #0
 8001da2:	d0eb      	beq.n	8001d7c <__ssvfiscanf_r+0x18c>
 8001da4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8001da6:	2800      	cmp	r0, #0
 8001da8:	f040 808c 	bne.w	8001ec4 <__ssvfiscanf_r+0x2d4>
 8001dac:	f04f 30ff 	mov.w	r0, #4294967295
 8001db0:	e08c      	b.n	8001ecc <__ssvfiscanf_r+0x2dc>
 8001db2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8001db4:	f042 0220 	orr.w	r2, r2, #32
 8001db8:	9241      	str	r2, [sp, #260]	@ 0x104
 8001dba:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8001dbc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001dc0:	9241      	str	r2, [sp, #260]	@ 0x104
 8001dc2:	2210      	movs	r2, #16
 8001dc4:	2b6e      	cmp	r3, #110	@ 0x6e
 8001dc6:	9242      	str	r2, [sp, #264]	@ 0x108
 8001dc8:	d902      	bls.n	8001dd0 <__ssvfiscanf_r+0x1e0>
 8001dca:	e005      	b.n	8001dd8 <__ssvfiscanf_r+0x1e8>
 8001dcc:	2300      	movs	r3, #0
 8001dce:	9342      	str	r3, [sp, #264]	@ 0x108
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e002      	b.n	8001dda <__ssvfiscanf_r+0x1ea>
 8001dd4:	2308      	movs	r3, #8
 8001dd6:	9342      	str	r3, [sp, #264]	@ 0x108
 8001dd8:	2304      	movs	r3, #4
 8001dda:	9347      	str	r3, [sp, #284]	@ 0x11c
 8001ddc:	6863      	ldr	r3, [r4, #4]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	dd39      	ble.n	8001e56 <__ssvfiscanf_r+0x266>
 8001de2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8001de4:	0659      	lsls	r1, r3, #25
 8001de6:	d404      	bmi.n	8001df2 <__ssvfiscanf_r+0x202>
 8001de8:	6823      	ldr	r3, [r4, #0]
 8001dea:	781a      	ldrb	r2, [r3, #0]
 8001dec:	5cba      	ldrb	r2, [r7, r2]
 8001dee:	0712      	lsls	r2, r2, #28
 8001df0:	d438      	bmi.n	8001e64 <__ssvfiscanf_r+0x274>
 8001df2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	dc47      	bgt.n	8001e88 <__ssvfiscanf_r+0x298>
 8001df8:	466b      	mov	r3, sp
 8001dfa:	4622      	mov	r2, r4
 8001dfc:	4630      	mov	r0, r6
 8001dfe:	a941      	add	r1, sp, #260	@ 0x104
 8001e00:	f000 f86a 	bl	8001ed8 <_scanf_chars>
 8001e04:	2801      	cmp	r0, #1
 8001e06:	d065      	beq.n	8001ed4 <__ssvfiscanf_r+0x2e4>
 8001e08:	2802      	cmp	r0, #2
 8001e0a:	f47f af18 	bne.w	8001c3e <__ssvfiscanf_r+0x4e>
 8001e0e:	e7c9      	b.n	8001da4 <__ssvfiscanf_r+0x1b4>
 8001e10:	220a      	movs	r2, #10
 8001e12:	e7d7      	b.n	8001dc4 <__ssvfiscanf_r+0x1d4>
 8001e14:	4629      	mov	r1, r5
 8001e16:	4640      	mov	r0, r8
 8001e18:	f000 f9aa 	bl	8002170 <__sccl>
 8001e1c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8001e1e:	4605      	mov	r5, r0
 8001e20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e24:	9341      	str	r3, [sp, #260]	@ 0x104
 8001e26:	2301      	movs	r3, #1
 8001e28:	e7d7      	b.n	8001dda <__ssvfiscanf_r+0x1ea>
 8001e2a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8001e2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e30:	9341      	str	r3, [sp, #260]	@ 0x104
 8001e32:	2300      	movs	r3, #0
 8001e34:	e7d1      	b.n	8001dda <__ssvfiscanf_r+0x1ea>
 8001e36:	2302      	movs	r3, #2
 8001e38:	e7cf      	b.n	8001dda <__ssvfiscanf_r+0x1ea>
 8001e3a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8001e3c:	06c3      	lsls	r3, r0, #27
 8001e3e:	f53f aefe 	bmi.w	8001c3e <__ssvfiscanf_r+0x4e>
 8001e42:	9b00      	ldr	r3, [sp, #0]
 8001e44:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8001e46:	1d19      	adds	r1, r3, #4
 8001e48:	9100      	str	r1, [sp, #0]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	07c0      	lsls	r0, r0, #31
 8001e4e:	bf4c      	ite	mi
 8001e50:	801a      	strhmi	r2, [r3, #0]
 8001e52:	601a      	strpl	r2, [r3, #0]
 8001e54:	e6f3      	b.n	8001c3e <__ssvfiscanf_r+0x4e>
 8001e56:	4621      	mov	r1, r4
 8001e58:	4630      	mov	r0, r6
 8001e5a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8001e5c:	4798      	blx	r3
 8001e5e:	2800      	cmp	r0, #0
 8001e60:	d0bf      	beq.n	8001de2 <__ssvfiscanf_r+0x1f2>
 8001e62:	e79f      	b.n	8001da4 <__ssvfiscanf_r+0x1b4>
 8001e64:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8001e66:	3201      	adds	r2, #1
 8001e68:	9245      	str	r2, [sp, #276]	@ 0x114
 8001e6a:	6862      	ldr	r2, [r4, #4]
 8001e6c:	3a01      	subs	r2, #1
 8001e6e:	2a00      	cmp	r2, #0
 8001e70:	6062      	str	r2, [r4, #4]
 8001e72:	dd02      	ble.n	8001e7a <__ssvfiscanf_r+0x28a>
 8001e74:	3301      	adds	r3, #1
 8001e76:	6023      	str	r3, [r4, #0]
 8001e78:	e7b6      	b.n	8001de8 <__ssvfiscanf_r+0x1f8>
 8001e7a:	4621      	mov	r1, r4
 8001e7c:	4630      	mov	r0, r6
 8001e7e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8001e80:	4798      	blx	r3
 8001e82:	2800      	cmp	r0, #0
 8001e84:	d0b0      	beq.n	8001de8 <__ssvfiscanf_r+0x1f8>
 8001e86:	e78d      	b.n	8001da4 <__ssvfiscanf_r+0x1b4>
 8001e88:	2b04      	cmp	r3, #4
 8001e8a:	dc06      	bgt.n	8001e9a <__ssvfiscanf_r+0x2aa>
 8001e8c:	466b      	mov	r3, sp
 8001e8e:	4622      	mov	r2, r4
 8001e90:	4630      	mov	r0, r6
 8001e92:	a941      	add	r1, sp, #260	@ 0x104
 8001e94:	f000 f87a 	bl	8001f8c <_scanf_i>
 8001e98:	e7b4      	b.n	8001e04 <__ssvfiscanf_r+0x214>
 8001e9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ec0 <__ssvfiscanf_r+0x2d0>)
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	f43f aece 	beq.w	8001c3e <__ssvfiscanf_r+0x4e>
 8001ea2:	466b      	mov	r3, sp
 8001ea4:	4622      	mov	r2, r4
 8001ea6:	4630      	mov	r0, r6
 8001ea8:	a941      	add	r1, sp, #260	@ 0x104
 8001eaa:	f3af 8000 	nop.w
 8001eae:	e7a9      	b.n	8001e04 <__ssvfiscanf_r+0x214>
 8001eb0:	08001b3d 	.word	0x08001b3d
 8001eb4:	08001bb7 	.word	0x08001bb7
 8001eb8:	08002576 	.word	0x08002576
 8001ebc:	08002556 	.word	0x08002556
 8001ec0:	00000000 	.word	0x00000000
 8001ec4:	89a3      	ldrh	r3, [r4, #12]
 8001ec6:	065b      	lsls	r3, r3, #25
 8001ec8:	f53f af70 	bmi.w	8001dac <__ssvfiscanf_r+0x1bc>
 8001ecc:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8001ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ed4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8001ed6:	e7f9      	b.n	8001ecc <__ssvfiscanf_r+0x2dc>

08001ed8 <_scanf_chars>:
 8001ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001edc:	4615      	mov	r5, r2
 8001ede:	688a      	ldr	r2, [r1, #8]
 8001ee0:	4680      	mov	r8, r0
 8001ee2:	460c      	mov	r4, r1
 8001ee4:	b932      	cbnz	r2, 8001ef4 <_scanf_chars+0x1c>
 8001ee6:	698a      	ldr	r2, [r1, #24]
 8001ee8:	2a00      	cmp	r2, #0
 8001eea:	bf14      	ite	ne
 8001eec:	f04f 32ff 	movne.w	r2, #4294967295
 8001ef0:	2201      	moveq	r2, #1
 8001ef2:	608a      	str	r2, [r1, #8]
 8001ef4:	2700      	movs	r7, #0
 8001ef6:	6822      	ldr	r2, [r4, #0]
 8001ef8:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8001f88 <_scanf_chars+0xb0>
 8001efc:	06d1      	lsls	r1, r2, #27
 8001efe:	bf5f      	itttt	pl
 8001f00:	681a      	ldrpl	r2, [r3, #0]
 8001f02:	1d11      	addpl	r1, r2, #4
 8001f04:	6019      	strpl	r1, [r3, #0]
 8001f06:	6816      	ldrpl	r6, [r2, #0]
 8001f08:	69a0      	ldr	r0, [r4, #24]
 8001f0a:	b188      	cbz	r0, 8001f30 <_scanf_chars+0x58>
 8001f0c:	2801      	cmp	r0, #1
 8001f0e:	d107      	bne.n	8001f20 <_scanf_chars+0x48>
 8001f10:	682b      	ldr	r3, [r5, #0]
 8001f12:	781a      	ldrb	r2, [r3, #0]
 8001f14:	6963      	ldr	r3, [r4, #20]
 8001f16:	5c9b      	ldrb	r3, [r3, r2]
 8001f18:	b953      	cbnz	r3, 8001f30 <_scanf_chars+0x58>
 8001f1a:	2f00      	cmp	r7, #0
 8001f1c:	d031      	beq.n	8001f82 <_scanf_chars+0xaa>
 8001f1e:	e022      	b.n	8001f66 <_scanf_chars+0x8e>
 8001f20:	2802      	cmp	r0, #2
 8001f22:	d120      	bne.n	8001f66 <_scanf_chars+0x8e>
 8001f24:	682b      	ldr	r3, [r5, #0]
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	f819 3003 	ldrb.w	r3, [r9, r3]
 8001f2c:	071b      	lsls	r3, r3, #28
 8001f2e:	d41a      	bmi.n	8001f66 <_scanf_chars+0x8e>
 8001f30:	6823      	ldr	r3, [r4, #0]
 8001f32:	3701      	adds	r7, #1
 8001f34:	06da      	lsls	r2, r3, #27
 8001f36:	bf5e      	ittt	pl
 8001f38:	682b      	ldrpl	r3, [r5, #0]
 8001f3a:	781b      	ldrbpl	r3, [r3, #0]
 8001f3c:	f806 3b01 	strbpl.w	r3, [r6], #1
 8001f40:	682a      	ldr	r2, [r5, #0]
 8001f42:	686b      	ldr	r3, [r5, #4]
 8001f44:	3201      	adds	r2, #1
 8001f46:	602a      	str	r2, [r5, #0]
 8001f48:	68a2      	ldr	r2, [r4, #8]
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	3a01      	subs	r2, #1
 8001f4e:	606b      	str	r3, [r5, #4]
 8001f50:	60a2      	str	r2, [r4, #8]
 8001f52:	b142      	cbz	r2, 8001f66 <_scanf_chars+0x8e>
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	dcd7      	bgt.n	8001f08 <_scanf_chars+0x30>
 8001f58:	4629      	mov	r1, r5
 8001f5a:	4640      	mov	r0, r8
 8001f5c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8001f60:	4798      	blx	r3
 8001f62:	2800      	cmp	r0, #0
 8001f64:	d0d0      	beq.n	8001f08 <_scanf_chars+0x30>
 8001f66:	6823      	ldr	r3, [r4, #0]
 8001f68:	f013 0310 	ands.w	r3, r3, #16
 8001f6c:	d105      	bne.n	8001f7a <_scanf_chars+0xa2>
 8001f6e:	68e2      	ldr	r2, [r4, #12]
 8001f70:	3201      	adds	r2, #1
 8001f72:	60e2      	str	r2, [r4, #12]
 8001f74:	69a2      	ldr	r2, [r4, #24]
 8001f76:	b102      	cbz	r2, 8001f7a <_scanf_chars+0xa2>
 8001f78:	7033      	strb	r3, [r6, #0]
 8001f7a:	2000      	movs	r0, #0
 8001f7c:	6923      	ldr	r3, [r4, #16]
 8001f7e:	443b      	add	r3, r7
 8001f80:	6123      	str	r3, [r4, #16]
 8001f82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001f86:	bf00      	nop
 8001f88:	08002576 	.word	0x08002576

08001f8c <_scanf_i>:
 8001f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f90:	460c      	mov	r4, r1
 8001f92:	4698      	mov	r8, r3
 8001f94:	4b72      	ldr	r3, [pc, #456]	@ (8002160 <_scanf_i+0x1d4>)
 8001f96:	b087      	sub	sp, #28
 8001f98:	4682      	mov	sl, r0
 8001f9a:	4616      	mov	r6, r2
 8001f9c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001fa0:	ab03      	add	r3, sp, #12
 8001fa2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001fa6:	4b6f      	ldr	r3, [pc, #444]	@ (8002164 <_scanf_i+0x1d8>)
 8001fa8:	69a1      	ldr	r1, [r4, #24]
 8001faa:	4a6f      	ldr	r2, [pc, #444]	@ (8002168 <_scanf_i+0x1dc>)
 8001fac:	4627      	mov	r7, r4
 8001fae:	2903      	cmp	r1, #3
 8001fb0:	bf08      	it	eq
 8001fb2:	461a      	moveq	r2, r3
 8001fb4:	68a3      	ldr	r3, [r4, #8]
 8001fb6:	9201      	str	r2, [sp, #4]
 8001fb8:	1e5a      	subs	r2, r3, #1
 8001fba:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8001fbe:	bf81      	itttt	hi
 8001fc0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8001fc4:	eb03 0905 	addhi.w	r9, r3, r5
 8001fc8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8001fcc:	60a3      	strhi	r3, [r4, #8]
 8001fce:	f857 3b1c 	ldr.w	r3, [r7], #28
 8001fd2:	bf98      	it	ls
 8001fd4:	f04f 0900 	movls.w	r9, #0
 8001fd8:	463d      	mov	r5, r7
 8001fda:	f04f 0b00 	mov.w	fp, #0
 8001fde:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8001fe2:	6023      	str	r3, [r4, #0]
 8001fe4:	6831      	ldr	r1, [r6, #0]
 8001fe6:	ab03      	add	r3, sp, #12
 8001fe8:	2202      	movs	r2, #2
 8001fea:	7809      	ldrb	r1, [r1, #0]
 8001fec:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8001ff0:	f000 f940 	bl	8002274 <memchr>
 8001ff4:	b328      	cbz	r0, 8002042 <_scanf_i+0xb6>
 8001ff6:	f1bb 0f01 	cmp.w	fp, #1
 8001ffa:	d159      	bne.n	80020b0 <_scanf_i+0x124>
 8001ffc:	6862      	ldr	r2, [r4, #4]
 8001ffe:	b92a      	cbnz	r2, 800200c <_scanf_i+0x80>
 8002000:	2108      	movs	r1, #8
 8002002:	6822      	ldr	r2, [r4, #0]
 8002004:	6061      	str	r1, [r4, #4]
 8002006:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800200a:	6022      	str	r2, [r4, #0]
 800200c:	6822      	ldr	r2, [r4, #0]
 800200e:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8002012:	6022      	str	r2, [r4, #0]
 8002014:	68a2      	ldr	r2, [r4, #8]
 8002016:	1e51      	subs	r1, r2, #1
 8002018:	60a1      	str	r1, [r4, #8]
 800201a:	b192      	cbz	r2, 8002042 <_scanf_i+0xb6>
 800201c:	6832      	ldr	r2, [r6, #0]
 800201e:	1c51      	adds	r1, r2, #1
 8002020:	6031      	str	r1, [r6, #0]
 8002022:	7812      	ldrb	r2, [r2, #0]
 8002024:	f805 2b01 	strb.w	r2, [r5], #1
 8002028:	6872      	ldr	r2, [r6, #4]
 800202a:	3a01      	subs	r2, #1
 800202c:	2a00      	cmp	r2, #0
 800202e:	6072      	str	r2, [r6, #4]
 8002030:	dc07      	bgt.n	8002042 <_scanf_i+0xb6>
 8002032:	4631      	mov	r1, r6
 8002034:	4650      	mov	r0, sl
 8002036:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800203a:	4790      	blx	r2
 800203c:	2800      	cmp	r0, #0
 800203e:	f040 8085 	bne.w	800214c <_scanf_i+0x1c0>
 8002042:	f10b 0b01 	add.w	fp, fp, #1
 8002046:	f1bb 0f03 	cmp.w	fp, #3
 800204a:	d1cb      	bne.n	8001fe4 <_scanf_i+0x58>
 800204c:	6863      	ldr	r3, [r4, #4]
 800204e:	b90b      	cbnz	r3, 8002054 <_scanf_i+0xc8>
 8002050:	230a      	movs	r3, #10
 8002052:	6063      	str	r3, [r4, #4]
 8002054:	6863      	ldr	r3, [r4, #4]
 8002056:	4945      	ldr	r1, [pc, #276]	@ (800216c <_scanf_i+0x1e0>)
 8002058:	6960      	ldr	r0, [r4, #20]
 800205a:	1ac9      	subs	r1, r1, r3
 800205c:	f000 f888 	bl	8002170 <__sccl>
 8002060:	f04f 0b00 	mov.w	fp, #0
 8002064:	68a3      	ldr	r3, [r4, #8]
 8002066:	6822      	ldr	r2, [r4, #0]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d03d      	beq.n	80020e8 <_scanf_i+0x15c>
 800206c:	6831      	ldr	r1, [r6, #0]
 800206e:	6960      	ldr	r0, [r4, #20]
 8002070:	f891 c000 	ldrb.w	ip, [r1]
 8002074:	f810 000c 	ldrb.w	r0, [r0, ip]
 8002078:	2800      	cmp	r0, #0
 800207a:	d035      	beq.n	80020e8 <_scanf_i+0x15c>
 800207c:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8002080:	d124      	bne.n	80020cc <_scanf_i+0x140>
 8002082:	0510      	lsls	r0, r2, #20
 8002084:	d522      	bpl.n	80020cc <_scanf_i+0x140>
 8002086:	f10b 0b01 	add.w	fp, fp, #1
 800208a:	f1b9 0f00 	cmp.w	r9, #0
 800208e:	d003      	beq.n	8002098 <_scanf_i+0x10c>
 8002090:	3301      	adds	r3, #1
 8002092:	f109 39ff 	add.w	r9, r9, #4294967295
 8002096:	60a3      	str	r3, [r4, #8]
 8002098:	6873      	ldr	r3, [r6, #4]
 800209a:	3b01      	subs	r3, #1
 800209c:	2b00      	cmp	r3, #0
 800209e:	6073      	str	r3, [r6, #4]
 80020a0:	dd1b      	ble.n	80020da <_scanf_i+0x14e>
 80020a2:	6833      	ldr	r3, [r6, #0]
 80020a4:	3301      	adds	r3, #1
 80020a6:	6033      	str	r3, [r6, #0]
 80020a8:	68a3      	ldr	r3, [r4, #8]
 80020aa:	3b01      	subs	r3, #1
 80020ac:	60a3      	str	r3, [r4, #8]
 80020ae:	e7d9      	b.n	8002064 <_scanf_i+0xd8>
 80020b0:	f1bb 0f02 	cmp.w	fp, #2
 80020b4:	d1ae      	bne.n	8002014 <_scanf_i+0x88>
 80020b6:	6822      	ldr	r2, [r4, #0]
 80020b8:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80020bc:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80020c0:	d1c4      	bne.n	800204c <_scanf_i+0xc0>
 80020c2:	2110      	movs	r1, #16
 80020c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020c8:	6061      	str	r1, [r4, #4]
 80020ca:	e7a2      	b.n	8002012 <_scanf_i+0x86>
 80020cc:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80020d0:	6022      	str	r2, [r4, #0]
 80020d2:	780b      	ldrb	r3, [r1, #0]
 80020d4:	f805 3b01 	strb.w	r3, [r5], #1
 80020d8:	e7de      	b.n	8002098 <_scanf_i+0x10c>
 80020da:	4631      	mov	r1, r6
 80020dc:	4650      	mov	r0, sl
 80020de:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80020e2:	4798      	blx	r3
 80020e4:	2800      	cmp	r0, #0
 80020e6:	d0df      	beq.n	80020a8 <_scanf_i+0x11c>
 80020e8:	6823      	ldr	r3, [r4, #0]
 80020ea:	05d9      	lsls	r1, r3, #23
 80020ec:	d50d      	bpl.n	800210a <_scanf_i+0x17e>
 80020ee:	42bd      	cmp	r5, r7
 80020f0:	d909      	bls.n	8002106 <_scanf_i+0x17a>
 80020f2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80020f6:	4632      	mov	r2, r6
 80020f8:	4650      	mov	r0, sl
 80020fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80020fe:	f105 39ff 	add.w	r9, r5, #4294967295
 8002102:	4798      	blx	r3
 8002104:	464d      	mov	r5, r9
 8002106:	42bd      	cmp	r5, r7
 8002108:	d028      	beq.n	800215c <_scanf_i+0x1d0>
 800210a:	6822      	ldr	r2, [r4, #0]
 800210c:	f012 0210 	ands.w	r2, r2, #16
 8002110:	d113      	bne.n	800213a <_scanf_i+0x1ae>
 8002112:	702a      	strb	r2, [r5, #0]
 8002114:	4639      	mov	r1, r7
 8002116:	6863      	ldr	r3, [r4, #4]
 8002118:	4650      	mov	r0, sl
 800211a:	9e01      	ldr	r6, [sp, #4]
 800211c:	47b0      	blx	r6
 800211e:	f8d8 3000 	ldr.w	r3, [r8]
 8002122:	6821      	ldr	r1, [r4, #0]
 8002124:	1d1a      	adds	r2, r3, #4
 8002126:	f8c8 2000 	str.w	r2, [r8]
 800212a:	f011 0f20 	tst.w	r1, #32
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	d00f      	beq.n	8002152 <_scanf_i+0x1c6>
 8002132:	6018      	str	r0, [r3, #0]
 8002134:	68e3      	ldr	r3, [r4, #12]
 8002136:	3301      	adds	r3, #1
 8002138:	60e3      	str	r3, [r4, #12]
 800213a:	2000      	movs	r0, #0
 800213c:	6923      	ldr	r3, [r4, #16]
 800213e:	1bed      	subs	r5, r5, r7
 8002140:	445d      	add	r5, fp
 8002142:	442b      	add	r3, r5
 8002144:	6123      	str	r3, [r4, #16]
 8002146:	b007      	add	sp, #28
 8002148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800214c:	f04f 0b00 	mov.w	fp, #0
 8002150:	e7ca      	b.n	80020e8 <_scanf_i+0x15c>
 8002152:	07ca      	lsls	r2, r1, #31
 8002154:	bf4c      	ite	mi
 8002156:	8018      	strhmi	r0, [r3, #0]
 8002158:	6018      	strpl	r0, [r3, #0]
 800215a:	e7eb      	b.n	8002134 <_scanf_i+0x1a8>
 800215c:	2001      	movs	r0, #1
 800215e:	e7f2      	b.n	8002146 <_scanf_i+0x1ba>
 8002160:	08002520 	.word	0x08002520
 8002164:	080023fd 	.word	0x080023fd
 8002168:	080024dd 	.word	0x080024dd
 800216c:	0800256a 	.word	0x0800256a

08002170 <__sccl>:
 8002170:	b570      	push	{r4, r5, r6, lr}
 8002172:	780b      	ldrb	r3, [r1, #0]
 8002174:	4604      	mov	r4, r0
 8002176:	2b5e      	cmp	r3, #94	@ 0x5e
 8002178:	bf0b      	itete	eq
 800217a:	784b      	ldrbeq	r3, [r1, #1]
 800217c:	1c4a      	addne	r2, r1, #1
 800217e:	1c8a      	addeq	r2, r1, #2
 8002180:	2100      	movne	r1, #0
 8002182:	bf08      	it	eq
 8002184:	2101      	moveq	r1, #1
 8002186:	3801      	subs	r0, #1
 8002188:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800218c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8002190:	42a8      	cmp	r0, r5
 8002192:	d1fb      	bne.n	800218c <__sccl+0x1c>
 8002194:	b90b      	cbnz	r3, 800219a <__sccl+0x2a>
 8002196:	1e50      	subs	r0, r2, #1
 8002198:	bd70      	pop	{r4, r5, r6, pc}
 800219a:	f081 0101 	eor.w	r1, r1, #1
 800219e:	4610      	mov	r0, r2
 80021a0:	54e1      	strb	r1, [r4, r3]
 80021a2:	4602      	mov	r2, r0
 80021a4:	f812 5b01 	ldrb.w	r5, [r2], #1
 80021a8:	2d2d      	cmp	r5, #45	@ 0x2d
 80021aa:	d005      	beq.n	80021b8 <__sccl+0x48>
 80021ac:	2d5d      	cmp	r5, #93	@ 0x5d
 80021ae:	d016      	beq.n	80021de <__sccl+0x6e>
 80021b0:	2d00      	cmp	r5, #0
 80021b2:	d0f1      	beq.n	8002198 <__sccl+0x28>
 80021b4:	462b      	mov	r3, r5
 80021b6:	e7f2      	b.n	800219e <__sccl+0x2e>
 80021b8:	7846      	ldrb	r6, [r0, #1]
 80021ba:	2e5d      	cmp	r6, #93	@ 0x5d
 80021bc:	d0fa      	beq.n	80021b4 <__sccl+0x44>
 80021be:	42b3      	cmp	r3, r6
 80021c0:	dcf8      	bgt.n	80021b4 <__sccl+0x44>
 80021c2:	461a      	mov	r2, r3
 80021c4:	3002      	adds	r0, #2
 80021c6:	3201      	adds	r2, #1
 80021c8:	4296      	cmp	r6, r2
 80021ca:	54a1      	strb	r1, [r4, r2]
 80021cc:	dcfb      	bgt.n	80021c6 <__sccl+0x56>
 80021ce:	1af2      	subs	r2, r6, r3
 80021d0:	3a01      	subs	r2, #1
 80021d2:	42b3      	cmp	r3, r6
 80021d4:	bfa8      	it	ge
 80021d6:	2200      	movge	r2, #0
 80021d8:	1c5d      	adds	r5, r3, #1
 80021da:	18ab      	adds	r3, r5, r2
 80021dc:	e7e1      	b.n	80021a2 <__sccl+0x32>
 80021de:	4610      	mov	r0, r2
 80021e0:	e7da      	b.n	8002198 <__sccl+0x28>

080021e2 <__submore>:
 80021e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021e6:	460c      	mov	r4, r1
 80021e8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80021ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80021ee:	4299      	cmp	r1, r3
 80021f0:	d11b      	bne.n	800222a <__submore+0x48>
 80021f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80021f6:	f7ff fc15 	bl	8001a24 <_malloc_r>
 80021fa:	b918      	cbnz	r0, 8002204 <__submore+0x22>
 80021fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002204:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002208:	63a3      	str	r3, [r4, #56]	@ 0x38
 800220a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800220e:	6360      	str	r0, [r4, #52]	@ 0x34
 8002210:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8002214:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8002218:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800221c:	7043      	strb	r3, [r0, #1]
 800221e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8002222:	7003      	strb	r3, [r0, #0]
 8002224:	6020      	str	r0, [r4, #0]
 8002226:	2000      	movs	r0, #0
 8002228:	e7ea      	b.n	8002200 <__submore+0x1e>
 800222a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800222c:	0077      	lsls	r7, r6, #1
 800222e:	463a      	mov	r2, r7
 8002230:	f000 f83c 	bl	80022ac <_realloc_r>
 8002234:	4605      	mov	r5, r0
 8002236:	2800      	cmp	r0, #0
 8002238:	d0e0      	beq.n	80021fc <__submore+0x1a>
 800223a:	eb00 0806 	add.w	r8, r0, r6
 800223e:	4601      	mov	r1, r0
 8002240:	4632      	mov	r2, r6
 8002242:	4640      	mov	r0, r8
 8002244:	f000 f824 	bl	8002290 <memcpy>
 8002248:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800224c:	f8c4 8000 	str.w	r8, [r4]
 8002250:	e7e9      	b.n	8002226 <__submore+0x44>
	...

08002254 <_sbrk_r>:
 8002254:	b538      	push	{r3, r4, r5, lr}
 8002256:	2300      	movs	r3, #0
 8002258:	4d05      	ldr	r5, [pc, #20]	@ (8002270 <_sbrk_r+0x1c>)
 800225a:	4604      	mov	r4, r0
 800225c:	4608      	mov	r0, r1
 800225e:	602b      	str	r3, [r5, #0]
 8002260:	f7fe f952 	bl	8000508 <_sbrk>
 8002264:	1c43      	adds	r3, r0, #1
 8002266:	d102      	bne.n	800226e <_sbrk_r+0x1a>
 8002268:	682b      	ldr	r3, [r5, #0]
 800226a:	b103      	cbz	r3, 800226e <_sbrk_r+0x1a>
 800226c:	6023      	str	r3, [r4, #0]
 800226e:	bd38      	pop	{r3, r4, r5, pc}
 8002270:	20000254 	.word	0x20000254

08002274 <memchr>:
 8002274:	4603      	mov	r3, r0
 8002276:	b510      	push	{r4, lr}
 8002278:	b2c9      	uxtb	r1, r1
 800227a:	4402      	add	r2, r0
 800227c:	4293      	cmp	r3, r2
 800227e:	4618      	mov	r0, r3
 8002280:	d101      	bne.n	8002286 <memchr+0x12>
 8002282:	2000      	movs	r0, #0
 8002284:	e003      	b.n	800228e <memchr+0x1a>
 8002286:	7804      	ldrb	r4, [r0, #0]
 8002288:	3301      	adds	r3, #1
 800228a:	428c      	cmp	r4, r1
 800228c:	d1f6      	bne.n	800227c <memchr+0x8>
 800228e:	bd10      	pop	{r4, pc}

08002290 <memcpy>:
 8002290:	440a      	add	r2, r1
 8002292:	4291      	cmp	r1, r2
 8002294:	f100 33ff 	add.w	r3, r0, #4294967295
 8002298:	d100      	bne.n	800229c <memcpy+0xc>
 800229a:	4770      	bx	lr
 800229c:	b510      	push	{r4, lr}
 800229e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80022a2:	4291      	cmp	r1, r2
 80022a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80022a8:	d1f9      	bne.n	800229e <memcpy+0xe>
 80022aa:	bd10      	pop	{r4, pc}

080022ac <_realloc_r>:
 80022ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022b0:	4607      	mov	r7, r0
 80022b2:	4614      	mov	r4, r2
 80022b4:	460d      	mov	r5, r1
 80022b6:	b921      	cbnz	r1, 80022c2 <_realloc_r+0x16>
 80022b8:	4611      	mov	r1, r2
 80022ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80022be:	f7ff bbb1 	b.w	8001a24 <_malloc_r>
 80022c2:	b92a      	cbnz	r2, 80022d0 <_realloc_r+0x24>
 80022c4:	f7ff fb44 	bl	8001950 <_free_r>
 80022c8:	4625      	mov	r5, r4
 80022ca:	4628      	mov	r0, r5
 80022cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022d0:	f000 f906 	bl	80024e0 <_malloc_usable_size_r>
 80022d4:	4284      	cmp	r4, r0
 80022d6:	4606      	mov	r6, r0
 80022d8:	d802      	bhi.n	80022e0 <_realloc_r+0x34>
 80022da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80022de:	d8f4      	bhi.n	80022ca <_realloc_r+0x1e>
 80022e0:	4621      	mov	r1, r4
 80022e2:	4638      	mov	r0, r7
 80022e4:	f7ff fb9e 	bl	8001a24 <_malloc_r>
 80022e8:	4680      	mov	r8, r0
 80022ea:	b908      	cbnz	r0, 80022f0 <_realloc_r+0x44>
 80022ec:	4645      	mov	r5, r8
 80022ee:	e7ec      	b.n	80022ca <_realloc_r+0x1e>
 80022f0:	42b4      	cmp	r4, r6
 80022f2:	4622      	mov	r2, r4
 80022f4:	4629      	mov	r1, r5
 80022f6:	bf28      	it	cs
 80022f8:	4632      	movcs	r2, r6
 80022fa:	f7ff ffc9 	bl	8002290 <memcpy>
 80022fe:	4629      	mov	r1, r5
 8002300:	4638      	mov	r0, r7
 8002302:	f7ff fb25 	bl	8001950 <_free_r>
 8002306:	e7f1      	b.n	80022ec <_realloc_r+0x40>

08002308 <_strtol_l.isra.0>:
 8002308:	2b24      	cmp	r3, #36	@ 0x24
 800230a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800230e:	4686      	mov	lr, r0
 8002310:	4690      	mov	r8, r2
 8002312:	d801      	bhi.n	8002318 <_strtol_l.isra.0+0x10>
 8002314:	2b01      	cmp	r3, #1
 8002316:	d106      	bne.n	8002326 <_strtol_l.isra.0+0x1e>
 8002318:	f7ff faee 	bl	80018f8 <__errno>
 800231c:	2316      	movs	r3, #22
 800231e:	6003      	str	r3, [r0, #0]
 8002320:	2000      	movs	r0, #0
 8002322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002326:	460d      	mov	r5, r1
 8002328:	4833      	ldr	r0, [pc, #204]	@ (80023f8 <_strtol_l.isra.0+0xf0>)
 800232a:	462a      	mov	r2, r5
 800232c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002330:	5d06      	ldrb	r6, [r0, r4]
 8002332:	f016 0608 	ands.w	r6, r6, #8
 8002336:	d1f8      	bne.n	800232a <_strtol_l.isra.0+0x22>
 8002338:	2c2d      	cmp	r4, #45	@ 0x2d
 800233a:	d110      	bne.n	800235e <_strtol_l.isra.0+0x56>
 800233c:	2601      	movs	r6, #1
 800233e:	782c      	ldrb	r4, [r5, #0]
 8002340:	1c95      	adds	r5, r2, #2
 8002342:	f033 0210 	bics.w	r2, r3, #16
 8002346:	d115      	bne.n	8002374 <_strtol_l.isra.0+0x6c>
 8002348:	2c30      	cmp	r4, #48	@ 0x30
 800234a:	d10d      	bne.n	8002368 <_strtol_l.isra.0+0x60>
 800234c:	782a      	ldrb	r2, [r5, #0]
 800234e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8002352:	2a58      	cmp	r2, #88	@ 0x58
 8002354:	d108      	bne.n	8002368 <_strtol_l.isra.0+0x60>
 8002356:	786c      	ldrb	r4, [r5, #1]
 8002358:	3502      	adds	r5, #2
 800235a:	2310      	movs	r3, #16
 800235c:	e00a      	b.n	8002374 <_strtol_l.isra.0+0x6c>
 800235e:	2c2b      	cmp	r4, #43	@ 0x2b
 8002360:	bf04      	itt	eq
 8002362:	782c      	ldrbeq	r4, [r5, #0]
 8002364:	1c95      	addeq	r5, r2, #2
 8002366:	e7ec      	b.n	8002342 <_strtol_l.isra.0+0x3a>
 8002368:	2b00      	cmp	r3, #0
 800236a:	d1f6      	bne.n	800235a <_strtol_l.isra.0+0x52>
 800236c:	2c30      	cmp	r4, #48	@ 0x30
 800236e:	bf14      	ite	ne
 8002370:	230a      	movne	r3, #10
 8002372:	2308      	moveq	r3, #8
 8002374:	2200      	movs	r2, #0
 8002376:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800237a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800237e:	fbbc f9f3 	udiv	r9, ip, r3
 8002382:	4610      	mov	r0, r2
 8002384:	fb03 ca19 	mls	sl, r3, r9, ip
 8002388:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800238c:	2f09      	cmp	r7, #9
 800238e:	d80f      	bhi.n	80023b0 <_strtol_l.isra.0+0xa8>
 8002390:	463c      	mov	r4, r7
 8002392:	42a3      	cmp	r3, r4
 8002394:	dd1b      	ble.n	80023ce <_strtol_l.isra.0+0xc6>
 8002396:	1c57      	adds	r7, r2, #1
 8002398:	d007      	beq.n	80023aa <_strtol_l.isra.0+0xa2>
 800239a:	4581      	cmp	r9, r0
 800239c:	d314      	bcc.n	80023c8 <_strtol_l.isra.0+0xc0>
 800239e:	d101      	bne.n	80023a4 <_strtol_l.isra.0+0x9c>
 80023a0:	45a2      	cmp	sl, r4
 80023a2:	db11      	blt.n	80023c8 <_strtol_l.isra.0+0xc0>
 80023a4:	2201      	movs	r2, #1
 80023a6:	fb00 4003 	mla	r0, r0, r3, r4
 80023aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80023ae:	e7eb      	b.n	8002388 <_strtol_l.isra.0+0x80>
 80023b0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80023b4:	2f19      	cmp	r7, #25
 80023b6:	d801      	bhi.n	80023bc <_strtol_l.isra.0+0xb4>
 80023b8:	3c37      	subs	r4, #55	@ 0x37
 80023ba:	e7ea      	b.n	8002392 <_strtol_l.isra.0+0x8a>
 80023bc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80023c0:	2f19      	cmp	r7, #25
 80023c2:	d804      	bhi.n	80023ce <_strtol_l.isra.0+0xc6>
 80023c4:	3c57      	subs	r4, #87	@ 0x57
 80023c6:	e7e4      	b.n	8002392 <_strtol_l.isra.0+0x8a>
 80023c8:	f04f 32ff 	mov.w	r2, #4294967295
 80023cc:	e7ed      	b.n	80023aa <_strtol_l.isra.0+0xa2>
 80023ce:	1c53      	adds	r3, r2, #1
 80023d0:	d108      	bne.n	80023e4 <_strtol_l.isra.0+0xdc>
 80023d2:	2322      	movs	r3, #34	@ 0x22
 80023d4:	4660      	mov	r0, ip
 80023d6:	f8ce 3000 	str.w	r3, [lr]
 80023da:	f1b8 0f00 	cmp.w	r8, #0
 80023de:	d0a0      	beq.n	8002322 <_strtol_l.isra.0+0x1a>
 80023e0:	1e69      	subs	r1, r5, #1
 80023e2:	e006      	b.n	80023f2 <_strtol_l.isra.0+0xea>
 80023e4:	b106      	cbz	r6, 80023e8 <_strtol_l.isra.0+0xe0>
 80023e6:	4240      	negs	r0, r0
 80023e8:	f1b8 0f00 	cmp.w	r8, #0
 80023ec:	d099      	beq.n	8002322 <_strtol_l.isra.0+0x1a>
 80023ee:	2a00      	cmp	r2, #0
 80023f0:	d1f6      	bne.n	80023e0 <_strtol_l.isra.0+0xd8>
 80023f2:	f8c8 1000 	str.w	r1, [r8]
 80023f6:	e794      	b.n	8002322 <_strtol_l.isra.0+0x1a>
 80023f8:	08002576 	.word	0x08002576

080023fc <_strtol_r>:
 80023fc:	f7ff bf84 	b.w	8002308 <_strtol_l.isra.0>

08002400 <_strtoul_l.isra.0>:
 8002400:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002404:	4686      	mov	lr, r0
 8002406:	460d      	mov	r5, r1
 8002408:	4e33      	ldr	r6, [pc, #204]	@ (80024d8 <_strtoul_l.isra.0+0xd8>)
 800240a:	4628      	mov	r0, r5
 800240c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002410:	5d37      	ldrb	r7, [r6, r4]
 8002412:	f017 0708 	ands.w	r7, r7, #8
 8002416:	d1f8      	bne.n	800240a <_strtoul_l.isra.0+0xa>
 8002418:	2c2d      	cmp	r4, #45	@ 0x2d
 800241a:	d110      	bne.n	800243e <_strtoul_l.isra.0+0x3e>
 800241c:	2701      	movs	r7, #1
 800241e:	782c      	ldrb	r4, [r5, #0]
 8002420:	1c85      	adds	r5, r0, #2
 8002422:	f033 0010 	bics.w	r0, r3, #16
 8002426:	d115      	bne.n	8002454 <_strtoul_l.isra.0+0x54>
 8002428:	2c30      	cmp	r4, #48	@ 0x30
 800242a:	d10d      	bne.n	8002448 <_strtoul_l.isra.0+0x48>
 800242c:	7828      	ldrb	r0, [r5, #0]
 800242e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8002432:	2858      	cmp	r0, #88	@ 0x58
 8002434:	d108      	bne.n	8002448 <_strtoul_l.isra.0+0x48>
 8002436:	786c      	ldrb	r4, [r5, #1]
 8002438:	3502      	adds	r5, #2
 800243a:	2310      	movs	r3, #16
 800243c:	e00a      	b.n	8002454 <_strtoul_l.isra.0+0x54>
 800243e:	2c2b      	cmp	r4, #43	@ 0x2b
 8002440:	bf04      	itt	eq
 8002442:	782c      	ldrbeq	r4, [r5, #0]
 8002444:	1c85      	addeq	r5, r0, #2
 8002446:	e7ec      	b.n	8002422 <_strtoul_l.isra.0+0x22>
 8002448:	2b00      	cmp	r3, #0
 800244a:	d1f6      	bne.n	800243a <_strtoul_l.isra.0+0x3a>
 800244c:	2c30      	cmp	r4, #48	@ 0x30
 800244e:	bf14      	ite	ne
 8002450:	230a      	movne	r3, #10
 8002452:	2308      	moveq	r3, #8
 8002454:	f04f 38ff 	mov.w	r8, #4294967295
 8002458:	fbb8 f8f3 	udiv	r8, r8, r3
 800245c:	2600      	movs	r6, #0
 800245e:	fb03 f908 	mul.w	r9, r3, r8
 8002462:	4630      	mov	r0, r6
 8002464:	ea6f 0909 	mvn.w	r9, r9
 8002468:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800246c:	f1bc 0f09 	cmp.w	ip, #9
 8002470:	d810      	bhi.n	8002494 <_strtoul_l.isra.0+0x94>
 8002472:	4664      	mov	r4, ip
 8002474:	42a3      	cmp	r3, r4
 8002476:	dd1e      	ble.n	80024b6 <_strtoul_l.isra.0+0xb6>
 8002478:	f1b6 3fff 	cmp.w	r6, #4294967295
 800247c:	d007      	beq.n	800248e <_strtoul_l.isra.0+0x8e>
 800247e:	4580      	cmp	r8, r0
 8002480:	d316      	bcc.n	80024b0 <_strtoul_l.isra.0+0xb0>
 8002482:	d101      	bne.n	8002488 <_strtoul_l.isra.0+0x88>
 8002484:	45a1      	cmp	r9, r4
 8002486:	db13      	blt.n	80024b0 <_strtoul_l.isra.0+0xb0>
 8002488:	2601      	movs	r6, #1
 800248a:	fb00 4003 	mla	r0, r0, r3, r4
 800248e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002492:	e7e9      	b.n	8002468 <_strtoul_l.isra.0+0x68>
 8002494:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8002498:	f1bc 0f19 	cmp.w	ip, #25
 800249c:	d801      	bhi.n	80024a2 <_strtoul_l.isra.0+0xa2>
 800249e:	3c37      	subs	r4, #55	@ 0x37
 80024a0:	e7e8      	b.n	8002474 <_strtoul_l.isra.0+0x74>
 80024a2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80024a6:	f1bc 0f19 	cmp.w	ip, #25
 80024aa:	d804      	bhi.n	80024b6 <_strtoul_l.isra.0+0xb6>
 80024ac:	3c57      	subs	r4, #87	@ 0x57
 80024ae:	e7e1      	b.n	8002474 <_strtoul_l.isra.0+0x74>
 80024b0:	f04f 36ff 	mov.w	r6, #4294967295
 80024b4:	e7eb      	b.n	800248e <_strtoul_l.isra.0+0x8e>
 80024b6:	1c73      	adds	r3, r6, #1
 80024b8:	d106      	bne.n	80024c8 <_strtoul_l.isra.0+0xc8>
 80024ba:	2322      	movs	r3, #34	@ 0x22
 80024bc:	4630      	mov	r0, r6
 80024be:	f8ce 3000 	str.w	r3, [lr]
 80024c2:	b932      	cbnz	r2, 80024d2 <_strtoul_l.isra.0+0xd2>
 80024c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80024c8:	b107      	cbz	r7, 80024cc <_strtoul_l.isra.0+0xcc>
 80024ca:	4240      	negs	r0, r0
 80024cc:	2a00      	cmp	r2, #0
 80024ce:	d0f9      	beq.n	80024c4 <_strtoul_l.isra.0+0xc4>
 80024d0:	b106      	cbz	r6, 80024d4 <_strtoul_l.isra.0+0xd4>
 80024d2:	1e69      	subs	r1, r5, #1
 80024d4:	6011      	str	r1, [r2, #0]
 80024d6:	e7f5      	b.n	80024c4 <_strtoul_l.isra.0+0xc4>
 80024d8:	08002576 	.word	0x08002576

080024dc <_strtoul_r>:
 80024dc:	f7ff bf90 	b.w	8002400 <_strtoul_l.isra.0>

080024e0 <_malloc_usable_size_r>:
 80024e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80024e4:	1f18      	subs	r0, r3, #4
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	bfbc      	itt	lt
 80024ea:	580b      	ldrlt	r3, [r1, r0]
 80024ec:	18c0      	addlt	r0, r0, r3
 80024ee:	4770      	bx	lr

080024f0 <_init>:
 80024f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024f2:	bf00      	nop
 80024f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024f6:	bc08      	pop	{r3}
 80024f8:	469e      	mov	lr, r3
 80024fa:	4770      	bx	lr

080024fc <_fini>:
 80024fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024fe:	bf00      	nop
 8002500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002502:	bc08      	pop	{r3}
 8002504:	469e      	mov	lr, r3
 8002506:	4770      	bx	lr
