Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/aaadfd/pppj/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV32I_tb_behav xil_defaultlib.RISCV32I_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'pcSel' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'address' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/instruction_fetch.sv:37]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'aSel' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addRW' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/datapath.sv:59]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'diff' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.register_memory
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.data_extract
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.cycle_counter
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.newController
Compiling module xil_defaultlib.RISCV32I
Compiling module xil_defaultlib.RISCV32I_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV32I_tb_behav
