
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-NJ8P8F8

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 19
FID:  path (timestamp)
10       C:\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v (2018-05-16 00:54:34)
11       C:\Gowin\1.8\SynplifyPro\lib\vlog\hypermods.v (2018-05-16 00:08:32)
12       C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_objects.v (2018-05-16 00:08:32)
13       C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_pipes.svh (2018-05-16 00:08:32)
14       C:\Gowin\1.8\SynplifyPro\lib\vlog\umr_capim.v (2018-05-16 00:08:32)
0        D:\design\DBSTAR_RGMII\par\fpga_project_1\src\ddr_ecp3.v (N/A) <-- No longer exists
9        D:\design\DBSTAR_RGMII\par\fpga_project_1\src\gw_pll\gw_pll.v (N/A) <-- No longer exists
1        D:\design\DBSTAR_RGMII\par\fpga_project_1\src\rgmii2gmii.v (N/A) <-- No longer exists
2        D:\design\DBSTAR_RGMII\par\fpga_project_1\src\top.v (N/A) <-- No longer exists
3        D:\design\DBSTAR_RGMII\par\fpga_project_1\src\tx_pll.v (N/A) <-- No longer exists
4        D:\sw\Gowin_win\1.8\1.8\SynplifyPro\lib\generic\gw2a.v (N/A) <-- No longer exists
5        D:\sw\Gowin_win\1.8\1.8\SynplifyPro\lib\vlog\hypermods.v (N/A) <-- No longer exists
6        D:\sw\Gowin_win\1.8\1.8\SynplifyPro\lib\vlog\scemi_objects.v (N/A) <-- No longer exists
7        D:\sw\Gowin_win\1.8\1.8\SynplifyPro\lib\vlog\scemi_pipes.svh (N/A) <-- No longer exists
8        D:\sw\Gowin_win\1.8\1.8\SynplifyPro\lib\vlog\umr_capim.v (N/A) <-- No longer exists
15       G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\ddr_ecp3.v (2018-03-29 16:25:04)
16       G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\gw_pll\gw_pll.v (2018-03-19 10:16:21)
17       G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\rgmii2gmii.v (2018-03-19 11:02:15)
18       G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\top.v (2018-03-29 15:56:06)

*******************************************************************
Unchanged modules: 4
MID:  lib.cell.view
0        work.DDR.verilog
4        work.GW_PLL.verilog
1        work.rgmii2gmii.verilog
2        work.top.verilog
