<annotationInfo>
<annotationInfo>
<item  id="37" filename="D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h" linenumber="71" name="icmp_ln71" contextFuncName="AXIvideo2Mat&lt;32, 720, 1280, 6144&gt;" moduleName="AXIvideo2Mat" rtlName="icmp_ln71_fu_350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="39" filename="D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h" linenumber="71" name="i_V" contextFuncName="AXIvideo2Mat&lt;32, 720, 1280, 6144&gt;" moduleName="AXIvideo2Mat" rtlName="i_V_fu_356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="50" filename="D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h" linenumber="73" name="icmp_ln73" contextFuncName="AXIvideo2Mat&lt;32, 720, 1280, 6144&gt;" moduleName="AXIvideo2Mat" rtlName="icmp_ln73_fu_362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="52" filename="D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h" linenumber="73" name="j_V" contextFuncName="AXIvideo2Mat&lt;32, 720, 1280, 6144&gt;" moduleName="AXIvideo2Mat" rtlName="j_V_fu_368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="59" filename="D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h" linenumber="76" name="or_ln76" contextFuncName="AXIvideo2Mat&lt;32, 720, 1280, 6144&gt;" moduleName="AXIvideo2Mat" rtlName="or_ln76_fu_377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="69" filename="D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h" linenumber="49" name="tmp" contextFuncName="AXIGetBitFields&lt;32, unsigned char&gt;" moduleName="AXIvideo2Mat" rtlName="tmp_fu_383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="70" filename="D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h" linenumber="49" name="tmp_9" contextFuncName="AXIGetBitFields&lt;32, unsigned char&gt;" moduleName="AXIvideo2Mat" rtlName="tmp_9_reg_469" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="71" filename="D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h" linenumber="49" name="tmp_1" contextFuncName="AXIGetBitFields&lt;32, unsigned char&gt;" moduleName="AXIvideo2Mat" rtlName="tmp_1_reg_474" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="72" filename="D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h" linenumber="49" name="tmp_2" contextFuncName="AXIGetBitFields&lt;32, unsigned char&gt;" moduleName="AXIvideo2Mat" rtlName="tmp_2_reg_479" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="20" filename="top.cpp" linenumber="20" name="trunc_ln20" contextFuncName="Downsample" moduleName="Downsample" rtlName="trunc_ln20_fu_252_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="21" filename="top.cpp" linenumber="20" name="icmp_ln20" contextFuncName="Downsample" moduleName="Downsample" rtlName="icmp_ln20_fu_256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="23" filename="top.cpp" linenumber="20" name="i" contextFuncName="Downsample" moduleName="Downsample" rtlName="i_fu_262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="28" filename="top.cpp" linenumber="26" name="icmp_ln26" contextFuncName="Downsample" moduleName="Downsample" rtlName="icmp_ln26_fu_268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="29" filename="top.cpp" linenumber="26" name="icmp_ln26_1" contextFuncName="Downsample" moduleName="Downsample" rtlName="icmp_ln26_1_fu_274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="30" filename="top.cpp" linenumber="26" name="and_ln26_1" contextFuncName="Downsample" moduleName="Downsample" rtlName="and_ln26_1_fu_280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="34" filename="top.cpp" linenumber="22" name="trunc_ln22" contextFuncName="Downsample" moduleName="Downsample" rtlName="trunc_ln22_fu_286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="35" filename="top.cpp" linenumber="22" name="icmp_ln22" contextFuncName="Downsample" moduleName="Downsample" rtlName="icmp_ln22_fu_290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="37" filename="top.cpp" linenumber="22" name="j" contextFuncName="Downsample" moduleName="Downsample" rtlName="j_fu_296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="50" filename="top.cpp" linenumber="26" name="icmp_ln26_2" contextFuncName="Downsample" moduleName="Downsample" rtlName="icmp_ln26_2_fu_302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="51" filename="top.cpp" linenumber="26" name="icmp_ln26_3" contextFuncName="Downsample" moduleName="Downsample" rtlName="icmp_ln26_3_fu_308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="52" filename="top.cpp" linenumber="26" name="and_ln26" contextFuncName="Downsample" moduleName="Downsample" rtlName="and_ln26_fu_314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="53" filename="top.cpp" linenumber="26" name="and_ln26_2" contextFuncName="Downsample" moduleName="Downsample" rtlName="and_ln26_2_fu_320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="56" filename="top.cpp" linenumber="27" name="and_ln27" contextFuncName="Downsample" moduleName="Downsample" rtlName="and_ln27_fu_325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="22" filename="D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h" linenumber="125" name="icmp_ln125" contextFuncName="Mat2AXIvideo&lt;32, 258, 418, 6144&gt;" moduleName="Mat2AXIvideo" rtlName="icmp_ln125_fu_220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="24" filename="D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h" linenumber="125" name="i_V" contextFuncName="Mat2AXIvideo&lt;32, 258, 418, 6144&gt;" moduleName="Mat2AXIvideo" rtlName="i_V_fu_226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="32" filename="D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h" linenumber="126" name="icmp_ln126" contextFuncName="Mat2AXIvideo&lt;32, 258, 418, 6144&gt;" moduleName="Mat2AXIvideo" rtlName="icmp_ln126_fu_232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="34" filename="D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h" linenumber="126" name="j_V" contextFuncName="Mat2AXIvideo&lt;32, 258, 418, 6144&gt;" moduleName="Mat2AXIvideo" rtlName="j_V_fu_238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="41" filename="D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h" linenumber="135" name="axi_last_V" contextFuncName="Mat2AXIvideo&lt;32, 258, 418, 6144&gt;" moduleName="Mat2AXIvideo" rtlName="axi_last_V_fu_244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
<item  id="49" filename="D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h" linenumber="78" name="tmp_data_V" contextFuncName="AXISetBitFields&lt;32, unsigned char&gt;" moduleName="Mat2AXIvideo" rtlName="video_dst_TDATA_int" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="31" filename="top.cpp" linenumber="8" name="src_img_data_stream_s" contextFuncName="hls_resize" moduleName="hls_resize" rtlName="src_img_data_stream_s_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"><\/item>
<item  id="34" filename="top.cpp" linenumber="8" name="src_img_data_stream_1" contextFuncName="hls_resize" moduleName="hls_resize" rtlName="src_img_data_stream_1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"><\/item>
<item  id="37" filename="top.cpp" linenumber="8" name="src_img_data_stream_2" contextFuncName="hls_resize" moduleName="hls_resize" rtlName="src_img_data_stream_2_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"><\/item>
<item  id="40" filename="top.cpp" linenumber="8" name="src_img_data_stream_3" contextFuncName="hls_resize" moduleName="hls_resize" rtlName="src_img_data_stream_3_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"><\/item>
<item  id="43" filename="top.cpp" linenumber="9" name="dst_img_data_stream_s" contextFuncName="hls_resize" moduleName="hls_resize" rtlName="dst_img_data_stream_s_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"><\/item>
<item  id="46" filename="top.cpp" linenumber="9" name="dst_img_data_stream_1" contextFuncName="hls_resize" moduleName="hls_resize" rtlName="dst_img_data_stream_1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"><\/item>
<item  id="49" filename="top.cpp" linenumber="9" name="dst_img_data_stream_2" contextFuncName="hls_resize" moduleName="hls_resize" rtlName="dst_img_data_stream_2_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"><\/item>
<item  id="52" filename="top.cpp" linenumber="9" name="dst_img_data_stream_3" contextFuncName="hls_resize" moduleName="hls_resize" rtlName="dst_img_data_stream_3_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"><\/item>
<item  id="58" filename="top.cpp" linenumber="12" name="_ln12" contextFuncName="hls_resize" moduleName="hls_resize" rtlName="AXIvideo2Mat_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"><\/item>
<item  id="59" filename="top.cpp" linenumber="13" name="_ln13" contextFuncName="hls_resize" moduleName="hls_resize" rtlName="Downsample_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"><\/item>
<item  id="60" filename="top.cpp" linenumber="14" name="_ln14" contextFuncName="hls_resize" moduleName="hls_resize" rtlName="Mat2AXIvideo_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\fpga-yolo-v3_v2\day_07_15\hls_resize"><\/item>
<\/annotationInfo>
</annotationInfo>
