<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.03.14.11:28:50"
 outputDirectory="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="port_gpio_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="port_gpio_0_export" direction="bidir" role="export" width="32" />
  </interface>
  <interface name="port_key" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="port_key_export" direction="input" role="export" width="2" />
  </interface>
  <interface name="port_led" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="port_led_export" direction="output" role="export" width="8" />
  </interface>
  <interface name="port_sw" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="port_sw_export" direction="input" role="export" width="4" />
  </interface>
  <interface name="ram_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="true" />
   <property name="ptfSchematicName" value="" />
   <port name="ram_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_addr" direction="output" role="addr" width="13" />
   <port name="sdram_ba" direction="output" role="ba" width="2" />
   <port name="sdram_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_cke" direction="output" role="cke" width="1" />
   <port name="sdram_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_dq" direction="bidir" role="dq" width="32" />
   <port name="sdram_dqm" direction="output" role="dqm" width="4" />
   <port name="sdram_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="tse_mac_mdio_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tse_mac_mdio_connection_mdc"
       direction="output"
       role="mdc"
       width="1" />
   <port
       name="tse_mac_mdio_connection_mdio_in"
       direction="input"
       role="mdio_in"
       width="1" />
   <port
       name="tse_mac_mdio_connection_mdio_out"
       direction="output"
       role="mdio_out"
       width="1" />
   <port
       name="tse_mac_mdio_connection_mdio_oen"
       direction="output"
       role="mdio_oen"
       width="1" />
  </interface>
  <interface name="tse_mac_rgmii_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tse_mac_rgmii_connection_rgmii_in"
       direction="input"
       role="rgmii_in"
       width="4" />
   <port
       name="tse_mac_rgmii_connection_rgmii_out"
       direction="output"
       role="rgmii_out"
       width="4" />
   <port
       name="tse_mac_rgmii_connection_rx_control"
       direction="input"
       role="rx_control"
       width="1" />
   <port
       name="tse_mac_rgmii_connection_tx_control"
       direction="output"
       role="tx_control"
       width="1" />
  </interface>
  <interface name="tse_mac_status_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tse_mac_status_connection_set_10"
       direction="input"
       role="set_10"
       width="1" />
   <port
       name="tse_mac_status_connection_set_1000"
       direction="input"
       role="set_1000"
       width="1" />
   <port
       name="tse_mac_status_connection_eth_mode"
       direction="output"
       role="eth_mode"
       width="1" />
   <port
       name="tse_mac_status_connection_ena_10"
       direction="output"
       role="ena_10"
       width="1" />
  </interface>
  <interface name="tse_pcs_mac_rx_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="tse_pcs_mac_rx_clock_connection_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="tse_pcs_mac_tx_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="tse_pcs_mac_tx_clock_connection_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="uart" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="uart_rxd" direction="input" role="rxd" width="1" />
   <port name="uart_txd" direction="output" role="txd" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="NiosII:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1584196109,AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(altera_up_avalon_parallel_port:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=2,board=DE0-Nano,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Input only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Edge,leds=Green,preset=Pushbuttons,sevensegs=3 to 0)(altera_up_avalon_parallel_port:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=32,board=DE0-Nano,capture=true,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Bidirectional (tri-state),edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Edge,leds=Green,preset=Expansion Header,sevensegs=3 to 0)(altera_up_avalon_parallel_port:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=4,board=DE0-Nano,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Input only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Edge,leds=Green,preset=Dip Switches,sevensegs=3 to 0)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=7,AUTO_CLK_RESET_DOMAIN=7,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,bht_ramBlockType=Automatic,breakAbsoluteAddr=268449824,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x10001000&apos; end=&apos;0x10002000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10003000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x10003800&apos; end=&apos;0x10004000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;tse.control_port&apos; start=&apos;0x10004000&apos; end=&apos;0x10004400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x10004400&apos; end=&apos;0x10004420&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x10004420&apos; end=&apos;0x10004440&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x10004440&apos; end=&apos;0x10004460&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x10004460&apos; end=&apos;0x10004480&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;pio_led.s1&apos; start=&apos;0x10004480&apos; end=&apos;0x10004490&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;msgdma_tx.descriptor_slave&apos; start=&apos;0x10004490&apos; end=&apos;0x100044A0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;msgdma_rx.descriptor_slave&apos; start=&apos;0x100044A0&apos; end=&apos;0x100044B0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sys_pll.pll_slave&apos; start=&apos;0x100044B0&apos; end=&apos;0x100044C0&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;IO_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044C0&apos; end=&apos;0x100044D0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Switch_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044D0&apos; end=&apos;0x100044E0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Button_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044E0&apos; end=&apos;0x100044F0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;sys_id.control_slave&apos; start=&apos;0x100044F0&apos; end=&apos;0x100044F8&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag.avalon_jtag_slave&apos; start=&apos;0x100044F8&apos; end=&apos;0x10004500&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=134217760,exceptionOffset=32,exceptionSlave=sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10003000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x10003800&apos; end=&apos;0x10004000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=47,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=134217728,resetOffset=0,resetSlave=sdram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=268449824,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x10001000&apos; end=&apos;0x10002000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10003000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x10003800&apos; end=&apos;0x10004000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;tse.control_port&apos; start=&apos;0x10004000&apos; end=&apos;0x10004400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x10004400&apos; end=&apos;0x10004420&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x10004420&apos; end=&apos;0x10004440&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x10004440&apos; end=&apos;0x10004460&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x10004460&apos; end=&apos;0x10004480&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;pio_led.s1&apos; start=&apos;0x10004480&apos; end=&apos;0x10004490&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;msgdma_tx.descriptor_slave&apos; start=&apos;0x10004490&apos; end=&apos;0x100044A0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;msgdma_rx.descriptor_slave&apos; start=&apos;0x100044A0&apos; end=&apos;0x100044B0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sys_pll.pll_slave&apos; start=&apos;0x100044B0&apos; end=&apos;0x100044C0&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;IO_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044C0&apos; end=&apos;0x100044D0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Switch_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044D0&apos; end=&apos;0x100044E0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Button_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044E0&apos; end=&apos;0x100044F0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;sys_id.control_slave&apos; start=&apos;0x100044F0&apos; end=&apos;0x100044F8&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag.avalon_jtag_slave&apos; start=&apos;0x100044F8&apos; end=&apos;0x10004500&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=134217760,exceptionOffset=32,exceptionSlave=sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10003000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x10003800&apos; end=&apos;0x10004000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=47,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=134217728,resetOffset=0,resetSlave=sdram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:))(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=NiosII_descriptor_memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=NiosII_descriptor_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=10,derived_set_addr_width2=10,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x10001000&apos; end=&apos;0x10002000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 29,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=1,PACKET_ENABLE_DERIVED=1,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=12,ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=29,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=11,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x10001000&apos; end=&apos;0x10002000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 29,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=1,PACKET_ENABLE_DERIVED=1,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_read_master:18.1:ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=29,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=11,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=NiosII_onchip_memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=NiosII_onchip_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=10,derived_set_addr_width2=10,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(clock_source:18.1:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(altera_avalon_new_sdram_controller:18.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=100000000,columnWidth=10,componentName=NiosII_sdram,dataWidth=32,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=134217728)(clock_source:18.1:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=100000000,resetSynchronousEdges=NONE)(altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=true,loadValue=99999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=CUSTOM,valueInSecond=0.001,watchdogPulse=2)(altera_avalon_sysid_qsys:18.1:id=0,timestamp=1584196109)(altpll:18.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=2,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=2,CLK1_PHASE_SHIFT=-1667,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 2 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -1667 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 -60.00000000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1500752993891147.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(altera_eth_tse:18.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,XCVR_RCFG_JTAG_ENABLE=0,XCVR_SET_CAPABILITY_REG_ENABLE=0,XCVR_SET_CSR_SOFT_LOGIC_ENABLE=0,XCVR_SET_PRBS_SOFT_LOGIC_ENABLE=0,XCVR_SET_USER_IDENTIFIER=0,core_variation=MAC_ONLY,core_version=4609,dev_version=4609,deviceFamily=CYCLONEIVE,deviceFamilyName=Cyclone IV E,eg_addr=11,eg_fifo=2048,ena_hash=false,enable_alt_reconfig=false,enable_clk_sharing=false,enable_ecc=false,enable_ena=32,enable_gmii_loopback=false,enable_hd_logic=true,enable_lgth_check=true,enable_mac_flow_ctrl=false,enable_mac_vlan=false,enable_magic_detect=true,enable_padding=true,enable_ptp_1step=false,enable_sgmii=false,enable_shift16=true,enable_sup_addr=false,enable_timestamping=false,enable_use_internal_fifo=true,export_pwrdn=false,ext_stat_cnt_ena=false,gbit_only=true,ifGMII=RGMII,ing_addr=11,ing_fifo=2048,isUseMAC=true,isUsePCS=false,max_channels=1,mbit_only=true,mdio_clk_div=40,nf_lvds_iopll_num_channels=4,nf_phyip_rcfg_enable=false,phy_identifier=0,phyip_en_synce_support=false,phyip_pll_base_data_rate=1250 Mbps,phyip_pll_type=CMU,phyip_pma_bonding_mode=x1,reduced_control=false,reduced_interface_ena=true,starting_channel_number=0,stat_cnt_ena=true,synchronizer_depth=3,transceiver_type=NONE,tstamp_fp_width=4,useMDIO=true,use_mac_clken=false,use_misc_ports=true(altera_eth_tse_mac:18.1:CORE_VERSION=4609,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=CYCLONEIVE,EG_ADDR=11,EG_FIFO=2048,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=false,ENABLE_HD_LOGIC=true,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=false,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=true,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=11,ING_FIFO=2048,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true))(altera_avalon_uart:18.1:baud=115200,baudError=0.01,clockRate=100000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x100044f8,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x100044e0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x100044d0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x100044c0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x10004000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x100044f0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x10004420,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x10004400,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x10003800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x100044a0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x10004490,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x100044b0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x10004460,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x10004440,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x10002000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x10001000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x10004480,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x10003800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x10002000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x10001000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x10001000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(interrupt:18.1:irqNumber=5)(interrupt:18.1:irqNumber=3)(interrupt:18.1:irqNumber=0)(interrupt:18.1:irqNumber=1)(interrupt:18.1:irqNumber=2)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="NiosII"
   kind="NiosII"
   version="1.0"
   name="NiosII">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1584196109" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/NiosII.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_Button_Pio.v"
       type="VERILOG" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_IO_Pio.v"
       type="VERILOG" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_Switch_Pio.v"
       type="VERILOG" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu.v"
       type="VERILOG" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_descriptor_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_descriptor_memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_jtag.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_msgdma_rx.v"
       type="VERILOG" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_msgdma_tx.v"
       type="VERILOG" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_onchip_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_onchip_memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_pio_led.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_sys_clk_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_sys_id.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_sys_pll.v"
       type="VERILOG" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_tse.v"
       type="VERILOG" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_020.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_mux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_mux_016.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_rsp_demux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009.v"
       type="VERILOG" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 0 starting:NiosII "NiosII"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>19</b> modules, <b>85</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>18</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>40</b> modules, <b>155</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.data_master and cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_tx.mm_read and msgdma_tx_mm_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_rx.mm_write and msgdma_rx_mm_write_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.instruction_master and cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Button_Pio_avalon_parallel_port_slave_translator.avalon_anti_slave_0 and Button_Pio.avalon_parallel_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Switch_Pio_avalon_parallel_port_slave_translator.avalon_anti_slave_0 and Switch_Pio.avalon_parallel_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces IO_Pio_avalon_parallel_port_slave_translator.avalon_anti_slave_0 and IO_Pio.avalon_parallel_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tse_control_port_translator.avalon_anti_slave_0 and tse.control_port</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sys_id_control_slave_translator.avalon_anti_slave_0 and sys_id.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_rx_csr_translator.avalon_anti_slave_0 and msgdma_rx.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_tx_csr_translator.avalon_anti_slave_0 and msgdma_tx.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_debug_mem_slave_translator.avalon_anti_slave_0 and cpu.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_rx_descriptor_slave_translator.avalon_anti_slave_0 and msgdma_rx.descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_tx_descriptor_slave_translator.avalon_anti_slave_0 and msgdma_tx.descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sys_pll_pll_slave_translator.avalon_anti_slave_0 and sys_pll.pll_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_s1_translator.avalon_anti_slave_0 and sdram.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sys_clk_timer_s1_translator.avalon_anti_slave_0 and sys_clk_timer.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces uart_s1_translator.avalon_anti_slave_0 and uart.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory_s1_translator.avalon_anti_slave_0 and onchip_memory.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces descriptor_memory_s1_translator.avalon_anti_slave_0 and descriptor_memory.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_led_s1_translator.avalon_anti_slave_0 and pio_led.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>83</b> modules, <b>439</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>105</b> modules, <b>524</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>148</b> modules, <b>633</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>152</b> modules, <b>649</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>156</b> modules, <b>673</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>161</b> modules, <b>836</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>91</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>20</b> modules, <b>91</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>21</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_sync_transform"><![CDATA[After transform: <b>22</b> modules, <b>100</b> connections]]></message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:2/0.008s/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.059s/0.083s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.016s/0.018s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>24</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>31</b> modules, <b>117</b> connections]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_up_avalon_parallel_port</b> "<b>submodules/NiosII_Button_Pio</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_up_avalon_parallel_port</b> "<b>submodules/NiosII_IO_Pio</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_up_avalon_parallel_port</b> "<b>submodules/NiosII_Switch_Pio</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/NiosII_cpu</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/NiosII_descriptor_memory</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/NiosII_jtag</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_msgdma</b> "<b>submodules/NiosII_msgdma_rx</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_msgdma</b> "<b>submodules/NiosII_msgdma_tx</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/NiosII_onchip_memory</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/NiosII_pio_led</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/NiosII_sdram</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/NiosII_sys_clk_timer</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/NiosII_sys_id</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altpll</b> "<b>submodules/NiosII_sys_pll</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_eth_tse</b> "<b>submodules/NiosII_tse</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_avalon_uart</b> "<b>submodules/NiosII_uart</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/NiosII_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/NiosII_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="NiosII"><![CDATA["<b>NiosII</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 25 starting:altera_up_avalon_parallel_port "submodules/NiosII_Button_Pio"</message>
   <message level="Info" culprit="Button_Pio">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Button_Pio"><![CDATA["<b>NiosII</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Button_Pio</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 24 starting:altera_up_avalon_parallel_port "submodules/NiosII_IO_Pio"</message>
   <message level="Info" culprit="IO_Pio">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="IO_Pio"><![CDATA["<b>NiosII</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>IO_Pio</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 23 starting:altera_up_avalon_parallel_port "submodules/NiosII_Switch_Pio"</message>
   <message level="Info" culprit="Switch_Pio">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Switch_Pio"><![CDATA["<b>NiosII</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Switch_Pio</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 22 starting:altera_nios2_gen2 "submodules/NiosII_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/NiosII_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>NiosII</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 164 starting:altera_nios2_gen2_unit "submodules/NiosII_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'NiosII_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NiosII_cpu_cpu --dir=/tmp/alt8335_3539567211599971432.dir/0121_cpu_gen/ --quartus_bindir=/home/nestor/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8335_3539567211599971432.dir/0121_cpu_gen//NiosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   Couldn't query license setup in Quartus directory /home/nestor/intelFPGA_lite/18.1/quartus/linux64/</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:47 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:48 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:48 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:49 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'NiosII_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 22 starting:altera_avalon_onchip_memory2 "submodules/NiosII_descriptor_memory"</message>
   <message level="Info" culprit="descriptor_memory">Starting RTL generation for module 'NiosII_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NiosII_descriptor_memory --dir=/tmp/alt8335_3539567211599971432.dir/0108_descriptor_memory_gen/ --quartus_dir=/home/nestor/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8335_3539567211599971432.dir/0108_descriptor_memory_gen//NiosII_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="descriptor_memory">Done RTL generation for module 'NiosII_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>descriptor_memory</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 21 starting:altera_avalon_jtag_uart "submodules/NiosII_jtag"</message>
   <message level="Info" culprit="jtag">Starting RTL generation for module 'NiosII_jtag'</message>
   <message level="Info" culprit="jtag">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NiosII_jtag --dir=/tmp/alt8335_3539567211599971432.dir/0109_jtag_gen/ --quartus_dir=/home/nestor/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8335_3539567211599971432.dir/0109_jtag_gen//NiosII_jtag_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag">Done RTL generation for module 'NiosII_jtag'</message>
   <message level="Info" culprit="jtag"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 20 starting:altera_msgdma "submodules/NiosII_msgdma_rx"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_rx"><![CDATA["<b>msgdma_rx</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_rx"><![CDATA["<b>msgdma_rx</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="msgdma_rx"><![CDATA["<b>NiosII</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_rx</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 163 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 162 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 21 starting:altera_msgdma "submodules/NiosII_msgdma_tx"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_tx"><![CDATA["<b>msgdma_tx</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_tx"><![CDATA["<b>msgdma_tx</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="msgdma_tx"><![CDATA["<b>NiosII</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_tx</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 163 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 160 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>msgdma_tx</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 22 starting:altera_avalon_onchip_memory2 "submodules/NiosII_onchip_memory"</message>
   <message level="Info" culprit="onchip_memory">Starting RTL generation for module 'NiosII_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NiosII_onchip_memory --dir=/tmp/alt8335_3539567211599971432.dir/0110_onchip_memory_gen/ --quartus_dir=/home/nestor/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8335_3539567211599971432.dir/0110_onchip_memory_gen//NiosII_onchip_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory">Done RTL generation for module 'NiosII_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 21 starting:altera_avalon_pio "submodules/NiosII_pio_led"</message>
   <message level="Info" culprit="pio_led">Starting RTL generation for module 'NiosII_pio_led'</message>
   <message level="Info" culprit="pio_led">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosII_pio_led --dir=/tmp/alt8335_3539567211599971432.dir/0111_pio_led_gen/ --quartus_dir=/home/nestor/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8335_3539567211599971432.dir/0111_pio_led_gen//NiosII_pio_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_led">Done RTL generation for module 'NiosII_pio_led'</message>
   <message level="Info" culprit="pio_led"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_led</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 20 starting:altera_avalon_new_sdram_controller "submodules/NiosII_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'NiosII_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NiosII_sdram --dir=/tmp/alt8335_3539567211599971432.dir/0112_sdram_gen/ --quartus_dir=/home/nestor/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8335_3539567211599971432.dir/0112_sdram_gen//NiosII_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'NiosII_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 19 starting:altera_avalon_timer "submodules/NiosII_sys_clk_timer"</message>
   <message level="Info" culprit="sys_clk_timer">Starting RTL generation for module 'NiosII_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosII_sys_clk_timer --dir=/tmp/alt8335_3539567211599971432.dir/0113_sys_clk_timer_gen/ --quartus_dir=/home/nestor/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8335_3539567211599971432.dir/0113_sys_clk_timer_gen//NiosII_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_clk_timer">Done RTL generation for module 'NiosII_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_timer</b> "<b>sys_clk_timer</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 18 starting:altera_avalon_sysid_qsys "submodules/NiosII_sys_id"</message>
   <message level="Info" culprit="sys_id"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sys_id</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 17 starting:altpll "submodules/NiosII_sys_pll"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/nestor/intelFPGA_lite/18.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt8335_3539567211599971432.dir/0115_sopcgen/NiosII_sys_pll.v --source=/tmp/alt8335_3539567211599971432.dir/0115_sopcgen/NiosII_sys_pll.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt8335_3539567211599971432.dir/0116_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.912s</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>NiosII</b>" instantiated <b>altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 16 starting:altera_eth_tse "submodules/NiosII_tse"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_eth_tse_mac</b> "<b>submodules/altera_eth_tse_mac</b>"]]></message>
   <message level="Info" culprit="tse"><![CDATA["<b>NiosII</b>" instantiated <b>altera_eth_tse</b> "<b>tse</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 159 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>tse</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 16 starting:altera_avalon_uart "submodules/NiosII_uart"</message>
   <message level="Info" culprit="uart">Starting RTL generation for module 'NiosII_uart'</message>
   <message level="Info" culprit="uart">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NiosII_uart --dir=/tmp/alt8335_3539567211599971432.dir/0117_uart_gen/ --quartus_dir=/home/nestor/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8335_3539567211599971432.dir/0117_uart_gen//NiosII_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart">Done RTL generation for module 'NiosII_uart'</message>
   <message level="Info" culprit="uart"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_uart</b> "<b>uart</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 15 starting:altera_mm_interconnect "submodules/NiosII_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.023s/0.037s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.014s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.017s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.013s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.022s/0.034s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.013s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.014s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.019s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.013s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.014s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>161</b> modules, <b>539</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_020</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux_016</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>NiosII</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 158 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 154 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 136 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 132 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 131 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 94 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 93 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 91 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 90 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 82 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_012"</message>
   <message level="Info" culprit="router_012"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_012</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 81 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_013"</message>
   <message level="Info" culprit="router_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 74 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_020"</message>
   <message level="Info" culprit="router_020"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_020</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 72 starting:altera_merlin_demultiplexer "submodules/NiosII_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 71 starting:altera_merlin_demultiplexer "submodules/NiosII_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 69 starting:altera_merlin_demultiplexer "submodules/NiosII_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 68 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 60 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_cmd_mux_008"</message>
   <message level="Info" culprit="cmd_mux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_008</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="NiosII">queue size: 52 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_cmd_mux_016"</message>
   <message level="Info" culprit="cmd_mux_016"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_016</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="NiosII">queue size: 50 starting:altera_merlin_demultiplexer "submodules/NiosII_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 42 starting:altera_merlin_demultiplexer "submodules/NiosII_mm_interconnect_0_rsp_demux_008"</message>
   <message level="Info" culprit="rsp_demux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 32 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="NiosII">queue size: 31 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="NiosII">queue size: 29 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="NiosII">queue size: 28 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="msgdma_rx_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>msgdma_rx_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="NiosII">queue size: 24 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="NiosII">queue size: 20 starting:altera_avalon_st_adapter "submodules/NiosII_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 1 starting:error_adapter "submodules/NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 12 starting:altera_avalon_st_adapter "submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_009"><![CDATA["<b>avalon_st_adapter_009</b>" reuses <b>error_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_009</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 0 starting:error_adapter "submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_009</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 170 starting:altera_irq_mapper "submodules/NiosII_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>NiosII</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 169 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>NiosII</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 168 starting:altera_avalon_st_adapter "submodules/NiosII_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/NiosII_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/NiosII_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 4 starting:error_adapter "submodules/NiosII_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 3 starting:timing_adapter "submodules/NiosII_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 169 starting:altera_avalon_st_adapter "submodules/NiosII_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/NiosII_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 2 starting:error_adapter "submodules/NiosII_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 169 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>NiosII</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_parallel_port:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=2,board=DE0-Nano,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Input only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Edge,leds=Green,preset=Pushbuttons,sevensegs=3 to 0"
   instancePathKey="NiosII:.:Button_Pio"
   kind="altera_up_avalon_parallel_port"
   version="18.0"
   name="NiosII_Button_Pio">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="custom_port" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="custom_direction" value="Input only" />
  <parameter name="capture" value="false" />
  <parameter name="irq" value="false" />
  <parameter name="preset" value="Pushbuttons" />
  <parameter name="custom_DW" value="32" />
  <parameter name="edge" value="Rising" />
  <parameter name="DW" value="2" />
  <parameter name="irq_type" value="Edge" />
  <parameter name="leds" value="Green" />
  <parameter name="sevensegs" value="3 to 0" />
  <parameter name="board" value="DE0-Nano" />
  <parameter name="gpio" value="GPIO 0 (JP1)" />
  <parameter name="direction" value="Input only" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_Button_Pio.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII" as="Button_Pio" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 25 starting:altera_up_avalon_parallel_port "submodules/NiosII_Button_Pio"</message>
   <message level="Info" culprit="Button_Pio">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Button_Pio"><![CDATA["<b>NiosII</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Button_Pio</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_parallel_port:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=32,board=DE0-Nano,capture=true,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Bidirectional (tri-state),edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Edge,leds=Green,preset=Expansion Header,sevensegs=3 to 0"
   instancePathKey="NiosII:.:IO_Pio"
   kind="altera_up_avalon_parallel_port"
   version="18.0"
   name="NiosII_IO_Pio">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="custom_port" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="custom_direction" value="Input only" />
  <parameter name="capture" value="true" />
  <parameter name="irq" value="false" />
  <parameter name="preset" value="Expansion Header" />
  <parameter name="custom_DW" value="32" />
  <parameter name="edge" value="Rising" />
  <parameter name="DW" value="32" />
  <parameter name="irq_type" value="Edge" />
  <parameter name="leds" value="Green" />
  <parameter name="sevensegs" value="3 to 0" />
  <parameter name="board" value="DE0-Nano" />
  <parameter name="gpio" value="GPIO 0 (JP1)" />
  <parameter name="direction" value="Bidirectional (tri-state)" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_IO_Pio.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII" as="IO_Pio" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 24 starting:altera_up_avalon_parallel_port "submodules/NiosII_IO_Pio"</message>
   <message level="Info" culprit="IO_Pio">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="IO_Pio"><![CDATA["<b>NiosII</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>IO_Pio</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_parallel_port:18.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,DW=4,board=DE0-Nano,capture=false,custom_DW=32,custom_direction=Input only,custom_port=false,direction=Input only,edge=Rising,gpio=GPIO 0 (JP1),irq=false,irq_type=Edge,leds=Green,preset=Dip Switches,sevensegs=3 to 0"
   instancePathKey="NiosII:.:Switch_Pio"
   kind="altera_up_avalon_parallel_port"
   version="18.0"
   name="NiosII_Switch_Pio">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="custom_port" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="custom_direction" value="Input only" />
  <parameter name="capture" value="false" />
  <parameter name="irq" value="false" />
  <parameter name="preset" value="Dip Switches" />
  <parameter name="custom_DW" value="32" />
  <parameter name="edge" value="Rising" />
  <parameter name="DW" value="4" />
  <parameter name="irq_type" value="Edge" />
  <parameter name="leds" value="Green" />
  <parameter name="sevensegs" value="3 to 0" />
  <parameter name="board" value="DE0-Nano" />
  <parameter name="gpio" value="GPIO 0 (JP1)" />
  <parameter name="direction" value="Input only" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_Switch_Pio.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII" as="Switch_Pio" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 23 starting:altera_up_avalon_parallel_port "submodules/NiosII_Switch_Pio"</message>
   <message level="Info" culprit="Switch_Pio">Starting Generation of Parallel Port</message>
   <message level="Info" culprit="Switch_Pio"><![CDATA["<b>NiosII</b>" instantiated <b>altera_up_avalon_parallel_port</b> "<b>Switch_Pio</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=7,AUTO_CLK_RESET_DOMAIN=7,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,bht_ramBlockType=Automatic,breakAbsoluteAddr=268449824,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x10001000&apos; end=&apos;0x10002000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10003000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x10003800&apos; end=&apos;0x10004000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;tse.control_port&apos; start=&apos;0x10004000&apos; end=&apos;0x10004400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x10004400&apos; end=&apos;0x10004420&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x10004420&apos; end=&apos;0x10004440&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x10004440&apos; end=&apos;0x10004460&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x10004460&apos; end=&apos;0x10004480&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;pio_led.s1&apos; start=&apos;0x10004480&apos; end=&apos;0x10004490&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;msgdma_tx.descriptor_slave&apos; start=&apos;0x10004490&apos; end=&apos;0x100044A0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;msgdma_rx.descriptor_slave&apos; start=&apos;0x100044A0&apos; end=&apos;0x100044B0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sys_pll.pll_slave&apos; start=&apos;0x100044B0&apos; end=&apos;0x100044C0&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;IO_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044C0&apos; end=&apos;0x100044D0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Switch_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044D0&apos; end=&apos;0x100044E0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Button_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044E0&apos; end=&apos;0x100044F0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;sys_id.control_slave&apos; start=&apos;0x100044F0&apos; end=&apos;0x100044F8&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag.avalon_jtag_slave&apos; start=&apos;0x100044F8&apos; end=&apos;0x10004500&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=134217760,exceptionOffset=32,exceptionSlave=sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10003000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x10003800&apos; end=&apos;0x10004000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=47,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=134217728,resetOffset=0,resetSlave=sdram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=268449824,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x10001000&apos; end=&apos;0x10002000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10003000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x10003800&apos; end=&apos;0x10004000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;tse.control_port&apos; start=&apos;0x10004000&apos; end=&apos;0x10004400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x10004400&apos; end=&apos;0x10004420&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x10004420&apos; end=&apos;0x10004440&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x10004440&apos; end=&apos;0x10004460&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x10004460&apos; end=&apos;0x10004480&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;pio_led.s1&apos; start=&apos;0x10004480&apos; end=&apos;0x10004490&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;msgdma_tx.descriptor_slave&apos; start=&apos;0x10004490&apos; end=&apos;0x100044A0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;msgdma_rx.descriptor_slave&apos; start=&apos;0x100044A0&apos; end=&apos;0x100044B0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sys_pll.pll_slave&apos; start=&apos;0x100044B0&apos; end=&apos;0x100044C0&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;IO_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044C0&apos; end=&apos;0x100044D0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Switch_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044D0&apos; end=&apos;0x100044E0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Button_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044E0&apos; end=&apos;0x100044F0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;sys_id.control_slave&apos; start=&apos;0x100044F0&apos; end=&apos;0x100044F8&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag.avalon_jtag_slave&apos; start=&apos;0x100044F8&apos; end=&apos;0x10004500&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=134217760,exceptionOffset=32,exceptionSlave=sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10003000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x10003800&apos; end=&apos;0x10004000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=47,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=134217728,resetOffset=0,resetSlave=sdram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="NiosII:.:cpu"
   kind="altera_nios2_gen2"
   version="18.1"
   name="NiosII_cpu">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Tiny" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="47" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="134217760" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x10001000&apos; end=&apos;0x10002000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10003000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x10003800&apos; end=&apos;0x10004000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;tse.control_port&apos; start=&apos;0x10004000&apos; end=&apos;0x10004400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x10004400&apos; end=&apos;0x10004420&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x10004420&apos; end=&apos;0x10004440&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x10004440&apos; end=&apos;0x10004460&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x10004460&apos; end=&apos;0x10004480&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;pio_led.s1&apos; start=&apos;0x10004480&apos; end=&apos;0x10004490&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;msgdma_tx.descriptor_slave&apos; start=&apos;0x10004490&apos; end=&apos;0x100044A0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;msgdma_rx.descriptor_slave&apos; start=&apos;0x100044A0&apos; end=&apos;0x100044B0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sys_pll.pll_slave&apos; start=&apos;0x100044B0&apos; end=&apos;0x100044C0&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;IO_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044C0&apos; end=&apos;0x100044D0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Switch_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044D0&apos; end=&apos;0x100044E0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Button_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044E0&apos; end=&apos;0x100044F0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;sys_id.control_slave&apos; start=&apos;0x100044F0&apos; end=&apos;0x100044F8&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag.avalon_jtag_slave&apos; start=&apos;0x100044F8&apos; end=&apos;0x10004500&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="sdram.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="sdram.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="no_mul" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="268449824" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="134217728" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="7" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="7" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10003000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x10003800&apos; end=&apos;0x10004000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="medium_le_shift" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="NiosII" as="cpu" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 22 starting:altera_nios2_gen2 "submodules/NiosII_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/NiosII_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>NiosII</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 164 starting:altera_nios2_gen2_unit "submodules/NiosII_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'NiosII_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NiosII_cpu_cpu --dir=/tmp/alt8335_3539567211599971432.dir/0121_cpu_gen/ --quartus_bindir=/home/nestor/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8335_3539567211599971432.dir/0121_cpu_gen//NiosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   Couldn't query license setup in Quartus directory /home/nestor/intelFPGA_lite/18.1/quartus/linux64/</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:47 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:48 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:48 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:49 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'NiosII_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=NiosII_descriptor_memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=NiosII_descriptor_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=10,derived_set_addr_width2=10,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="NiosII:.:descriptor_memory"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="NiosII_descriptor_memory">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="NiosII_descriptor_memory" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="10" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="10" />
  <parameter name="derived_init_file_name" value="NiosII_descriptor_memory.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="4096" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_descriptor_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_descriptor_memory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII" as="descriptor_memory" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 22 starting:altera_avalon_onchip_memory2 "submodules/NiosII_descriptor_memory"</message>
   <message level="Info" culprit="descriptor_memory">Starting RTL generation for module 'NiosII_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NiosII_descriptor_memory --dir=/tmp/alt8335_3539567211599971432.dir/0108_descriptor_memory_gen/ --quartus_dir=/home/nestor/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8335_3539567211599971432.dir/0108_descriptor_memory_gen//NiosII_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="descriptor_memory">Done RTL generation for module 'NiosII_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>descriptor_memory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="NiosII:.:jtag"
   kind="altera_avalon_jtag_uart"
   version="18.1"
   name="NiosII_jtag">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="50000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_jtag.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII" as="jtag" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 21 starting:altera_avalon_jtag_uart "submodules/NiosII_jtag"</message>
   <message level="Info" culprit="jtag">Starting RTL generation for module 'NiosII_jtag'</message>
   <message level="Info" culprit="jtag">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NiosII_jtag --dir=/tmp/alt8335_3539567211599971432.dir/0109_jtag_gen/ --quartus_dir=/home/nestor/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8335_3539567211599971432.dir/0109_jtag_gen//NiosII_jtag_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag">Done RTL generation for module 'NiosII_jtag'</message>
   <message level="Info" culprit="jtag"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x10001000&apos; end=&apos;0x10002000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 29,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=1,PACKET_ENABLE_DERIVED=1,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=12,ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=29,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=11,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="NiosII:.:msgdma_rx"
   kind="altera_msgdma"
   version="18.1"
   name="NiosII_msgdma_rx">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="1" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="2" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = 29" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="1024" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="DATA_FIFO_DEPTH" value="32" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="1" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_MM_READ_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="2" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter
     name="AUTO_MM_WRITE_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x10001000&apos; end=&apos;0x10002000&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_msgdma_rx.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="NiosII" as="msgdma_rx" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 20 starting:altera_msgdma "submodules/NiosII_msgdma_rx"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_rx"><![CDATA["<b>msgdma_rx</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_rx"><![CDATA["<b>msgdma_rx</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="msgdma_rx"><![CDATA["<b>NiosII</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_rx</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 163 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 162 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x10001000&apos; end=&apos;0x10002000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 29,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=1,PACKET_ENABLE_DERIVED=1,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_read_master:18.1:ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=29,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=11,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="NiosII:.:msgdma_tx"
   kind="altera_msgdma"
   version="18.1"
   name="NiosII_msgdma_tx">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="1" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="1" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 29" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="1024" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="DATA_FIFO_DEPTH" value="64" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="1" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter
     name="AUTO_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x10001000&apos; end=&apos;0x10002000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="2" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_msgdma_tx.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="NiosII" as="msgdma_tx" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 21 starting:altera_msgdma "submodules/NiosII_msgdma_tx"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_tx"><![CDATA["<b>msgdma_tx</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_tx"><![CDATA["<b>msgdma_tx</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="msgdma_tx"><![CDATA["<b>NiosII</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_tx</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 163 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 160 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>msgdma_tx</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=NiosII_onchip_memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=NiosII_onchip_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=10,derived_set_addr_width2=10,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="NiosII:.:onchip_memory"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="NiosII_onchip_memory">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="NiosII_onchip_memory" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="10" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="10" />
  <parameter name="derived_init_file_name" value="NiosII_onchip_memory.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="4096" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_onchip_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_onchip_memory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII" as="onchip_memory" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 22 starting:altera_avalon_onchip_memory2 "submodules/NiosII_onchip_memory"</message>
   <message level="Info" culprit="onchip_memory">Starting RTL generation for module 'NiosII_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NiosII_onchip_memory --dir=/tmp/alt8335_3539567211599971432.dir/0110_onchip_memory_gen/ --quartus_dir=/home/nestor/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8335_3539567211599971432.dir/0110_onchip_memory_gen//NiosII_onchip_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory">Done RTL generation for module 'NiosII_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8"
   instancePathKey="NiosII:.:pio_led"
   kind="altera_avalon_pio"
   version="18.1"
   name="NiosII_pio_led">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="8" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_pio_led.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII" as="pio_led" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 21 starting:altera_avalon_pio "submodules/NiosII_pio_led"</message>
   <message level="Info" culprit="pio_led">Starting RTL generation for module 'NiosII_pio_led'</message>
   <message level="Info" culprit="pio_led">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosII_pio_led --dir=/tmp/alt8335_3539567211599971432.dir/0111_pio_led_gen/ --quartus_dir=/home/nestor/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8335_3539567211599971432.dir/0111_pio_led_gen//NiosII_pio_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_led">Done RTL generation for module 'NiosII_pio_led'</message>
   <message level="Info" culprit="pio_led"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_led</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:18.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=100000000,columnWidth=10,componentName=NiosII_sdram,dataWidth=32,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=134217728"
   instancePathKey="NiosII:.:sdram"
   kind="altera_avalon_new_sdram_controller"
   version="18.1"
   name="NiosII_sdram">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName" value="NiosII_sdram" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="134217728" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="25" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_sdram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII" as="sdram" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 20 starting:altera_avalon_new_sdram_controller "submodules/NiosII_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'NiosII_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NiosII_sdram --dir=/tmp/alt8335_3539567211599971432.dir/0112_sdram_gen/ --quartus_dir=/home/nestor/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8335_3539567211599971432.dir/0112_sdram_gen//NiosII_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'NiosII_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=true,loadValue=99999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=CUSTOM,valueInSecond=0.001,watchdogPulse=2"
   instancePathKey="NiosII:.:sys_clk_timer"
   kind="altera_avalon_timer"
   version="18.1"
   name="NiosII_sys_clk_timer">
  <parameter name="loadValue" value="99999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="1000.0" />
  <parameter name="systemFrequency" value="100000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="true" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="CUSTOM" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_sys_clk_timer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII" as="sys_clk_timer" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 19 starting:altera_avalon_timer "submodules/NiosII_sys_clk_timer"</message>
   <message level="Info" culprit="sys_clk_timer">Starting RTL generation for module 'NiosII_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosII_sys_clk_timer --dir=/tmp/alt8335_3539567211599971432.dir/0113_sys_clk_timer_gen/ --quartus_dir=/home/nestor/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8335_3539567211599971432.dir/0113_sys_clk_timer_gen//NiosII_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_clk_timer">Done RTL generation for module 'NiosII_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_timer</b> "<b>sys_clk_timer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:18.1:id=0,timestamp=1584196109"
   instancePathKey="NiosII:.:sys_id"
   kind="altera_avalon_sysid_qsys"
   version="18.1"
   name="NiosII_sys_id">
  <parameter name="id" value="0" />
  <parameter name="timestamp" value="1584196109" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_sys_id.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII" as="sys_id" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 18 starting:altera_avalon_sysid_qsys "submodules/NiosII_sys_id"</message>
   <message level="Info" culprit="sys_id"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sys_id</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:18.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=2,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=2,CLK1_PHASE_SHIFT=-1667,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 2 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -1667 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 -60.00000000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1500752993891147.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="NiosII:.:sys_pll"
   kind="altpll"
   version="18.1"
   name="NiosII_sys_pll">
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_UNUSED" />
  <parameter name="CLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="-1667" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="1" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 -60.00000000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1500752993891147.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="2" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="2" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 2 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -1667 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_sys_pll.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII" as="sys_pll" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 17 starting:altpll "submodules/NiosII_sys_pll"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/nestor/intelFPGA_lite/18.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt8335_3539567211599971432.dir/0115_sopcgen/NiosII_sys_pll.v --source=/tmp/alt8335_3539567211599971432.dir/0115_sopcgen/NiosII_sys_pll.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt8335_3539567211599971432.dir/0116_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.912s</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>NiosII</b>" instantiated <b>altpll</b> "<b>sys_pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse:18.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,XCVR_RCFG_JTAG_ENABLE=0,XCVR_SET_CAPABILITY_REG_ENABLE=0,XCVR_SET_CSR_SOFT_LOGIC_ENABLE=0,XCVR_SET_PRBS_SOFT_LOGIC_ENABLE=0,XCVR_SET_USER_IDENTIFIER=0,core_variation=MAC_ONLY,core_version=4609,dev_version=4609,deviceFamily=CYCLONEIVE,deviceFamilyName=Cyclone IV E,eg_addr=11,eg_fifo=2048,ena_hash=false,enable_alt_reconfig=false,enable_clk_sharing=false,enable_ecc=false,enable_ena=32,enable_gmii_loopback=false,enable_hd_logic=true,enable_lgth_check=true,enable_mac_flow_ctrl=false,enable_mac_vlan=false,enable_magic_detect=true,enable_padding=true,enable_ptp_1step=false,enable_sgmii=false,enable_shift16=true,enable_sup_addr=false,enable_timestamping=false,enable_use_internal_fifo=true,export_pwrdn=false,ext_stat_cnt_ena=false,gbit_only=true,ifGMII=RGMII,ing_addr=11,ing_fifo=2048,isUseMAC=true,isUsePCS=false,max_channels=1,mbit_only=true,mdio_clk_div=40,nf_lvds_iopll_num_channels=4,nf_phyip_rcfg_enable=false,phy_identifier=0,phyip_en_synce_support=false,phyip_pll_base_data_rate=1250 Mbps,phyip_pll_type=CMU,phyip_pma_bonding_mode=x1,reduced_control=false,reduced_interface_ena=true,starting_channel_number=0,stat_cnt_ena=true,synchronizer_depth=3,transceiver_type=NONE,tstamp_fp_width=4,useMDIO=true,use_mac_clken=false,use_misc_ports=true(altera_eth_tse_mac:18.1:CORE_VERSION=4609,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=CYCLONEIVE,EG_ADDR=11,EG_FIFO=2048,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=false,ENABLE_HD_LOGIC=true,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=false,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=true,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=11,ING_FIFO=2048,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true)"
   instancePathKey="NiosII:.:tse"
   kind="altera_eth_tse"
   version="18.1"
   name="NiosII_tse">
  <parameter name="enable_clk_sharing" value="false" />
  <parameter name="enable_ptp_1step" value="false" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="mdio_clk_div" value="40" />
  <parameter name="gbit_only" value="true" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="enable_mac_flow_ctrl" value="false" />
  <parameter name="enable_ecc" value="false" />
  <parameter name="enable_magic_detect" value="true" />
  <parameter name="synchronizer_depth" value="3" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="XCVR_SET_CSR_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="enable_hd_logic" value="true" />
  <parameter name="phyip_en_synce_support" value="false" />
  <parameter name="ena_hash" value="false" />
  <parameter name="phyip_pll_base_data_rate" value="1250 Mbps" />
  <parameter name="nf_phyip_rcfg_enable" value="false" />
  <parameter name="reduced_interface_ena" value="true" />
  <parameter name="deviceFamily" value="CYCLONEIVE" />
  <parameter name="core_version" value="4609" />
  <parameter name="useMDIO" value="true" />
  <parameter name="mbit_only" value="true" />
  <parameter name="XCVR_SET_PRBS_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="stat_cnt_ena" value="true" />
  <parameter name="nf_lvds_iopll_num_channels" value="4" />
  <parameter name="core_variation" value="MAC_ONLY" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="enable_ena" value="32" />
  <parameter name="phyip_pma_bonding_mode" value="x1" />
  <parameter name="isUseMAC" value="true" />
  <parameter name="XCVR_SET_CAPABILITY_REG_ENABLE" value="0" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="eg_fifo" value="2048" />
  <parameter name="max_channels" value="1" />
  <parameter name="phyip_pll_type" value="CMU" />
  <parameter name="ext_stat_cnt_ena" value="false" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter name="ing_addr" value="11" />
  <parameter name="enable_timestamping" value="false" />
  <parameter name="reduced_control" value="false" />
  <parameter name="XCVR_RCFG_JTAG_ENABLE" value="0" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="enable_sgmii" value="false" />
  <parameter name="eg_addr" value="11" />
  <parameter name="tstamp_fp_width" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="enable_gmii_loopback" value="false" />
  <parameter name="enable_padding" value="true" />
  <parameter name="dev_version" value="4609" />
  <parameter name="transceiver_type" value="NONE" />
  <parameter name="isUsePCS" value="false" />
  <parameter name="enable_lgth_check" value="true" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="ing_fifo" value="2048" />
  <parameter name="XCVR_SET_USER_IDENTIFIER" value="0" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_tse.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="NiosII" as="tse" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 16 starting:altera_eth_tse "submodules/NiosII_tse"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_eth_tse_mac</b> "<b>submodules/altera_eth_tse_mac</b>"]]></message>
   <message level="Info" culprit="tse"><![CDATA["<b>NiosII</b>" instantiated <b>altera_eth_tse</b> "<b>tse</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 159 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>tse</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_uart:18.1:baud=115200,baudError=0.01,clockRate=100000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false"
   instancePathKey="NiosII:.:uart"
   kind="altera_avalon_uart"
   version="18.1"
   name="NiosII_uart">
  <parameter name="baud" value="115200" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="parityFisrtChar" value="N" />
  <parameter name="parity" value="NONE" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="dataBits" value="8" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="simCharStream" value="" />
  <parameter name="baudError" value="0.01" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII" as="uart" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 16 starting:altera_avalon_uart "submodules/NiosII_uart"</message>
   <message level="Info" culprit="uart">Starting RTL generation for module 'NiosII_uart'</message>
   <message level="Info" culprit="uart">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NiosII_uart --dir=/tmp/alt8335_3539567211599971432.dir/0117_uart_gen/ --quartus_dir=/home/nestor/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8335_3539567211599971432.dir/0117_uart_gen//NiosII_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart">Done RTL generation for module 'NiosII_uart'</message>
   <message level="Info" culprit="uart"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_uart</b> "<b>uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_data_master_translator} {SYNC_RESET} {0};add_instance {msgdma_tx_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {SYNC_RESET} {0};add_instance {msgdma_rx_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {SYNC_RESET} {0};add_instance {cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_instruction_master_translator} {SYNC_RESET} {0};add_instance {jtag_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Button_Pio_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Switch_Pio_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {IO_Pio_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tse_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tse_control_port_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {tse_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {tse_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tse_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tse_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_control_port_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {tse_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tse_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tse_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tse_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {tse_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {tse_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tse_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tse_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {tse_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tse_control_port_translator} {USE_READ} {1};set_instance_parameter_value {tse_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {tse_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tse_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tse_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tse_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tse_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tse_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tse_control_port_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tse_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {tse_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tse_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tse_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tse_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tse_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tse_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tse_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tse_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tse_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tse_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tse_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tse_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_id_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_id_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sys_id_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_id_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_id_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_id_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_id_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_id_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_id_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_id_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_id_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_id_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_id_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_id_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_rx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_tx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_rx_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_tx_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_pll_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_pll_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_pll_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_pll_pll_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sys_pll_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_clk_timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {uart_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {uart_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {uart_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {uart_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {uart_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {uart_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {uart_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {uart_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {uart_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {uart_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {uart_s1_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {uart_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {uart_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {uart_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {uart_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {uart_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {uart_s1_translator} {USE_READ} {1};set_instance_parameter_value {uart_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {uart_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {uart_s1_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {uart_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {uart_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {uart_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {uart_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {uart_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {uart_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {uart_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {uart_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {uart_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {uart_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {uart_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {uart_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {uart_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {uart_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {uart_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {uart_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {uart_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {uart_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {uart_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {uart_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {uart_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {uart_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {uart_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {uart_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {uart_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {onchip_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {descriptor_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_led_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_led_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_led_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_led_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_led_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {pio_led_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_led_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_led_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_led_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_led_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_led_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_H} {87};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_L} {87};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {84};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {84};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_H} {83};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_L} {82};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_data_master_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {cpu_data_master_agent} {ST_DATA_W} {111};set_instance_parameter_value {cpu_data_master_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;jtag_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044f8&quot;
   end=&quot;0x00000000010004500&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Button_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044e0&quot;
   end=&quot;0x000000000100044f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Switch_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044d0&quot;
   end=&quot;0x000000000100044e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;IO_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044c0&quot;
   end=&quot;0x000000000100044d0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;tse_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004000&quot;
   end=&quot;0x00000000010004400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;sys_id_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044f0&quot;
   end=&quot;0x000000000100044f8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;msgdma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004420&quot;
   end=&quot;0x00000000010004440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;msgdma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004400&quot;
   end=&quot;0x00000000010004420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003800&quot;
   end=&quot;0x00000000010004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;msgdma_rx_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044a0&quot;
   end=&quot;0x000000000100044b0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;msgdma_tx_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004490&quot;
   end=&quot;0x000000000100044a0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;sys_pll_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044b0&quot;
   end=&quot;0x000000000100044c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sys_clk_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004460&quot;
   end=&quot;0x00000000010004480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;uart_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004440&quot;
   end=&quot;0x00000000010004460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010003000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;pio_led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004480&quot;
   end=&quot;0x00000000010004490&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu_data_master_agent} {ID} {0};set_instance_parameter_value {cpu_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_tx_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_QOS_H} {87};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_QOS_L} {87};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_SIDEBAND_H} {85};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_SIDEBAND_L} {85};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {84};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {84};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_TYPE_H} {83};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_TYPE_L} {82};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ST_DATA_W} {111};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_tx_mm_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_tx_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ID} {3};set_instance_parameter_value {msgdma_tx_mm_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {msgdma_tx_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_tx_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_rx_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_QOS_H} {87};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_QOS_L} {87};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_SIDEBAND_H} {85};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_SIDEBAND_L} {85};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {84};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {84};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_TYPE_H} {83};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_TYPE_L} {82};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ST_DATA_W} {111};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_rx_mm_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_rx_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ID} {2};set_instance_parameter_value {msgdma_rx_mm_write_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {msgdma_rx_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_rx_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_H} {87};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_L} {87};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {84};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {84};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {83};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {82};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {cpu_instruction_master_agent} {ST_DATA_W} {111};set_instance_parameter_value {cpu_instruction_master_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010003000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003800&quot;
   end=&quot;0x00000000010004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ID} {5};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_avalon_jtag_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Button_Pio_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {ID} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Switch_Pio_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {ID} {2};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {IO_Pio_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {ID} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tse_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tse_control_port_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {tse_control_port_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {tse_control_port_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {tse_control_port_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {tse_control_port_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {tse_control_port_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {tse_control_port_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {tse_control_port_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {tse_control_port_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {tse_control_port_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {tse_control_port_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {tse_control_port_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {tse_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {tse_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tse_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tse_control_port_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {tse_control_port_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {tse_control_port_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {tse_control_port_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {tse_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tse_control_port_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {tse_control_port_agent} {ST_DATA_W} {111};set_instance_parameter_value {tse_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tse_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tse_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tse_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tse_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tse_control_port_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {tse_control_port_agent} {ID} {16};set_instance_parameter_value {tse_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tse_control_port_agent} {ECC_ENABLE} {0};add_instance {tse_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_id_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_id_control_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {sys_id_control_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {sys_id_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_id_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_id_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_id_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_id_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sys_id_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_id_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_id_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sys_id_control_slave_agent} {ID} {14};set_instance_parameter_value {sys_id_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_id_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_id_control_slave_agent} {ECC_ENABLE} {0};add_instance {sys_id_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_rx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_rx_csr_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_rx_csr_agent} {ST_DATA_W} {111};set_instance_parameter_value {msgdma_rx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_rx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_rx_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {msgdma_rx_csr_agent} {ID} {6};set_instance_parameter_value {msgdma_rx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_rx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_tx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_tx_csr_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_tx_csr_agent} {ST_DATA_W} {111};set_instance_parameter_value {msgdma_tx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_tx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_tx_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {msgdma_tx_csr_agent} {ID} {8};set_instance_parameter_value {msgdma_tx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_tx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ID} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_rx_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BURST_SIZE_H} {189};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BURST_SIZE_L} {187};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_TRANS_LOCK} {177};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BEGIN_BURST} {194};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BURSTWRAP_H} {186};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BURSTWRAP_L} {184};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BYTE_CNT_H} {183};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BYTE_CNT_L} {179};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_ADDR_H} {172};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {173};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_TRANS_POSTED} {174};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_TRANS_WRITE} {175};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_TRANS_READ} {176};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_SRC_ID_H} {200};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_SRC_ID_L} {196};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_DEST_ID_L} {201};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {ST_DATA_W} {219};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {ID} {7};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {msgdma_rx_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_tx_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BURST_SIZE_H} {189};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BURST_SIZE_L} {187};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_TRANS_LOCK} {177};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BEGIN_BURST} {194};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BURSTWRAP_H} {186};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BURSTWRAP_L} {184};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BYTE_CNT_H} {183};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BYTE_CNT_L} {179};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_ADDR_H} {172};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {173};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_TRANS_POSTED} {174};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_TRANS_WRITE} {175};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_TRANS_READ} {176};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_SRC_ID_H} {200};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_SRC_ID_L} {196};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_DEST_ID_L} {201};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {ST_DATA_W} {219};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {ID} {9};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {msgdma_tx_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_pll_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_pll_pll_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {sys_pll_pll_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {sys_pll_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_pll_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_pll_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_pll_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_pll_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sys_pll_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_pll_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_pll_pll_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sys_pll_pll_slave_agent} {ID} {15};set_instance_parameter_value {sys_pll_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_pll_pll_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_pll_pll_slave_agent} {ECC_ENABLE} {0};add_instance {sys_pll_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_pll_pll_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sdram_s1_agent} {ID} {12};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_clk_timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_clk_timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sys_clk_timer_s1_agent} {ID} {13};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {ECC_ENABLE} {0};add_instance {sys_clk_timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {uart_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {uart_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {uart_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {uart_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {uart_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {uart_s1_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {uart_s1_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {uart_s1_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {uart_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {uart_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {uart_s1_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {uart_s1_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {uart_s1_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {uart_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {uart_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {uart_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {uart_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {uart_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {uart_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {uart_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {uart_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {uart_s1_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {uart_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {uart_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {uart_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {uart_s1_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {uart_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {uart_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {uart_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {uart_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {uart_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {uart_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {uart_s1_agent} {ID} {17};set_instance_parameter_value {uart_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_s1_agent} {ECC_ENABLE} {0};add_instance {uart_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory_s1_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {onchip_memory_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {onchip_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_memory_s1_agent} {ID} {10};set_instance_parameter_value {onchip_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {descriptor_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {descriptor_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {descriptor_memory_s1_agent} {ID} {4};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {ECC_ENABLE} {0};add_instance {descriptor_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_led_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_led_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {pio_led_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {pio_led_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {pio_led_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {pio_led_s1_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {pio_led_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {pio_led_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {pio_led_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {pio_led_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {pio_led_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_led_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_led_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {pio_led_s1_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {pio_led_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {pio_led_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {pio_led_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_led_s1_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {pio_led_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {pio_led_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_led_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_led_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_led_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_led_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_led_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_led_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {pio_led_s1_agent} {ID} {11};set_instance_parameter_value {pio_led_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_led_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_led_s1_agent} {ECC_ENABLE} {0};add_instance {pio_led_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {12 4 10 3 16 8 6 17 13 11 9 7 15 1 2 0 14 5 };set_instance_parameter_value {router} {CHANNEL_ID} {000001000000000000 010000000000000000 001000000000000000 000000000100000000 000000000000010000 000000000010000000 000000000001000000 000100000000000000 000010000000000000 100000000000000000 000000010000000000 000000001000000000 000000100000000000 000000000000001000 000000000000000100 000000000000000010 000000000000100000 000000000000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both both write write both both both both read both };set_instance_parameter_value {router} {START_ADDRESS} {0x8000000 0x10001000 0x10002000 0x10003800 0x10004000 0x10004400 0x10004420 0x10004440 0x10004460 0x10004480 0x10004490 0x100044a0 0x100044b0 0x100044c0 0x100044d0 0x100044e0 0x100044f0 0x100044f8 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000000 0x10002000 0x10003000 0x10004000 0x10004400 0x10004420 0x10004440 0x10004460 0x10004480 0x10004490 0x100044a0 0x100044b0 0x100044c0 0x100044d0 0x100044e0 0x100044f0 0x100044f8 0x10004500 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {64};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router} {PKT_TRANS_READ} {68};set_instance_parameter_value {router} {ST_DATA_W} {111};set_instance_parameter_value {router} {ST_CHANNEL_W} {18};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {12};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {12};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x10001000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10002000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {64};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_001} {ST_DATA_W} {111};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {4 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x10001000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x10002000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {64};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_002} {ST_DATA_W} {111};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {12 10 3 };set_instance_parameter_value {router_003} {CHANNEL_ID} {010 100 001 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x8000000 0x10002000 0x10003800 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x10000000 0x10003000 0x10004000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {64};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_003} {ST_DATA_W} {111};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {12};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {64};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_004} {ST_DATA_W} {111};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {64};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_005} {ST_DATA_W} {111};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {64};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_006} {ST_DATA_W} {111};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {64};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_007} {ST_DATA_W} {111};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {64};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_008} {ST_DATA_W} {111};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {64};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_009} {ST_DATA_W} {111};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {64};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_010} {ST_DATA_W} {111};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {64};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_011} {ST_DATA_W} {111};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {64};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_012} {ST_DATA_W} {111};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {172};set_instance_parameter_value {router_013} {PKT_ADDR_L} {144};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {201};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {175};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {176};set_instance_parameter_value {router_013} {ST_DATA_W} {219};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {172};set_instance_parameter_value {router_014} {PKT_ADDR_L} {144};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {201};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {175};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {176};set_instance_parameter_value {router_014} {ST_DATA_W} {219};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {64};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_015} {ST_DATA_W} {111};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_016} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {64};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_016} {ST_DATA_W} {111};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {0 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {64};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_017} {ST_DATA_W} {111};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {0 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {64};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_018} {ST_DATA_W} {111};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_019} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {64};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_019} {ST_DATA_W} {111};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {0 3 2 };set_instance_parameter_value {router_020} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {64};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_020} {ST_DATA_W} {111};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {0 };set_instance_parameter_value {router_021} {CHANNEL_ID} {1 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {64};set_instance_parameter_value {router_021} {PKT_ADDR_L} {36};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_021} {ST_DATA_W} {111};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {18};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {18};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {msgdma_rx_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {67};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {78};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {76};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {172};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {183};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {179};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {173};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {189};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {187};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {178};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {191};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {190};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_tx_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {67};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {78};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {76};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {172};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {183};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {179};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {173};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {189};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {187};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {178};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {191};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {190};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_rx_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {172};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {183};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {179};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {173};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {175};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {186};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {184};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {189};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {187};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {178};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {191};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {190};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_tx_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {172};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {183};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {179};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {173};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {175};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {186};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {184};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {189};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {187};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {178};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {191};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {190};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {111};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {18};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {111};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {18};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {111};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {18};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {111};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {18};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {msgdma_tx_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {msgdma_tx_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {msgdma_tx_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {msgdma_tx_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {msgdma_tx_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sys_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {sys_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clock_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clock_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_data_master_translator.avalon_universal_master_0} {cpu_data_master_agent.av} {avalon};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu_data_master_agent.rp} {qsys_mm.response};add_connection {msgdma_tx_mm_read_translator.avalon_universal_master_0} {msgdma_tx_mm_read_agent.av} {avalon};set_connection_parameter_value {msgdma_tx_mm_read_translator.avalon_universal_master_0/msgdma_tx_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_mm_read_translator.avalon_universal_master_0/msgdma_tx_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_mm_read_translator.avalon_universal_master_0/msgdma_tx_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {msgdma_tx_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/msgdma_tx_mm_read_agent.rp} {qsys_mm.response};add_connection {msgdma_rx_mm_write_translator.avalon_universal_master_0} {msgdma_rx_mm_write_agent.av} {avalon};set_connection_parameter_value {msgdma_rx_mm_write_translator.avalon_universal_master_0/msgdma_rx_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_mm_write_translator.avalon_universal_master_0/msgdma_rx_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_mm_write_translator.avalon_universal_master_0/msgdma_rx_mm_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {msgdma_rx_mm_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/msgdma_rx_mm_write_agent.rp} {qsys_mm.response};add_connection {cpu_instruction_master_translator.avalon_universal_master_0} {cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {jtag_avalon_jtag_slave_agent.m0} {jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_avalon_jtag_slave_agent.m0/jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_avalon_jtag_slave_agent.m0/jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_avalon_jtag_slave_agent.m0/jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_avalon_jtag_slave_agent.rf_source} {jtag_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_avalon_jtag_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {jtag_avalon_jtag_slave_agent_rdata_fifo.out} {jtag_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {Button_Pio_avalon_parallel_port_slave_agent.m0} {Button_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Button_Pio_avalon_parallel_port_slave_agent.m0/Button_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Button_Pio_avalon_parallel_port_slave_agent.m0/Button_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Button_Pio_avalon_parallel_port_slave_agent.m0/Button_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Button_Pio_avalon_parallel_port_slave_agent.rf_source} {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo.out} {Button_Pio_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {Button_Pio_avalon_parallel_port_slave_agent.rdata_fifo_src} {Button_Pio_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {Button_Pio_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/Button_Pio_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {Switch_Pio_avalon_parallel_port_slave_agent.m0} {Switch_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent.m0/Switch_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent.m0/Switch_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent.m0/Switch_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Switch_Pio_avalon_parallel_port_slave_agent.rf_source} {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo.out} {Switch_Pio_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {Switch_Pio_avalon_parallel_port_slave_agent.rdata_fifo_src} {Switch_Pio_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {Switch_Pio_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/Switch_Pio_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {IO_Pio_avalon_parallel_port_slave_agent.m0} {IO_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {IO_Pio_avalon_parallel_port_slave_agent.m0/IO_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {IO_Pio_avalon_parallel_port_slave_agent.m0/IO_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {IO_Pio_avalon_parallel_port_slave_agent.m0/IO_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {IO_Pio_avalon_parallel_port_slave_agent.rf_source} {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo.out} {IO_Pio_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {IO_Pio_avalon_parallel_port_slave_agent.rdata_fifo_src} {IO_Pio_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {IO_Pio_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/IO_Pio_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {tse_control_port_agent.m0} {tse_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tse_control_port_agent.m0/tse_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tse_control_port_agent.m0/tse_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tse_control_port_agent.m0/tse_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tse_control_port_agent.rf_source} {tse_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {tse_control_port_agent_rsp_fifo.out} {tse_control_port_agent.rf_sink} {avalon_streaming};add_connection {tse_control_port_agent.rdata_fifo_src} {tse_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {tse_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/tse_control_port_agent.cp} {qsys_mm.command};add_connection {sys_id_control_slave_agent.m0} {sys_id_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_id_control_slave_agent.m0/sys_id_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_id_control_slave_agent.m0/sys_id_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_id_control_slave_agent.m0/sys_id_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_id_control_slave_agent.rf_source} {sys_id_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_id_control_slave_agent_rsp_fifo.out} {sys_id_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sys_id_control_slave_agent.rdata_fifo_src} {sys_id_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {sys_id_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/sys_id_control_slave_agent.cp} {qsys_mm.command};add_connection {msgdma_rx_csr_agent.m0} {msgdma_rx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_rx_csr_agent.m0/msgdma_rx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_csr_agent.m0/msgdma_rx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_csr_agent.m0/msgdma_rx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_rx_csr_agent.rf_source} {msgdma_rx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_rx_csr_agent_rsp_fifo.out} {msgdma_rx_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_rx_csr_agent.rdata_fifo_src} {msgdma_rx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {msgdma_rx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/msgdma_rx_csr_agent.cp} {qsys_mm.command};add_connection {msgdma_tx_csr_agent.m0} {msgdma_tx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_tx_csr_agent.m0/msgdma_tx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_csr_agent.m0/msgdma_tx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_csr_agent.m0/msgdma_tx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_tx_csr_agent.rf_source} {msgdma_tx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_tx_csr_agent_rsp_fifo.out} {msgdma_tx_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_tx_csr_agent.rdata_fifo_src} {msgdma_tx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {msgdma_tx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/msgdma_tx_csr_agent.cp} {qsys_mm.command};add_connection {cpu_debug_mem_slave_agent.m0} {cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_mem_slave_agent.rf_source} {cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rsp_fifo.out} {cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.rdata_fifo_src} {cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {msgdma_rx_descriptor_slave_agent.m0} {msgdma_rx_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_rx_descriptor_slave_agent.m0/msgdma_rx_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_descriptor_slave_agent.m0/msgdma_rx_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_descriptor_slave_agent.m0/msgdma_rx_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_rx_descriptor_slave_agent.rf_source} {msgdma_rx_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_rx_descriptor_slave_agent_rsp_fifo.out} {msgdma_rx_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {msgdma_rx_descriptor_slave_agent.rdata_fifo_src} {msgdma_rx_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {msgdma_tx_descriptor_slave_agent.m0} {msgdma_tx_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_tx_descriptor_slave_agent.m0/msgdma_tx_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_descriptor_slave_agent.m0/msgdma_tx_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_descriptor_slave_agent.m0/msgdma_tx_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_tx_descriptor_slave_agent.rf_source} {msgdma_tx_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_tx_descriptor_slave_agent_rsp_fifo.out} {msgdma_tx_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {msgdma_tx_descriptor_slave_agent.rdata_fifo_src} {msgdma_tx_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_pll_pll_slave_agent.m0} {sys_pll_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_pll_pll_slave_agent.m0/sys_pll_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_pll_pll_slave_agent.m0/sys_pll_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_pll_pll_slave_agent.m0/sys_pll_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_pll_pll_slave_agent.rf_source} {sys_pll_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_pll_pll_slave_agent_rsp_fifo.out} {sys_pll_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {sys_pll_pll_slave_agent.rdata_fifo_src} {sys_pll_pll_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_pll_pll_slave_agent_rdata_fifo.out} {sys_pll_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {sys_pll_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/sys_pll_pll_slave_agent.cp} {qsys_mm.command};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/sdram_s1_agent.cp} {qsys_mm.command};add_connection {sys_clk_timer_s1_agent.m0} {sys_clk_timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_clk_timer_s1_agent.rf_source} {sys_clk_timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_clk_timer_s1_agent_rsp_fifo.out} {sys_clk_timer_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_clk_timer_s1_agent.rdata_fifo_src} {sys_clk_timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {sys_clk_timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/sys_clk_timer_s1_agent.cp} {qsys_mm.command};add_connection {uart_s1_agent.m0} {uart_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {uart_s1_agent.m0/uart_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {uart_s1_agent.m0/uart_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {uart_s1_agent.m0/uart_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {uart_s1_agent.rf_source} {uart_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {uart_s1_agent_rsp_fifo.out} {uart_s1_agent.rf_sink} {avalon_streaming};add_connection {uart_s1_agent.rdata_fifo_src} {uart_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_014.src} {uart_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/uart_s1_agent.cp} {qsys_mm.command};add_connection {onchip_memory_s1_agent.m0} {onchip_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory_s1_agent.rf_source} {onchip_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory_s1_agent_rsp_fifo.out} {onchip_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory_s1_agent.rdata_fifo_src} {onchip_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {onchip_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/onchip_memory_s1_agent.cp} {qsys_mm.command};add_connection {descriptor_memory_s1_agent.m0} {descriptor_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {descriptor_memory_s1_agent.rf_source} {descriptor_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {descriptor_memory_s1_agent_rsp_fifo.out} {descriptor_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {descriptor_memory_s1_agent.rdata_fifo_src} {descriptor_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_016.src} {descriptor_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/descriptor_memory_s1_agent.cp} {qsys_mm.command};add_connection {pio_led_s1_agent.m0} {pio_led_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_led_s1_agent.rf_source} {pio_led_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_led_s1_agent_rsp_fifo.out} {pio_led_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_led_s1_agent.rdata_fifo_src} {pio_led_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_017.src} {pio_led_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/pio_led_s1_agent.cp} {qsys_mm.command};add_connection {cpu_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {msgdma_tx_mm_read_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_mm_read_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {msgdma_rx_mm_write_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_mm_write_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {cpu_instruction_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {jtag_avalon_jtag_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {jtag_avalon_jtag_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {Button_Pio_avalon_parallel_port_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {Button_Pio_avalon_parallel_port_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {Switch_Pio_avalon_parallel_port_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {Switch_Pio_avalon_parallel_port_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {IO_Pio_avalon_parallel_port_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {IO_Pio_avalon_parallel_port_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {tse_control_port_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {tse_control_port_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {sys_id_control_slave_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {sys_id_control_slave_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {msgdma_rx_csr_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_csr_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {msgdma_tx_csr_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_csr_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {cpu_debug_mem_slave_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {msgdma_rx_descriptor_slave_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_descriptor_slave_agent.rp/router_013.sink} {qsys_mm.response};add_connection {msgdma_tx_descriptor_slave_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_descriptor_slave_agent.rp/router_014.sink} {qsys_mm.response};add_connection {sys_pll_pll_slave_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {sys_pll_pll_slave_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {sdram_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {sys_clk_timer_s1_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {sys_clk_timer_s1_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {uart_s1_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {uart_s1_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {onchip_memory_s1_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory_s1_agent.rp/router_019.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {descriptor_memory_s1_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {descriptor_memory_s1_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {pio_led_s1_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {pio_led_s1_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux.src14} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src14/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux.src15} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src15/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux.src16} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src16/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux.src17} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src17/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_016.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_016.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_016.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_016.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_008.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src1} {cmd_mux_012.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/cmd_mux_012.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src2} {cmd_mux_015.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src2/cmd_mux_015.sink1} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_012.src1} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src1/rsp_mux_003.sink1} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src0} {rsp_mux.sink14} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/rsp_mux.sink14} {qsys_mm.response};add_connection {rsp_demux_015.src0} {rsp_mux.sink15} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/rsp_mux.sink15} {qsys_mm.response};add_connection {rsp_demux_015.src1} {rsp_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src1/rsp_mux_003.sink2} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux.sink16} {qsys_mm.response};add_connection {rsp_demux_016.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_016.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_017.src0} {rsp_mux.sink17} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/rsp_mux.sink17} {qsys_mm.response};add_connection {cmd_mux_009.src} {msgdma_rx_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/msgdma_rx_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {msgdma_rx_descriptor_slave_cmd_width_adapter.src} {msgdma_rx_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {msgdma_rx_descriptor_slave_cmd_width_adapter.src/msgdma_rx_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_010.src} {msgdma_tx_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/msgdma_tx_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {msgdma_tx_descriptor_slave_cmd_width_adapter.src} {msgdma_tx_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {msgdma_tx_descriptor_slave_cmd_width_adapter.src/msgdma_tx_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {router_013.src} {msgdma_rx_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/msgdma_rx_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {msgdma_rx_descriptor_slave_rsp_width_adapter.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_descriptor_slave_rsp_width_adapter.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {router_014.src} {msgdma_tx_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/msgdma_tx_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {msgdma_tx_descriptor_slave_rsp_width_adapter.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_descriptor_slave_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_011.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_011.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink11} {qsys_mm.response};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_mm_read_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_mm_write_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {Button_Pio_avalon_parallel_port_slave_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {Switch_Pio_avalon_parallel_port_slave_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {IO_Pio_avalon_parallel_port_slave_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {tse_control_port_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sys_id_control_slave_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_csr_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_csr_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_slave_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_slave_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sys_clk_timer_s1_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {uart_s1_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {onchip_memory_s1_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {descriptor_memory_s1_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {pio_led_s1_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_mm_read_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_mm_write_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {Button_Pio_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {Switch_Pio_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {IO_Pio_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {tse_control_port_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {tse_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sys_id_control_slave_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sys_id_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_csr_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_csr_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_slave_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_slave_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sys_clk_timer_s1_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sys_clk_timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {uart_s1_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {uart_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {onchip_memory_s1_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {onchip_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {descriptor_memory_s1_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {descriptor_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {pio_led_s1_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {pio_led_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {jtag_avalon_jtag_slave_translator.reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {sys_pll_pll_slave_translator.reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {jtag_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {jtag_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {jtag_avalon_jtag_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {sys_pll_pll_slave_agent.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {sys_pll_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {sys_pll_pll_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_data_master_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_mm_read_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_mm_write_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_instruction_master_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {Button_Pio_avalon_parallel_port_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {Switch_Pio_avalon_parallel_port_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {IO_Pio_avalon_parallel_port_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {tse_control_port_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_id_control_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_csr_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_csr_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_clk_timer_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {uart_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {onchip_memory_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {descriptor_memory_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {pio_led_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_data_master_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_mm_read_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_mm_write_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_instruction_master_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {Button_Pio_avalon_parallel_port_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {Switch_Pio_avalon_parallel_port_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {IO_Pio_avalon_parallel_port_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {tse_control_port_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {tse_control_port_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_id_control_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_id_control_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_csr_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_csr_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_csr_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_csr_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_clk_timer_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_clk_timer_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {uart_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {uart_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {onchip_memory_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {onchip_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {pio_led_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {pio_led_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_reset_reset_bridge.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_reset_n_reset_bridge.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {jtag_avalon_jtag_slave_translator.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {sys_pll_pll_slave_translator.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {jtag_avalon_jtag_slave_agent.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {jtag_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {jtag_avalon_jtag_slave_agent_rdata_fifo.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {sys_pll_pll_slave_agent.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {sys_pll_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {sys_pll_pll_slave_agent_rdata_fifo.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {jtag_reset_reset_bridge.clk} {clock};add_interface {clock_50_clk} {clock} {slave};set_interface_property {clock_50_clk} {EXPORT_OF} {clock_50_clk_clock_bridge.in_clk};add_interface {sys_clk_clk} {clock} {slave};set_interface_property {sys_clk_clk} {EXPORT_OF} {sys_clk_clk_clock_bridge.in_clk};add_interface {cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_reset_reset_bridge.in_reset};add_interface {jtag_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_reset_reset_bridge.in_reset};add_interface {msgdma_tx_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {msgdma_tx_reset_n_reset_bridge_in_reset} {EXPORT_OF} {msgdma_tx_reset_n_reset_bridge.in_reset};add_interface {cpu_data_master} {avalon} {slave};set_interface_property {cpu_data_master} {EXPORT_OF} {cpu_data_master_translator.avalon_anti_master_0};add_interface {cpu_instruction_master} {avalon} {slave};set_interface_property {cpu_instruction_master} {EXPORT_OF} {cpu_instruction_master_translator.avalon_anti_master_0};add_interface {msgdma_rx_mm_write} {avalon} {slave};set_interface_property {msgdma_rx_mm_write} {EXPORT_OF} {msgdma_rx_mm_write_translator.avalon_anti_master_0};add_interface {msgdma_tx_mm_read} {avalon} {slave};set_interface_property {msgdma_tx_mm_read} {EXPORT_OF} {msgdma_tx_mm_read_translator.avalon_anti_master_0};add_interface {Button_Pio_avalon_parallel_port_slave} {avalon} {master};set_interface_property {Button_Pio_avalon_parallel_port_slave} {EXPORT_OF} {Button_Pio_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {cpu_debug_mem_slave} {avalon} {master};set_interface_property {cpu_debug_mem_slave} {EXPORT_OF} {cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {descriptor_memory_s1} {avalon} {master};set_interface_property {descriptor_memory_s1} {EXPORT_OF} {descriptor_memory_s1_translator.avalon_anti_slave_0};add_interface {IO_Pio_avalon_parallel_port_slave} {avalon} {master};set_interface_property {IO_Pio_avalon_parallel_port_slave} {EXPORT_OF} {IO_Pio_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {jtag_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_avalon_jtag_slave} {EXPORT_OF} {jtag_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {msgdma_rx_csr} {avalon} {master};set_interface_property {msgdma_rx_csr} {EXPORT_OF} {msgdma_rx_csr_translator.avalon_anti_slave_0};add_interface {msgdma_rx_descriptor_slave} {avalon} {master};set_interface_property {msgdma_rx_descriptor_slave} {EXPORT_OF} {msgdma_rx_descriptor_slave_translator.avalon_anti_slave_0};add_interface {msgdma_tx_csr} {avalon} {master};set_interface_property {msgdma_tx_csr} {EXPORT_OF} {msgdma_tx_csr_translator.avalon_anti_slave_0};add_interface {msgdma_tx_descriptor_slave} {avalon} {master};set_interface_property {msgdma_tx_descriptor_slave} {EXPORT_OF} {msgdma_tx_descriptor_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory_s1} {avalon} {master};set_interface_property {onchip_memory_s1} {EXPORT_OF} {onchip_memory_s1_translator.avalon_anti_slave_0};add_interface {pio_led_s1} {avalon} {master};set_interface_property {pio_led_s1} {EXPORT_OF} {pio_led_s1_translator.avalon_anti_slave_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};add_interface {Switch_Pio_avalon_parallel_port_slave} {avalon} {master};set_interface_property {Switch_Pio_avalon_parallel_port_slave} {EXPORT_OF} {Switch_Pio_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {sys_clk_timer_s1} {avalon} {master};set_interface_property {sys_clk_timer_s1} {EXPORT_OF} {sys_clk_timer_s1_translator.avalon_anti_slave_0};add_interface {sys_id_control_slave} {avalon} {master};set_interface_property {sys_id_control_slave} {EXPORT_OF} {sys_id_control_slave_translator.avalon_anti_slave_0};add_interface {sys_pll_pll_slave} {avalon} {master};set_interface_property {sys_pll_pll_slave} {EXPORT_OF} {sys_pll_pll_slave_translator.avalon_anti_slave_0};add_interface {tse_control_port} {avalon} {master};set_interface_property {tse_control_port} {EXPORT_OF} {tse_control_port_translator.avalon_anti_slave_0};add_interface {uart_s1} {avalon} {master};set_interface_property {uart_s1} {EXPORT_OF} {uart_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.Button_Pio.avalon_parallel_port_slave} {0};set_module_assignment {interconnect_id.IO_Pio.avalon_parallel_port_slave} {1};set_module_assignment {interconnect_id.Switch_Pio.avalon_parallel_port_slave} {2};set_module_assignment {interconnect_id.cpu.data_master} {0};set_module_assignment {interconnect_id.cpu.debug_mem_slave} {3};set_module_assignment {interconnect_id.cpu.instruction_master} {1};set_module_assignment {interconnect_id.descriptor_memory.s1} {4};set_module_assignment {interconnect_id.jtag.avalon_jtag_slave} {5};set_module_assignment {interconnect_id.msgdma_rx.csr} {6};set_module_assignment {interconnect_id.msgdma_rx.descriptor_slave} {7};set_module_assignment {interconnect_id.msgdma_rx.mm_write} {2};set_module_assignment {interconnect_id.msgdma_tx.csr} {8};set_module_assignment {interconnect_id.msgdma_tx.descriptor_slave} {9};set_module_assignment {interconnect_id.msgdma_tx.mm_read} {3};set_module_assignment {interconnect_id.onchip_memory.s1} {10};set_module_assignment {interconnect_id.pio_led.s1} {11};set_module_assignment {interconnect_id.sdram.s1} {12};set_module_assignment {interconnect_id.sys_clk_timer.s1} {13};set_module_assignment {interconnect_id.sys_id.control_slave} {14};set_module_assignment {interconnect_id.sys_pll.pll_slave} {15};set_module_assignment {interconnect_id.tse.control_port} {16};set_module_assignment {interconnect_id.uart.s1} {17};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;jtag_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044f8&quot;
   end=&quot;0x00000000010004500&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Button_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044e0&quot;
   end=&quot;0x000000000100044f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Switch_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044d0&quot;
   end=&quot;0x000000000100044e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;IO_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044c0&quot;
   end=&quot;0x000000000100044d0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;tse_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004000&quot;
   end=&quot;0x00000000010004400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;sys_id_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044f0&quot;
   end=&quot;0x000000000100044f8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;msgdma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004420&quot;
   end=&quot;0x00000000010004440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;msgdma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004400&quot;
   end=&quot;0x00000000010004420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003800&quot;
   end=&quot;0x00000000010004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;msgdma_rx_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044a0&quot;
   end=&quot;0x000000000100044b0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;msgdma_tx_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004490&quot;
   end=&quot;0x000000000100044a0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;sys_pll_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044b0&quot;
   end=&quot;0x000000000100044c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sys_clk_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004460&quot;
   end=&quot;0x00000000010004480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;uart_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004440&quot;
   end=&quot;0x00000000010004460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010003000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;pio_led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004480&quot;
   end=&quot;0x00000000010004490&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=84,PKT_ADDR_SIDEBAND_L=84,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BURST_TYPE_H=83,PKT_BURST_TYPE_L=82,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_CACHE_H=105,PKT_CACHE_L=102,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=85,PKT_DATA_SIDEBAND_L=85,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_QOS_H=87,PKT_QOS_L=87,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_EXCLUSIVE=70,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=84,PKT_ADDR_SIDEBAND_L=84,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BURST_TYPE_H=83,PKT_BURST_TYPE_L=82,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_CACHE_H=105,PKT_CACHE_L=102,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=85,PKT_DATA_SIDEBAND_L=85,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_QOS_H=87,PKT_QOS_L=87,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_EXCLUSIVE=70,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=84,PKT_ADDR_SIDEBAND_L=84,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BURST_TYPE_H=83,PKT_BURST_TYPE_L=82,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_CACHE_H=105,PKT_CACHE_L=102,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=85,PKT_DATA_SIDEBAND_L=85,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_QOS_H=87,PKT_QOS_L=87,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_EXCLUSIVE=70,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010003000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003800&quot;
   end=&quot;0x00000000010004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=84,PKT_ADDR_SIDEBAND_L=84,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BURST_TYPE_H=83,PKT_BURST_TYPE_L=82,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_CACHE_H=105,PKT_CACHE_L=102,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=85,PKT_DATA_SIDEBAND_L=85,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_QOS_H=87,PKT_QOS_L=87,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_EXCLUSIVE=70,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=16,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=14,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0),PKT_ADDR_H=172,PKT_ADDR_L=144,PKT_BEGIN_BURST=194,PKT_BURSTWRAP_H=186,PKT_BURSTWRAP_L=184,PKT_BURST_SIZE_H=189,PKT_BURST_SIZE_L=187,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=183,PKT_BYTE_CNT_L=179,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=205,PKT_DEST_ID_L=201,PKT_ORI_BURST_SIZE_H=218,PKT_ORI_BURST_SIZE_L=216,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_RESPONSE_STATUS_H=215,PKT_RESPONSE_STATUS_L=214,PKT_SRC_ID_H=200,PKT_SRC_ID_L=196,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=173,PKT_TRANS_LOCK=177,PKT_TRANS_POSTED=174,PKT_TRANS_READ=176,PKT_TRANS_WRITE=175,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=219,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=220,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=7,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0),PKT_ADDR_H=172,PKT_ADDR_L=144,PKT_BEGIN_BURST=194,PKT_BURSTWRAP_H=186,PKT_BURSTWRAP_L=184,PKT_BURST_SIZE_H=189,PKT_BURST_SIZE_L=187,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=183,PKT_BYTE_CNT_L=179,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=205,PKT_DEST_ID_L=201,PKT_ORI_BURST_SIZE_H=218,PKT_ORI_BURST_SIZE_L=216,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_RESPONSE_STATUS_H=215,PKT_RESPONSE_STATUS_L=214,PKT_SRC_ID_H=200,PKT_SRC_ID_L=196,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=173,PKT_TRANS_LOCK=177,PKT_TRANS_POSTED=174,PKT_TRANS_READ=176,PKT_TRANS_WRITE=175,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=219,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=220,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=15,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=12,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=13,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=17,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=11,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=000001000000000000,010000000000000000,001000000000000000,000000000100000000,000000000000010000,000000000010000000,000000000001000000,000100000000000000,000010000000000000,100000000000000000,000000010000000000,000000001000000000,000000100000000000,000000000000001000,000000000000000100,000000000000000010,000000000000100000,000000000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=12,DEFAULT_DESTID=12,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=12,4,10,3,16,8,6,17,13,11,9,7,15,1,2,0,14,5,END_ADDRESS=0x10000000,0x10002000,0x10003000,0x10004000,0x10004400,0x10004420,0x10004440,0x10004460,0x10004480,0x10004490,0x100044a0,0x100044b0,0x100044c0,0x100044d0,0x100044e0,0x100044f0,0x100044f8,0x10004500,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=12:000001000000000000:0x8000000:0x10000000:both:1:0:0:1,4:010000000000000000:0x10001000:0x10002000:both:1:0:0:1,10:001000000000000000:0x10002000:0x10003000:both:1:0:0:1,3:000000000100000000:0x10003800:0x10004000:both:1:0:0:1,16:000000000000010000:0x10004000:0x10004400:both:1:0:0:1,8:000000000010000000:0x10004400:0x10004420:both:1:0:0:1,6:000000000001000000:0x10004420:0x10004440:both:1:0:0:1,17:000100000000000000:0x10004440:0x10004460:both:1:0:0:1,13:000010000000000000:0x10004460:0x10004480:both:1:0:0:1,11:100000000000000000:0x10004480:0x10004490:both:1:0:0:1,9:000000010000000000:0x10004490:0x100044a0:write:1:0:0:1,7:000000001000000000:0x100044a0:0x100044b0:write:1:0:0:1,15:000000100000000000:0x100044b0:0x100044c0:both:1:0:0:1,1:000000000000001000:0x100044c0:0x100044d0:both:1:0:0:1,2:000000000000000100:0x100044d0:0x100044e0:both:1:0:0:1,0:000000000000000010:0x100044e0:0x100044f0:both:1:0:0:1,14:000000000000100000:0x100044f0:0x100044f8:read:1:0:0:1,5:000000000000000001:0x100044f8:0x10004500:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x8000000,0x10001000,0x10002000,0x10003800,0x10004000,0x10004400,0x10004420,0x10004440,0x10004460,0x10004480,0x10004490,0x100044a0,0x100044b0,0x100044c0,0x100044d0,0x100044e0,0x100044f0,0x100044f8,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,write,write,both,both,both,both,read,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x10002000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x10001000:0x10002000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x10001000,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x10002000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x10001000:0x10002000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x10001000,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=010,100,001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=12,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=12,10,3,END_ADDRESS=0x10000000,0x10003000,0x10004000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=12:010:0x8000000:0x10000000:both:1:0:0:1,10:100:0x10002000:0x10003000:both:1:0:0:1,3:001:0x10003800:0x10004000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x8000000,0x10002000,0x10003800,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=172,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=201,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=176,PKT_TRANS_WRITE=175,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=219,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=172,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=201,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=176,PKT_TRANS_WRITE=175,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=219,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,3,2,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=0:001:0x0:0x0:both:1:0:0:1,3:010:0x0:0x0:read:1:0:0:1,2:100:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,read,write)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=18,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=18,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=64,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=78,IN_PKT_BURSTWRAP_L=76,IN_PKT_BURST_SIZE_H=81,IN_PKT_BURST_SIZE_L=79,IN_PKT_BURST_TYPE_H=83,IN_PKT_BURST_TYPE_L=82,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=75,IN_PKT_BYTE_CNT_L=71,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=65,IN_PKT_TRANS_EXCLUSIVE=70,IN_PKT_TRANS_WRITE=67,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=172,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=189,OUT_PKT_BURST_SIZE_L=187,OUT_PKT_BURST_TYPE_H=191,OUT_PKT_BURST_TYPE_L=190,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=183,OUT_PKT_BYTE_CNT_L=179,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=218,OUT_PKT_ORI_BURST_SIZE_L=216,OUT_PKT_RESPONSE_STATUS_H=215,OUT_PKT_RESPONSE_STATUS_L=214,OUT_PKT_TRANS_COMPRESSED_READ=173,OUT_PKT_TRANS_EXCLUSIVE=178,OUT_ST_DATA_W=219,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=18)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=64,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=78,IN_PKT_BURSTWRAP_L=76,IN_PKT_BURST_SIZE_H=81,IN_PKT_BURST_SIZE_L=79,IN_PKT_BURST_TYPE_H=83,IN_PKT_BURST_TYPE_L=82,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=75,IN_PKT_BYTE_CNT_L=71,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=65,IN_PKT_TRANS_EXCLUSIVE=70,IN_PKT_TRANS_WRITE=67,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=172,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=189,OUT_PKT_BURST_SIZE_L=187,OUT_PKT_BURST_TYPE_H=191,OUT_PKT_BURST_TYPE_L=190,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=183,OUT_PKT_BYTE_CNT_L=179,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=218,OUT_PKT_ORI_BURST_SIZE_L=216,OUT_PKT_RESPONSE_STATUS_H=215,OUT_PKT_RESPONSE_STATUS_L=214,OUT_PKT_TRANS_COMPRESSED_READ=173,OUT_PKT_TRANS_EXCLUSIVE=178,OUT_ST_DATA_W=219,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=18)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=172,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=186,IN_PKT_BURSTWRAP_L=184,IN_PKT_BURST_SIZE_H=189,IN_PKT_BURST_SIZE_L=187,IN_PKT_BURST_TYPE_H=191,IN_PKT_BURST_TYPE_L=190,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=183,IN_PKT_BYTE_CNT_L=179,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=218,IN_PKT_ORI_BURST_SIZE_L=216,IN_PKT_RESPONSE_STATUS_H=215,IN_PKT_RESPONSE_STATUS_L=214,IN_PKT_TRANS_COMPRESSED_READ=173,IN_PKT_TRANS_EXCLUSIVE=178,IN_PKT_TRANS_WRITE=175,IN_ST_DATA_W=219,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=64,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=81,OUT_PKT_BURST_SIZE_L=79,OUT_PKT_BURST_TYPE_H=83,OUT_PKT_BURST_TYPE_L=82,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=75,OUT_PKT_BYTE_CNT_L=71,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=110,OUT_PKT_ORI_BURST_SIZE_L=108,OUT_PKT_RESPONSE_STATUS_H=107,OUT_PKT_RESPONSE_STATUS_L=106,OUT_PKT_TRANS_COMPRESSED_READ=65,OUT_PKT_TRANS_EXCLUSIVE=70,OUT_ST_DATA_W=111,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=18)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=172,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=186,IN_PKT_BURSTWRAP_L=184,IN_PKT_BURST_SIZE_H=189,IN_PKT_BURST_SIZE_L=187,IN_PKT_BURST_TYPE_H=191,IN_PKT_BURST_TYPE_L=190,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=183,IN_PKT_BYTE_CNT_L=179,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=218,IN_PKT_ORI_BURST_SIZE_L=216,IN_PKT_RESPONSE_STATUS_H=215,IN_PKT_RESPONSE_STATUS_L=214,IN_PKT_TRANS_COMPRESSED_READ=173,IN_PKT_TRANS_EXCLUSIVE=178,IN_PKT_TRANS_WRITE=175,IN_ST_DATA_W=219,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=64,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=81,OUT_PKT_BURST_SIZE_L=79,OUT_PKT_BURST_TYPE_H=83,OUT_PKT_BURST_TYPE_L=82,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=75,OUT_PKT_BYTE_CNT_L=71,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=110,OUT_PKT_ORI_BURST_SIZE_L=108,OUT_PKT_RESPONSE_STATUS_H=107,OUT_PKT_RESPONSE_STATUS_L=106,OUT_PKT_TRANS_COMPRESSED_READ=65,OUT_PKT_TRANS_EXCLUSIVE=70,OUT_ST_DATA_W=111,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=18)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=111,CHANNEL_WIDTH=18,DATA_WIDTH=111,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=111,CHANNEL_WIDTH=18,DATA_WIDTH=111,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=111,CHANNEL_WIDTH=18,DATA_WIDTH=111,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=111,CHANNEL_WIDTH=18,DATA_WIDTH=111,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="NiosII:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="NiosII_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_data_master_translator} {SYNC_RESET} {0};add_instance {msgdma_tx_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {SYNC_RESET} {0};add_instance {msgdma_rx_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {SYNC_RESET} {0};add_instance {cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_instruction_master_translator} {SYNC_RESET} {0};add_instance {jtag_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Button_Pio_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Switch_Pio_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {IO_Pio_avalon_parallel_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_READ} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tse_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tse_control_port_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {tse_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {tse_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tse_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tse_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_control_port_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {tse_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tse_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tse_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tse_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {tse_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {tse_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tse_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tse_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {tse_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tse_control_port_translator} {USE_READ} {1};set_instance_parameter_value {tse_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {tse_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tse_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tse_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tse_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tse_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tse_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tse_control_port_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tse_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {tse_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tse_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tse_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tse_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tse_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tse_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tse_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tse_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tse_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tse_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tse_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tse_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_id_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_id_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sys_id_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_id_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_id_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_id_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_id_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_id_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_id_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_id_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_id_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_id_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_id_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_id_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_id_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_id_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_rx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_tx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_rx_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_tx_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_pll_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sys_pll_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_pll_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_pll_pll_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sys_pll_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_pll_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_clk_timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {uart_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {uart_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {uart_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {uart_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {uart_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {uart_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {uart_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {uart_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {uart_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {uart_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {uart_s1_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {uart_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {uart_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {uart_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {uart_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {uart_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {uart_s1_translator} {USE_READ} {1};set_instance_parameter_value {uart_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {uart_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {uart_s1_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {uart_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {uart_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {uart_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {uart_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {uart_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {uart_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {uart_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {uart_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {uart_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {uart_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {uart_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {uart_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {uart_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {uart_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {uart_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {uart_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {uart_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {uart_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {uart_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {uart_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {uart_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {uart_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {uart_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {uart_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {uart_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {onchip_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {descriptor_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_led_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_led_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_led_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_led_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_led_s1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {pio_led_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_led_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_led_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_led_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_led_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_led_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_H} {87};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_L} {87};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {84};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {84};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_H} {83};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_L} {82};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_data_master_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {cpu_data_master_agent} {ST_DATA_W} {111};set_instance_parameter_value {cpu_data_master_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;jtag_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044f8&quot;
   end=&quot;0x00000000010004500&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Button_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044e0&quot;
   end=&quot;0x000000000100044f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Switch_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044d0&quot;
   end=&quot;0x000000000100044e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;IO_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044c0&quot;
   end=&quot;0x000000000100044d0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;tse_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004000&quot;
   end=&quot;0x00000000010004400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;sys_id_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044f0&quot;
   end=&quot;0x000000000100044f8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;msgdma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004420&quot;
   end=&quot;0x00000000010004440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;msgdma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004400&quot;
   end=&quot;0x00000000010004420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003800&quot;
   end=&quot;0x00000000010004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;msgdma_rx_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044a0&quot;
   end=&quot;0x000000000100044b0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;msgdma_tx_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004490&quot;
   end=&quot;0x000000000100044a0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;sys_pll_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044b0&quot;
   end=&quot;0x000000000100044c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sys_clk_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004460&quot;
   end=&quot;0x00000000010004480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;uart_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004440&quot;
   end=&quot;0x00000000010004460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010003000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;pio_led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004480&quot;
   end=&quot;0x00000000010004490&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu_data_master_agent} {ID} {0};set_instance_parameter_value {cpu_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_tx_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_QOS_H} {87};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_QOS_L} {87};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_SIDEBAND_H} {85};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_SIDEBAND_L} {85};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {84};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {84};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_TYPE_H} {83};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_TYPE_L} {82};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ST_DATA_W} {111};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_tx_mm_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_tx_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ID} {3};set_instance_parameter_value {msgdma_tx_mm_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {msgdma_tx_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_tx_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_rx_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_QOS_H} {87};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_QOS_L} {87};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_SIDEBAND_H} {85};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_SIDEBAND_L} {85};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {84};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {84};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_TYPE_H} {83};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_TYPE_L} {82};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ST_DATA_W} {111};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_rx_mm_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_rx_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ID} {2};set_instance_parameter_value {msgdma_rx_mm_write_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {msgdma_rx_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_rx_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_H} {87};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_L} {87};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {84};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {84};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {83};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {82};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_H} {105};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_L} {102};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_H} {98};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_L} {98};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {cpu_instruction_master_agent} {ST_DATA_W} {111};set_instance_parameter_value {cpu_instruction_master_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010003000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003800&quot;
   end=&quot;0x00000000010004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ID} {5};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_avalon_jtag_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Button_Pio_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {ID} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Switch_Pio_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {ID} {2};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {IO_Pio_avalon_parallel_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {ID} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent} {ECC_ENABLE} {0};add_instance {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tse_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tse_control_port_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {tse_control_port_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {tse_control_port_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {tse_control_port_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {tse_control_port_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {tse_control_port_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {tse_control_port_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {tse_control_port_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {tse_control_port_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {tse_control_port_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {tse_control_port_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {tse_control_port_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {tse_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {tse_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tse_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tse_control_port_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {tse_control_port_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {tse_control_port_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {tse_control_port_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {tse_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tse_control_port_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {tse_control_port_agent} {ST_DATA_W} {111};set_instance_parameter_value {tse_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tse_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tse_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tse_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tse_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tse_control_port_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {tse_control_port_agent} {ID} {16};set_instance_parameter_value {tse_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tse_control_port_agent} {ECC_ENABLE} {0};add_instance {tse_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_id_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sys_id_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_id_control_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {sys_id_control_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {sys_id_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_id_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_id_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_id_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_id_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sys_id_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_id_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_id_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sys_id_control_slave_agent} {ID} {14};set_instance_parameter_value {sys_id_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_id_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_id_control_slave_agent} {ECC_ENABLE} {0};add_instance {sys_id_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_id_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_rx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_rx_csr_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_rx_csr_agent} {ST_DATA_W} {111};set_instance_parameter_value {msgdma_rx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_rx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_rx_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {msgdma_rx_csr_agent} {ID} {6};set_instance_parameter_value {msgdma_rx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_rx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_tx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_tx_csr_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_tx_csr_agent} {ST_DATA_W} {111};set_instance_parameter_value {msgdma_tx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_tx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_tx_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {msgdma_tx_csr_agent} {ID} {8};set_instance_parameter_value {msgdma_tx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_tx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ID} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_rx_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BURST_SIZE_H} {189};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BURST_SIZE_L} {187};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_TRANS_LOCK} {177};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BEGIN_BURST} {194};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BURSTWRAP_H} {186};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BURSTWRAP_L} {184};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BYTE_CNT_H} {183};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BYTE_CNT_L} {179};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_ADDR_H} {172};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {173};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_TRANS_POSTED} {174};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_TRANS_WRITE} {175};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_TRANS_READ} {176};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_SRC_ID_H} {200};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_SRC_ID_L} {196};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_DEST_ID_L} {201};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {ST_DATA_W} {219};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {ID} {7};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {msgdma_rx_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_rx_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_tx_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BURST_SIZE_H} {189};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BURST_SIZE_L} {187};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_TRANS_LOCK} {177};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BEGIN_BURST} {194};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BURSTWRAP_H} {186};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BURSTWRAP_L} {184};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BYTE_CNT_H} {183};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BYTE_CNT_L} {179};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_ADDR_H} {172};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {173};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_TRANS_POSTED} {174};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_TRANS_WRITE} {175};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_TRANS_READ} {176};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_SRC_ID_H} {200};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_SRC_ID_L} {196};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_DEST_ID_L} {201};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {ST_DATA_W} {219};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {ID} {9};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {msgdma_tx_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_tx_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_pll_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sys_pll_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_pll_pll_slave_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {sys_pll_pll_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {sys_pll_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_pll_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_pll_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_pll_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_pll_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sys_pll_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_pll_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_pll_pll_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sys_pll_pll_slave_agent} {ID} {15};set_instance_parameter_value {sys_pll_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_pll_pll_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_pll_pll_slave_agent} {ECC_ENABLE} {0};add_instance {sys_pll_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_pll_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_pll_pll_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_pll_pll_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sdram_s1_agent} {ID} {12};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_clk_timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_clk_timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sys_clk_timer_s1_agent} {ID} {13};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {ECC_ENABLE} {0};add_instance {sys_clk_timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {uart_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {uart_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {uart_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {uart_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {uart_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {uart_s1_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {uart_s1_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {uart_s1_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {uart_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {uart_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {uart_s1_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {uart_s1_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {uart_s1_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {uart_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {uart_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {uart_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {uart_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {uart_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {uart_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {uart_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {uart_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {uart_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {uart_s1_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {uart_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {uart_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {uart_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {uart_s1_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {uart_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {uart_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {uart_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {uart_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {uart_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {uart_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {uart_s1_agent} {ID} {17};set_instance_parameter_value {uart_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_s1_agent} {ECC_ENABLE} {0};add_instance {uart_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {uart_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {onchip_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory_s1_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {onchip_memory_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {onchip_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_memory_s1_agent} {ID} {10};set_instance_parameter_value {onchip_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {descriptor_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {descriptor_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {descriptor_memory_s1_agent} {ID} {4};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {ECC_ENABLE} {0};add_instance {descriptor_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_led_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_led_s1_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {pio_led_s1_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {pio_led_s1_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {pio_led_s1_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {pio_led_s1_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {pio_led_s1_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {pio_led_s1_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURSTWRAP_L} {76};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTE_CNT_H} {75};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {pio_led_s1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {pio_led_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {pio_led_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_led_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_led_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {pio_led_s1_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {pio_led_s1_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {pio_led_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {pio_led_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_led_s1_agent} {ST_CHANNEL_W} {18};set_instance_parameter_value {pio_led_s1_agent} {ST_DATA_W} {111};set_instance_parameter_value {pio_led_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_led_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_led_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_led_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_led_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_led_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_led_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {pio_led_s1_agent} {ID} {11};set_instance_parameter_value {pio_led_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_led_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_led_s1_agent} {ECC_ENABLE} {0};add_instance {pio_led_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {12 4 10 3 16 8 6 17 13 11 9 7 15 1 2 0 14 5 };set_instance_parameter_value {router} {CHANNEL_ID} {000001000000000000 010000000000000000 001000000000000000 000000000100000000 000000000000010000 000000000010000000 000000000001000000 000100000000000000 000010000000000000 100000000000000000 000000010000000000 000000001000000000 000000100000000000 000000000000001000 000000000000000100 000000000000000010 000000000000100000 000000000000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both both write write both both both both read both };set_instance_parameter_value {router} {START_ADDRESS} {0x8000000 0x10001000 0x10002000 0x10003800 0x10004000 0x10004400 0x10004420 0x10004440 0x10004460 0x10004480 0x10004490 0x100044a0 0x100044b0 0x100044c0 0x100044d0 0x100044e0 0x100044f0 0x100044f8 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000000 0x10002000 0x10003000 0x10004000 0x10004400 0x10004420 0x10004440 0x10004460 0x10004480 0x10004490 0x100044a0 0x100044b0 0x100044c0 0x100044d0 0x100044e0 0x100044f0 0x100044f8 0x10004500 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {64};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router} {PKT_TRANS_READ} {68};set_instance_parameter_value {router} {ST_DATA_W} {111};set_instance_parameter_value {router} {ST_CHANNEL_W} {18};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {12};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {12};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x10001000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10002000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {64};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_001} {ST_DATA_W} {111};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {4 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x10001000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x10002000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {64};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_002} {ST_DATA_W} {111};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {12 10 3 };set_instance_parameter_value {router_003} {CHANNEL_ID} {010 100 001 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x8000000 0x10002000 0x10003800 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x10000000 0x10003000 0x10004000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {64};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_003} {ST_DATA_W} {111};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {12};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {64};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_004} {ST_DATA_W} {111};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {64};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_005} {ST_DATA_W} {111};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {64};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_006} {ST_DATA_W} {111};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {64};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_007} {ST_DATA_W} {111};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {64};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_008} {ST_DATA_W} {111};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {64};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_009} {ST_DATA_W} {111};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {64};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_010} {ST_DATA_W} {111};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {64};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_011} {ST_DATA_W} {111};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {64};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_012} {ST_DATA_W} {111};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {172};set_instance_parameter_value {router_013} {PKT_ADDR_L} {144};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {201};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {175};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {176};set_instance_parameter_value {router_013} {ST_DATA_W} {219};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {172};set_instance_parameter_value {router_014} {PKT_ADDR_L} {144};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {201};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {175};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {176};set_instance_parameter_value {router_014} {ST_DATA_W} {219};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {64};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_015} {ST_DATA_W} {111};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_016} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {64};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_016} {ST_DATA_W} {111};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {0 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {64};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_017} {ST_DATA_W} {111};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {0 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {64};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_018} {ST_DATA_W} {111};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_019} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {64};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_019} {ST_DATA_W} {111};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {0 3 2 };set_instance_parameter_value {router_020} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {64};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_020} {ST_DATA_W} {111};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {0 };set_instance_parameter_value {router_021} {CHANNEL_ID} {1 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {64};set_instance_parameter_value {router_021} {PKT_ADDR_L} {36};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_021} {ST_DATA_W} {111};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {18};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {18};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {111};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {111};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {18};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {111};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {18};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {111};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {18};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {msgdma_rx_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {67};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {78};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {76};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {172};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {183};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {179};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {173};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {189};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {187};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {178};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {191};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {190};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_rx_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_tx_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {67};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {78};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {76};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {172};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {183};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {179};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {173};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {189};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {187};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {178};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {191};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {190};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_tx_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_rx_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {172};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {183};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {179};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {173};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {175};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {186};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {184};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {189};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {187};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {178};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {191};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {190};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_rx_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_tx_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {172};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {183};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {179};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {173};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {175};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {186};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {184};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {189};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {187};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {178};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {191};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {190};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {64};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {75};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {71};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {18};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_tx_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {111};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {18};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {111};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {18};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {111};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {18};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {111};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {18};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {msgdma_tx_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {msgdma_tx_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {msgdma_tx_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {msgdma_tx_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {msgdma_tx_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sys_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {sys_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clock_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clock_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_data_master_translator.avalon_universal_master_0} {cpu_data_master_agent.av} {avalon};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu_data_master_agent.rp} {qsys_mm.response};add_connection {msgdma_tx_mm_read_translator.avalon_universal_master_0} {msgdma_tx_mm_read_agent.av} {avalon};set_connection_parameter_value {msgdma_tx_mm_read_translator.avalon_universal_master_0/msgdma_tx_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_mm_read_translator.avalon_universal_master_0/msgdma_tx_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_mm_read_translator.avalon_universal_master_0/msgdma_tx_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {msgdma_tx_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/msgdma_tx_mm_read_agent.rp} {qsys_mm.response};add_connection {msgdma_rx_mm_write_translator.avalon_universal_master_0} {msgdma_rx_mm_write_agent.av} {avalon};set_connection_parameter_value {msgdma_rx_mm_write_translator.avalon_universal_master_0/msgdma_rx_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_mm_write_translator.avalon_universal_master_0/msgdma_rx_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_mm_write_translator.avalon_universal_master_0/msgdma_rx_mm_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {msgdma_rx_mm_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/msgdma_rx_mm_write_agent.rp} {qsys_mm.response};add_connection {cpu_instruction_master_translator.avalon_universal_master_0} {cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {jtag_avalon_jtag_slave_agent.m0} {jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_avalon_jtag_slave_agent.m0/jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_avalon_jtag_slave_agent.m0/jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_avalon_jtag_slave_agent.m0/jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_avalon_jtag_slave_agent.rf_source} {jtag_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_avalon_jtag_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {jtag_avalon_jtag_slave_agent_rdata_fifo.out} {jtag_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {Button_Pio_avalon_parallel_port_slave_agent.m0} {Button_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Button_Pio_avalon_parallel_port_slave_agent.m0/Button_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Button_Pio_avalon_parallel_port_slave_agent.m0/Button_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Button_Pio_avalon_parallel_port_slave_agent.m0/Button_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Button_Pio_avalon_parallel_port_slave_agent.rf_source} {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo.out} {Button_Pio_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {Button_Pio_avalon_parallel_port_slave_agent.rdata_fifo_src} {Button_Pio_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {Button_Pio_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/Button_Pio_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {Switch_Pio_avalon_parallel_port_slave_agent.m0} {Switch_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent.m0/Switch_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent.m0/Switch_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Switch_Pio_avalon_parallel_port_slave_agent.m0/Switch_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Switch_Pio_avalon_parallel_port_slave_agent.rf_source} {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo.out} {Switch_Pio_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {Switch_Pio_avalon_parallel_port_slave_agent.rdata_fifo_src} {Switch_Pio_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {Switch_Pio_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/Switch_Pio_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {IO_Pio_avalon_parallel_port_slave_agent.m0} {IO_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {IO_Pio_avalon_parallel_port_slave_agent.m0/IO_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {IO_Pio_avalon_parallel_port_slave_agent.m0/IO_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {IO_Pio_avalon_parallel_port_slave_agent.m0/IO_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {IO_Pio_avalon_parallel_port_slave_agent.rf_source} {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo.out} {IO_Pio_avalon_parallel_port_slave_agent.rf_sink} {avalon_streaming};add_connection {IO_Pio_avalon_parallel_port_slave_agent.rdata_fifo_src} {IO_Pio_avalon_parallel_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {IO_Pio_avalon_parallel_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/IO_Pio_avalon_parallel_port_slave_agent.cp} {qsys_mm.command};add_connection {tse_control_port_agent.m0} {tse_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tse_control_port_agent.m0/tse_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tse_control_port_agent.m0/tse_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tse_control_port_agent.m0/tse_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tse_control_port_agent.rf_source} {tse_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {tse_control_port_agent_rsp_fifo.out} {tse_control_port_agent.rf_sink} {avalon_streaming};add_connection {tse_control_port_agent.rdata_fifo_src} {tse_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {tse_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/tse_control_port_agent.cp} {qsys_mm.command};add_connection {sys_id_control_slave_agent.m0} {sys_id_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_id_control_slave_agent.m0/sys_id_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_id_control_slave_agent.m0/sys_id_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_id_control_slave_agent.m0/sys_id_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_id_control_slave_agent.rf_source} {sys_id_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_id_control_slave_agent_rsp_fifo.out} {sys_id_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sys_id_control_slave_agent.rdata_fifo_src} {sys_id_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {sys_id_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/sys_id_control_slave_agent.cp} {qsys_mm.command};add_connection {msgdma_rx_csr_agent.m0} {msgdma_rx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_rx_csr_agent.m0/msgdma_rx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_csr_agent.m0/msgdma_rx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_csr_agent.m0/msgdma_rx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_rx_csr_agent.rf_source} {msgdma_rx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_rx_csr_agent_rsp_fifo.out} {msgdma_rx_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_rx_csr_agent.rdata_fifo_src} {msgdma_rx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {msgdma_rx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/msgdma_rx_csr_agent.cp} {qsys_mm.command};add_connection {msgdma_tx_csr_agent.m0} {msgdma_tx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_tx_csr_agent.m0/msgdma_tx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_csr_agent.m0/msgdma_tx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_csr_agent.m0/msgdma_tx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_tx_csr_agent.rf_source} {msgdma_tx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_tx_csr_agent_rsp_fifo.out} {msgdma_tx_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_tx_csr_agent.rdata_fifo_src} {msgdma_tx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {msgdma_tx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/msgdma_tx_csr_agent.cp} {qsys_mm.command};add_connection {cpu_debug_mem_slave_agent.m0} {cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_mem_slave_agent.rf_source} {cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rsp_fifo.out} {cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.rdata_fifo_src} {cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {msgdma_rx_descriptor_slave_agent.m0} {msgdma_rx_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_rx_descriptor_slave_agent.m0/msgdma_rx_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_descriptor_slave_agent.m0/msgdma_rx_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_descriptor_slave_agent.m0/msgdma_rx_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_rx_descriptor_slave_agent.rf_source} {msgdma_rx_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_rx_descriptor_slave_agent_rsp_fifo.out} {msgdma_rx_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {msgdma_rx_descriptor_slave_agent.rdata_fifo_src} {msgdma_rx_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {msgdma_tx_descriptor_slave_agent.m0} {msgdma_tx_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_tx_descriptor_slave_agent.m0/msgdma_tx_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_descriptor_slave_agent.m0/msgdma_tx_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_descriptor_slave_agent.m0/msgdma_tx_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_tx_descriptor_slave_agent.rf_source} {msgdma_tx_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_tx_descriptor_slave_agent_rsp_fifo.out} {msgdma_tx_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {msgdma_tx_descriptor_slave_agent.rdata_fifo_src} {msgdma_tx_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_pll_pll_slave_agent.m0} {sys_pll_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_pll_pll_slave_agent.m0/sys_pll_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_pll_pll_slave_agent.m0/sys_pll_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_pll_pll_slave_agent.m0/sys_pll_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_pll_pll_slave_agent.rf_source} {sys_pll_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_pll_pll_slave_agent_rsp_fifo.out} {sys_pll_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {sys_pll_pll_slave_agent.rdata_fifo_src} {sys_pll_pll_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sys_pll_pll_slave_agent_rdata_fifo.out} {sys_pll_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {sys_pll_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/sys_pll_pll_slave_agent.cp} {qsys_mm.command};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/sdram_s1_agent.cp} {qsys_mm.command};add_connection {sys_clk_timer_s1_agent.m0} {sys_clk_timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_clk_timer_s1_agent.rf_source} {sys_clk_timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_clk_timer_s1_agent_rsp_fifo.out} {sys_clk_timer_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_clk_timer_s1_agent.rdata_fifo_src} {sys_clk_timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {sys_clk_timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/sys_clk_timer_s1_agent.cp} {qsys_mm.command};add_connection {uart_s1_agent.m0} {uart_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {uart_s1_agent.m0/uart_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {uart_s1_agent.m0/uart_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {uart_s1_agent.m0/uart_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {uart_s1_agent.rf_source} {uart_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {uart_s1_agent_rsp_fifo.out} {uart_s1_agent.rf_sink} {avalon_streaming};add_connection {uart_s1_agent.rdata_fifo_src} {uart_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_014.src} {uart_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/uart_s1_agent.cp} {qsys_mm.command};add_connection {onchip_memory_s1_agent.m0} {onchip_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory_s1_agent.m0/onchip_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory_s1_agent.rf_source} {onchip_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory_s1_agent_rsp_fifo.out} {onchip_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory_s1_agent.rdata_fifo_src} {onchip_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {onchip_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/onchip_memory_s1_agent.cp} {qsys_mm.command};add_connection {descriptor_memory_s1_agent.m0} {descriptor_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {descriptor_memory_s1_agent.rf_source} {descriptor_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {descriptor_memory_s1_agent_rsp_fifo.out} {descriptor_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {descriptor_memory_s1_agent.rdata_fifo_src} {descriptor_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_016.src} {descriptor_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/descriptor_memory_s1_agent.cp} {qsys_mm.command};add_connection {pio_led_s1_agent.m0} {pio_led_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_led_s1_agent.rf_source} {pio_led_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_led_s1_agent_rsp_fifo.out} {pio_led_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_led_s1_agent.rdata_fifo_src} {pio_led_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_017.src} {pio_led_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/pio_led_s1_agent.cp} {qsys_mm.command};add_connection {cpu_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {msgdma_tx_mm_read_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_mm_read_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {msgdma_rx_mm_write_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_mm_write_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {cpu_instruction_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {jtag_avalon_jtag_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {jtag_avalon_jtag_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {Button_Pio_avalon_parallel_port_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {Button_Pio_avalon_parallel_port_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {Switch_Pio_avalon_parallel_port_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {Switch_Pio_avalon_parallel_port_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {IO_Pio_avalon_parallel_port_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {IO_Pio_avalon_parallel_port_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {tse_control_port_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {tse_control_port_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {sys_id_control_slave_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {sys_id_control_slave_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {msgdma_rx_csr_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_csr_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {msgdma_tx_csr_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_csr_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {cpu_debug_mem_slave_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {msgdma_rx_descriptor_slave_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_descriptor_slave_agent.rp/router_013.sink} {qsys_mm.response};add_connection {msgdma_tx_descriptor_slave_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_descriptor_slave_agent.rp/router_014.sink} {qsys_mm.response};add_connection {sys_pll_pll_slave_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {sys_pll_pll_slave_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {sdram_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {sys_clk_timer_s1_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {sys_clk_timer_s1_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {uart_s1_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {uart_s1_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {onchip_memory_s1_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory_s1_agent.rp/router_019.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {descriptor_memory_s1_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {descriptor_memory_s1_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {pio_led_s1_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {pio_led_s1_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux.src14} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src14/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux.src15} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src15/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux.src16} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src16/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux.src17} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src17/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_016.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_016.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_016.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_016.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_008.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src1} {cmd_mux_012.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/cmd_mux_012.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src2} {cmd_mux_015.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src2/cmd_mux_015.sink1} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_012.src1} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src1/rsp_mux_003.sink1} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src0} {rsp_mux.sink14} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/rsp_mux.sink14} {qsys_mm.response};add_connection {rsp_demux_015.src0} {rsp_mux.sink15} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/rsp_mux.sink15} {qsys_mm.response};add_connection {rsp_demux_015.src1} {rsp_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src1/rsp_mux_003.sink2} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux.sink16} {qsys_mm.response};add_connection {rsp_demux_016.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_016.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_017.src0} {rsp_mux.sink17} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/rsp_mux.sink17} {qsys_mm.response};add_connection {cmd_mux_009.src} {msgdma_rx_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/msgdma_rx_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {msgdma_rx_descriptor_slave_cmd_width_adapter.src} {msgdma_rx_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {msgdma_rx_descriptor_slave_cmd_width_adapter.src/msgdma_rx_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_010.src} {msgdma_tx_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/msgdma_tx_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {msgdma_tx_descriptor_slave_cmd_width_adapter.src} {msgdma_tx_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {msgdma_tx_descriptor_slave_cmd_width_adapter.src/msgdma_tx_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {router_013.src} {msgdma_rx_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/msgdma_rx_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {msgdma_rx_descriptor_slave_rsp_width_adapter.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_descriptor_slave_rsp_width_adapter.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {router_014.src} {msgdma_tx_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/msgdma_tx_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {msgdma_tx_descriptor_slave_rsp_width_adapter.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_descriptor_slave_rsp_width_adapter.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_011.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_011.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink11} {qsys_mm.response};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_mm_read_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_mm_write_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {Button_Pio_avalon_parallel_port_slave_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {Switch_Pio_avalon_parallel_port_slave_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {IO_Pio_avalon_parallel_port_slave_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {tse_control_port_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sys_id_control_slave_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_csr_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_csr_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_slave_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_slave_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sys_clk_timer_s1_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {uart_s1_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {onchip_memory_s1_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {descriptor_memory_s1_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {pio_led_s1_translator.reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_mm_read_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_mm_write_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {Button_Pio_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {Switch_Pio_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {IO_Pio_avalon_parallel_port_slave_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {tse_control_port_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {tse_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sys_id_control_slave_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sys_id_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_csr_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_csr_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_slave_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_slave_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sys_clk_timer_s1_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {sys_clk_timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {uart_s1_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {uart_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {onchip_memory_s1_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {onchip_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {descriptor_memory_s1_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {descriptor_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {pio_led_s1_agent.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {pio_led_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {msgdma_tx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {jtag_avalon_jtag_slave_translator.reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {sys_pll_pll_slave_translator.reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {jtag_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {jtag_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {jtag_avalon_jtag_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {sys_pll_pll_slave_agent.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {sys_pll_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {sys_pll_pll_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {jtag_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_data_master_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_mm_read_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_mm_write_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_instruction_master_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {Button_Pio_avalon_parallel_port_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {Switch_Pio_avalon_parallel_port_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {IO_Pio_avalon_parallel_port_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {tse_control_port_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_id_control_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_csr_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_csr_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_clk_timer_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {uart_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {onchip_memory_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {descriptor_memory_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {pio_led_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_data_master_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_mm_read_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_mm_write_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_instruction_master_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {Button_Pio_avalon_parallel_port_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {Switch_Pio_avalon_parallel_port_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {IO_Pio_avalon_parallel_port_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {tse_control_port_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {tse_control_port_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_id_control_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_id_control_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_csr_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_csr_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_csr_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_csr_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_clk_timer_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sys_clk_timer_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {uart_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {uart_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {onchip_memory_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {onchip_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {pio_led_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {pio_led_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cpu_reset_reset_bridge.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {msgdma_tx_reset_n_reset_bridge.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {jtag_avalon_jtag_slave_translator.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {sys_pll_pll_slave_translator.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {jtag_avalon_jtag_slave_agent.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {jtag_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {jtag_avalon_jtag_slave_agent_rdata_fifo.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {sys_pll_pll_slave_agent.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {sys_pll_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {sys_pll_pll_slave_agent_rdata_fifo.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {clock_50_clk_clock_bridge.out_clk} {jtag_reset_reset_bridge.clk} {clock};add_interface {clock_50_clk} {clock} {slave};set_interface_property {clock_50_clk} {EXPORT_OF} {clock_50_clk_clock_bridge.in_clk};add_interface {sys_clk_clk} {clock} {slave};set_interface_property {sys_clk_clk} {EXPORT_OF} {sys_clk_clk_clock_bridge.in_clk};add_interface {cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_reset_reset_bridge.in_reset};add_interface {jtag_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_reset_reset_bridge.in_reset};add_interface {msgdma_tx_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {msgdma_tx_reset_n_reset_bridge_in_reset} {EXPORT_OF} {msgdma_tx_reset_n_reset_bridge.in_reset};add_interface {cpu_data_master} {avalon} {slave};set_interface_property {cpu_data_master} {EXPORT_OF} {cpu_data_master_translator.avalon_anti_master_0};add_interface {cpu_instruction_master} {avalon} {slave};set_interface_property {cpu_instruction_master} {EXPORT_OF} {cpu_instruction_master_translator.avalon_anti_master_0};add_interface {msgdma_rx_mm_write} {avalon} {slave};set_interface_property {msgdma_rx_mm_write} {EXPORT_OF} {msgdma_rx_mm_write_translator.avalon_anti_master_0};add_interface {msgdma_tx_mm_read} {avalon} {slave};set_interface_property {msgdma_tx_mm_read} {EXPORT_OF} {msgdma_tx_mm_read_translator.avalon_anti_master_0};add_interface {Button_Pio_avalon_parallel_port_slave} {avalon} {master};set_interface_property {Button_Pio_avalon_parallel_port_slave} {EXPORT_OF} {Button_Pio_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {cpu_debug_mem_slave} {avalon} {master};set_interface_property {cpu_debug_mem_slave} {EXPORT_OF} {cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {descriptor_memory_s1} {avalon} {master};set_interface_property {descriptor_memory_s1} {EXPORT_OF} {descriptor_memory_s1_translator.avalon_anti_slave_0};add_interface {IO_Pio_avalon_parallel_port_slave} {avalon} {master};set_interface_property {IO_Pio_avalon_parallel_port_slave} {EXPORT_OF} {IO_Pio_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {jtag_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_avalon_jtag_slave} {EXPORT_OF} {jtag_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {msgdma_rx_csr} {avalon} {master};set_interface_property {msgdma_rx_csr} {EXPORT_OF} {msgdma_rx_csr_translator.avalon_anti_slave_0};add_interface {msgdma_rx_descriptor_slave} {avalon} {master};set_interface_property {msgdma_rx_descriptor_slave} {EXPORT_OF} {msgdma_rx_descriptor_slave_translator.avalon_anti_slave_0};add_interface {msgdma_tx_csr} {avalon} {master};set_interface_property {msgdma_tx_csr} {EXPORT_OF} {msgdma_tx_csr_translator.avalon_anti_slave_0};add_interface {msgdma_tx_descriptor_slave} {avalon} {master};set_interface_property {msgdma_tx_descriptor_slave} {EXPORT_OF} {msgdma_tx_descriptor_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory_s1} {avalon} {master};set_interface_property {onchip_memory_s1} {EXPORT_OF} {onchip_memory_s1_translator.avalon_anti_slave_0};add_interface {pio_led_s1} {avalon} {master};set_interface_property {pio_led_s1} {EXPORT_OF} {pio_led_s1_translator.avalon_anti_slave_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};add_interface {Switch_Pio_avalon_parallel_port_slave} {avalon} {master};set_interface_property {Switch_Pio_avalon_parallel_port_slave} {EXPORT_OF} {Switch_Pio_avalon_parallel_port_slave_translator.avalon_anti_slave_0};add_interface {sys_clk_timer_s1} {avalon} {master};set_interface_property {sys_clk_timer_s1} {EXPORT_OF} {sys_clk_timer_s1_translator.avalon_anti_slave_0};add_interface {sys_id_control_slave} {avalon} {master};set_interface_property {sys_id_control_slave} {EXPORT_OF} {sys_id_control_slave_translator.avalon_anti_slave_0};add_interface {sys_pll_pll_slave} {avalon} {master};set_interface_property {sys_pll_pll_slave} {EXPORT_OF} {sys_pll_pll_slave_translator.avalon_anti_slave_0};add_interface {tse_control_port} {avalon} {master};set_interface_property {tse_control_port} {EXPORT_OF} {tse_control_port_translator.avalon_anti_slave_0};add_interface {uart_s1} {avalon} {master};set_interface_property {uart_s1} {EXPORT_OF} {uart_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.Button_Pio.avalon_parallel_port_slave} {0};set_module_assignment {interconnect_id.IO_Pio.avalon_parallel_port_slave} {1};set_module_assignment {interconnect_id.Switch_Pio.avalon_parallel_port_slave} {2};set_module_assignment {interconnect_id.cpu.data_master} {0};set_module_assignment {interconnect_id.cpu.debug_mem_slave} {3};set_module_assignment {interconnect_id.cpu.instruction_master} {1};set_module_assignment {interconnect_id.descriptor_memory.s1} {4};set_module_assignment {interconnect_id.jtag.avalon_jtag_slave} {5};set_module_assignment {interconnect_id.msgdma_rx.csr} {6};set_module_assignment {interconnect_id.msgdma_rx.descriptor_slave} {7};set_module_assignment {interconnect_id.msgdma_rx.mm_write} {2};set_module_assignment {interconnect_id.msgdma_tx.csr} {8};set_module_assignment {interconnect_id.msgdma_tx.descriptor_slave} {9};set_module_assignment {interconnect_id.msgdma_tx.mm_read} {3};set_module_assignment {interconnect_id.onchip_memory.s1} {10};set_module_assignment {interconnect_id.pio_led.s1} {11};set_module_assignment {interconnect_id.sdram.s1} {12};set_module_assignment {interconnect_id.sys_clk_timer.s1} {13};set_module_assignment {interconnect_id.sys_id.control_slave} {14};set_module_assignment {interconnect_id.sys_pll.pll_slave} {15};set_module_assignment {interconnect_id.tse.control_port} {16};set_module_assignment {interconnect_id.uart.s1} {17};" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_020.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_mux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_mux_016.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_rsp_demux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009.v"
       type="VERILOG" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="NiosII" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 15 starting:altera_mm_interconnect "submodules/NiosII_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>143</b> modules, <b>485</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.016s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.023s/0.037s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.014s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.017s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.016s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.013s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.022s/0.034s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.013s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.014s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.019s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.013s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.014s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>161</b> modules, <b>539</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_020</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/NiosII_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux_016</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/NiosII_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>NiosII</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 158 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 154 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 136 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 132 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 131 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 94 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 93 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 91 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 90 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 82 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_012"</message>
   <message level="Info" culprit="router_012"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_012</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 81 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_013"</message>
   <message level="Info" culprit="router_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 74 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_020"</message>
   <message level="Info" culprit="router_020"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_020</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 72 starting:altera_merlin_demultiplexer "submodules/NiosII_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 71 starting:altera_merlin_demultiplexer "submodules/NiosII_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 69 starting:altera_merlin_demultiplexer "submodules/NiosII_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 68 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 60 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_cmd_mux_008"</message>
   <message level="Info" culprit="cmd_mux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_008</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="NiosII">queue size: 52 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_cmd_mux_016"</message>
   <message level="Info" culprit="cmd_mux_016"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_016</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="NiosII">queue size: 50 starting:altera_merlin_demultiplexer "submodules/NiosII_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 42 starting:altera_merlin_demultiplexer "submodules/NiosII_mm_interconnect_0_rsp_demux_008"</message>
   <message level="Info" culprit="rsp_demux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_008</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 32 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="NiosII">queue size: 31 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="NiosII">queue size: 29 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="NiosII">queue size: 28 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="msgdma_rx_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>msgdma_rx_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="NiosII">queue size: 24 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="NiosII">queue size: 20 starting:altera_avalon_st_adapter "submodules/NiosII_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 1 starting:error_adapter "submodules/NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 12 starting:altera_avalon_st_adapter "submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_009"><![CDATA["<b>avalon_st_adapter_009</b>" reuses <b>error_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_009</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 0 starting:error_adapter "submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_009</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:18.1:AUTO_DEVICE_FAMILY=Cyclone IV E,IRQ_MAP=0:5,1:3,2:0,3:1,4:2,NUM_RCVRS=5,SENDER_IRQ_WIDTH=32"
   instancePathKey="NiosII:.:irq_mapper"
   kind="altera_irq_mapper"
   version="18.1"
   name="NiosII_irq_mapper">
  <parameter name="NUM_RCVRS" value="5" />
  <parameter name="IRQ_MAP" value="0:5,1:3,2:0,3:1,4:2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 170 starting:altera_irq_mapper "submodules/NiosII_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>NiosII</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_clock_crosser:18.1:AUTO_RECEIVER_INTERRUPTS_USED=-1,IRQ_WIDTH=1"
   instancePathKey="NiosII:.:irq_synchronizer"
   kind="altera_irq_clock_crosser"
   version="18.1"
   name="altera_irq_clock_crosser">
  <parameter name="IRQ_WIDTH" value="1" />
  <parameter name="AUTO_RECEIVER_INTERRUPTS_USED" value="-1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII" as="irq_synchronizer" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 169 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>NiosII</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=32,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=2,inUseEmptyPort=1,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=2,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=0)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=2,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(clock:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="NiosII:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="NiosII_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="NiosII" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 168 starting:altera_avalon_st_adapter "submodules/NiosII_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/NiosII_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/NiosII_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 4 starting:error_adapter "submodules/NiosII_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 3 starting:timing_adapter "submodules/NiosII_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=32,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=1,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="NiosII:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="NiosII_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="NiosII" as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 169 starting:altera_avalon_st_adapter "submodules/NiosII_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/NiosII_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>NiosII</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 2 starting:error_adapter "submodules/NiosII_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="NiosII:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller_004" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 169 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>NiosII</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=268449824,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x10001000&apos; end=&apos;0x10002000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10003000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x10003800&apos; end=&apos;0x10004000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;tse.control_port&apos; start=&apos;0x10004000&apos; end=&apos;0x10004400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x10004400&apos; end=&apos;0x10004420&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x10004420&apos; end=&apos;0x10004440&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x10004440&apos; end=&apos;0x10004460&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x10004460&apos; end=&apos;0x10004480&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;pio_led.s1&apos; start=&apos;0x10004480&apos; end=&apos;0x10004490&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;msgdma_tx.descriptor_slave&apos; start=&apos;0x10004490&apos; end=&apos;0x100044A0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;msgdma_rx.descriptor_slave&apos; start=&apos;0x100044A0&apos; end=&apos;0x100044B0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sys_pll.pll_slave&apos; start=&apos;0x100044B0&apos; end=&apos;0x100044C0&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;IO_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044C0&apos; end=&apos;0x100044D0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Switch_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044D0&apos; end=&apos;0x100044E0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Button_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044E0&apos; end=&apos;0x100044F0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;sys_id.control_slave&apos; start=&apos;0x100044F0&apos; end=&apos;0x100044F8&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag.avalon_jtag_slave&apos; start=&apos;0x100044F8&apos; end=&apos;0x10004500&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=134217760,exceptionOffset=32,exceptionSlave=sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10003000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x10003800&apos; end=&apos;0x10004000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=47,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=134217728,resetOffset=0,resetSlave=sdram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="NiosII:.:cpu:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="18.1"
   name="NiosII_cpu_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Tiny" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="268449824" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="134217728" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="47" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="134217760" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x10001000&apos; end=&apos;0x10002000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10003000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x10003800&apos; end=&apos;0x10004000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;tse.control_port&apos; start=&apos;0x10004000&apos; end=&apos;0x10004400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x10004400&apos; end=&apos;0x10004420&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x10004420&apos; end=&apos;0x10004440&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;uart.s1&apos; start=&apos;0x10004440&apos; end=&apos;0x10004460&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x10004460&apos; end=&apos;0x10004480&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;pio_led.s1&apos; start=&apos;0x10004480&apos; end=&apos;0x10004490&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;msgdma_tx.descriptor_slave&apos; start=&apos;0x10004490&apos; end=&apos;0x100044A0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;msgdma_rx.descriptor_slave&apos; start=&apos;0x100044A0&apos; end=&apos;0x100044B0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sys_pll.pll_slave&apos; start=&apos;0x100044B0&apos; end=&apos;0x100044C0&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;IO_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044C0&apos; end=&apos;0x100044D0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Switch_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044D0&apos; end=&apos;0x100044E0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;Button_Pio.avalon_parallel_port_slave&apos; start=&apos;0x100044E0&apos; end=&apos;0x100044F0&apos; type=&apos;altera_up_avalon_parallel_port.avalon_parallel_port_slave&apos; /&gt;&lt;slave name=&apos;sys_id.control_slave&apos; start=&apos;0x100044F0&apos; end=&apos;0x100044F8&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag.avalon_jtag_slave&apos; start=&apos;0x100044F8&apos; end=&apos;0x10004500&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="sdram.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="sdram.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="no_mul" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x10000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;onchip_memory.s1&apos; start=&apos;0x10002000&apos; end=&apos;0x10003000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x10003800&apos; end=&apos;0x10004000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="medium_le_shift" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_cpu" as="cpu" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 164 starting:altera_nios2_gen2_unit "submodules/NiosII_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'NiosII_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec /home/nestor/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/nestor/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/nestor/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NiosII_cpu_cpu --dir=/tmp/alt8335_3539567211599971432.dir/0121_cpu_gen/ --quartus_bindir=/home/nestor/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8335_3539567211599971432.dir/0121_cpu_gen//NiosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   Couldn't query license setup in Quartus directory /home/nestor/intelFPGA_lite/18.1/quartus/linux64/</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:46 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:47 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:48 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:48 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2020.03.14 11:28:49 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'NiosII_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses"
   instancePathKey="NiosII:.:msgdma_rx:.:dispatcher_internal"
   kind="modular_sgdma_dispatcher"
   version="18.1"
   name="dispatcher">
  <parameter name="GUI_RESPONSE_PORT" value="2" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PREFETCHER_USE_CASE" value="0" />
  <parameter name="MODE" value="2" />
  <parameter name="DATA_FIFO_DEPTH" value="32" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="DESCRIPTOR_WIDTH" value="128" />
  <parameter name="DESCRIPTOR_INTERFACE" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="CSR_ADDRESS_WIDTH" value="3" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="DESCRIPTOR_BYTEENABLE_WIDTH" value="16" />
  <parameter name="MAX_BYTE" value="1024" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="MAX_BURST_COUNT" value="2" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_msgdma_rx" as="dispatcher_internal" />
  <instantiator instantiator="NiosII_msgdma_tx" as="dispatcher_internal" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 163 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=12,ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=29,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=11,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="NiosII:.:msgdma_rx:.:write_mstr_internal"
   kind="dma_write_master"
   version="18.1"
   name="write_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_msgdma_rx" as="write_mstr_internal" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 162 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_read_master:18.1:ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=29,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=11,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="NiosII:.:msgdma_tx:.:read_mstr_internal"
   kind="dma_read_master"
   version="18.1"
   name="read_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_msgdma_tx" as="read_mstr_internal" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 160 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>msgdma_tx</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse_mac:18.1:CORE_VERSION=4609,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=CYCLONEIVE,EG_ADDR=11,EG_FIFO=2048,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=false,ENABLE_HD_LOGIC=true,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=false,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=true,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=11,ING_FIFO=2048,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true"
   instancePathKey="NiosII:.:tse:.:i_tse_mac"
   kind="altera_eth_tse_mac"
   version="18.1"
   name="altera_eth_tse_mac">
  <parameter name="CORE_VERSION" value="4609" />
  <parameter name="CRC32GENDELAY" value="6" />
  <parameter name="ENABLE_GMII_LOOPBACK" value="false" />
  <parameter name="connect_to_pcs" value="false" />
  <parameter name="ENABLE_MAC_RX_VLAN" value="false" />
  <parameter name="DEVICE_FAMILY" value="CYCLONEIVE" />
  <parameter name="RAM_TYPE" value="AUTO" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="ENABLE_LGTH_CHECK" value="true" />
  <parameter name="MBIT_ONLY" value="true" />
  <parameter name="CUST_VERSION" value="0" />
  <parameter name="REDUCED_INTERFACE_ENA" value="true" />
  <parameter name="ENABLE_MDIO" value="true" />
  <parameter name="CRC32CHECK16BIT" value="0" />
  <parameter name="ING_ADDR" value="11" />
  <parameter name="CRC32S1L2_EXTERN" value="false" />
  <parameter name="ENABLE_MAC_TXADDR_SET" value="true" />
  <parameter name="EG_FIFO" value="2048" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="INSERT_TA" value="false" />
  <parameter name="EG_ADDR" value="11" />
  <parameter name="STAT_CNT_ENA" value="true" />
  <parameter name="REDUCED_CONTROL" value="false" />
  <parameter name="GBIT_ONLY" value="true" />
  <parameter name="CRC32DWIDTH" value="8" />
  <parameter name="ENABLE_ENA" value="32" />
  <parameter name="ENA_HASH" value="false" />
  <parameter name="ENABLE_SUP_ADDR" value="false" />
  <parameter name="ENABLE_SHIFT16" value="true" />
  <parameter name="RESET_LEVEL" value="1" />
  <parameter name="ENABLE_MAGIC_DETECT" value="true" />
  <parameter name="USE_SYNC_RESET" value="true" />
  <parameter name="ING_FIFO" value="2048" />
  <parameter name="ENABLE_MAC_TX_VLAN" value="false" />
  <parameter name="ENABLE_EXTENDED_STAT_REG" value="false" />
  <parameter name="ENABLE_MAC_FLOW_CTRL" value="false" />
  <parameter name="ENABLE_PADDING" value="true" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="ENABLE_ECC" value="false" />
  <parameter name="ENABLE_HD_LOGIC" value="true" />
  <parameter name="MDIO_CLK_DIV" value="40" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_tse" as="i_tse_mac" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 159 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>tse</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="NiosII:.:mm_interconnect_0:.:cpu_data_master_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="cpu_data_master_translator,msgdma_tx_mm_read_translator,msgdma_rx_mm_write_translator,cpu_instruction_master_translator" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 158 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="NiosII:.:mm_interconnect_0:.:jtag_avalon_jtag_slave_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="jtag_avalon_jtag_slave_translator,Button_Pio_avalon_parallel_port_slave_translator,Switch_Pio_avalon_parallel_port_slave_translator,IO_Pio_avalon_parallel_port_slave_translator,tse_control_port_translator,sys_id_control_slave_translator,msgdma_rx_csr_translator,msgdma_tx_csr_translator,cpu_debug_mem_slave_translator,msgdma_rx_descriptor_slave_translator,msgdma_tx_descriptor_slave_translator,sys_pll_pll_slave_translator,sdram_s1_translator,sys_clk_timer_s1_translator,uart_s1_translator,onchip_memory_s1_translator,descriptor_memory_s1_translator,pio_led_s1_translator" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 154 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;jtag_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044f8&quot;
   end=&quot;0x00000000010004500&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Button_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044e0&quot;
   end=&quot;0x000000000100044f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Switch_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044d0&quot;
   end=&quot;0x000000000100044e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;IO_Pio_avalon_parallel_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044c0&quot;
   end=&quot;0x000000000100044d0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;tse_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004000&quot;
   end=&quot;0x00000000010004400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;sys_id_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044f0&quot;
   end=&quot;0x000000000100044f8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;msgdma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004420&quot;
   end=&quot;0x00000000010004440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;msgdma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004400&quot;
   end=&quot;0x00000000010004420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010003800&quot;
   end=&quot;0x00000000010004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;msgdma_rx_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044a0&quot;
   end=&quot;0x000000000100044b0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;msgdma_tx_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004490&quot;
   end=&quot;0x000000000100044a0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;sys_pll_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000100044b0&quot;
   end=&quot;0x000000000100044c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000010000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sys_clk_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004460&quot;
   end=&quot;0x00000000010004480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;uart_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004440&quot;
   end=&quot;0x00000000010004460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;onchip_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010002000&quot;
   end=&quot;0x00000000010003000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010001000&quot;
   end=&quot;0x00000000010002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;pio_led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010004480&quot;
   end=&quot;0x00000000010004490&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=84,PKT_ADDR_SIDEBAND_L=84,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BURST_TYPE_H=83,PKT_BURST_TYPE_L=82,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_CACHE_H=105,PKT_CACHE_L=102,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=85,PKT_DATA_SIDEBAND_L=85,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_QOS_H=87,PKT_QOS_L=87,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_THREAD_ID_H=98,PKT_THREAD_ID_L=98,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_EXCLUSIVE=70,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="NiosII:.:mm_interconnect_0:.:cpu_data_master_agent"
   kind="altera_merlin_master_agent"
   version="18.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="cpu_data_master_agent,msgdma_tx_mm_read_agent,msgdma_rx_mm_write_agent,cpu_instruction_master_agent" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 136 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=76,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=75,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=92,PKT_SRC_ID_L=88,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=18,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="NiosII:.:mm_interconnect_0:.:jtag_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="jtag_avalon_jtag_slave_agent,Button_Pio_avalon_parallel_port_slave_agent,Switch_Pio_avalon_parallel_port_slave_agent,IO_Pio_avalon_parallel_port_slave_agent,tse_control_port_agent,sys_id_control_slave_agent,msgdma_rx_csr_agent,msgdma_tx_csr_agent,cpu_debug_mem_slave_agent,msgdma_rx_descriptor_slave_agent,msgdma_tx_descriptor_slave_agent,sys_pll_pll_slave_agent,sdram_s1_agent,sys_clk_timer_s1_agent,uart_s1_agent,onchip_memory_s1_agent,descriptor_memory_s1_agent,pio_led_s1_agent" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 132 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_avalon_jtag_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="NiosII:.:mm_interconnect_0:.:jtag_avalon_jtag_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="jtag_avalon_jtag_slave_agent_rsp_fifo,jtag_avalon_jtag_slave_agent_rdata_fifo,Button_Pio_avalon_parallel_port_slave_agent_rsp_fifo,Switch_Pio_avalon_parallel_port_slave_agent_rsp_fifo,IO_Pio_avalon_parallel_port_slave_agent_rsp_fifo,tse_control_port_agent_rsp_fifo,sys_id_control_slave_agent_rsp_fifo,msgdma_rx_csr_agent_rsp_fifo,msgdma_tx_csr_agent_rsp_fifo,cpu_debug_mem_slave_agent_rsp_fifo,msgdma_rx_descriptor_slave_agent_rsp_fifo,msgdma_tx_descriptor_slave_agent_rsp_fifo,sys_pll_pll_slave_agent_rsp_fifo,sys_pll_pll_slave_agent_rdata_fifo,sdram_s1_agent_rsp_fifo,sys_clk_timer_s1_agent_rsp_fifo,uart_s1_agent_rsp_fifo,onchip_memory_s1_agent_rsp_fifo,descriptor_memory_s1_agent_rsp_fifo,pio_led_s1_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 131 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=000001000000000000,010000000000000000,001000000000000000,000000000100000000,000000000000010000,000000000010000000,000000000001000000,000100000000000000,000010000000000000,100000000000000000,000000010000000000,000000001000000000,000000100000000000,000000000000001000,000000000000000100,000000000000000010,000000000000100000,000000000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=12,DEFAULT_DESTID=12,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=12,4,10,3,16,8,6,17,13,11,9,7,15,1,2,0,14,5,END_ADDRESS=0x10000000,0x10002000,0x10003000,0x10004000,0x10004400,0x10004420,0x10004440,0x10004460,0x10004480,0x10004490,0x100044a0,0x100044b0,0x100044c0,0x100044d0,0x100044e0,0x100044f0,0x100044f8,0x10004500,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=12:000001000000000000:0x8000000:0x10000000:both:1:0:0:1,4:010000000000000000:0x10001000:0x10002000:both:1:0:0:1,10:001000000000000000:0x10002000:0x10003000:both:1:0:0:1,3:000000000100000000:0x10003800:0x10004000:both:1:0:0:1,16:000000000000010000:0x10004000:0x10004400:both:1:0:0:1,8:000000000010000000:0x10004400:0x10004420:both:1:0:0:1,6:000000000001000000:0x10004420:0x10004440:both:1:0:0:1,17:000100000000000000:0x10004440:0x10004460:both:1:0:0:1,13:000010000000000000:0x10004460:0x10004480:both:1:0:0:1,11:100000000000000000:0x10004480:0x10004490:both:1:0:0:1,9:000000010000000000:0x10004490:0x100044a0:write:1:0:0:1,7:000000001000000000:0x100044a0:0x100044b0:write:1:0:0:1,15:000000100000000000:0x100044b0:0x100044c0:both:1:0:0:1,1:000000000000001000:0x100044c0:0x100044d0:both:1:0:0:1,2:000000000000000100:0x100044d0:0x100044e0:both:1:0:0:1,0:000000000000000010:0x100044e0:0x100044f0:both:1:0:0:1,14:000000000000100000:0x100044f0:0x100044f8:read:1:0:0:1,5:000000000000000001:0x100044f8:0x10004500:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x8000000,0x10001000,0x10002000,0x10003800,0x10004000,0x10004400,0x10004420,0x10004440,0x10004460,0x10004480,0x10004490,0x100044a0,0x100044b0,0x100044c0,0x100044d0,0x100044e0,0x100044f0,0x100044f8,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,write,write,both,both,both,both,read,both"
   instancePathKey="NiosII:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="NiosII_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter
     name="START_ADDRESS"
     value="0x8000000,0x10001000,0x10002000,0x10003800,0x10004000,0x10004400,0x10004420,0x10004440,0x10004460,0x10004480,0x10004490,0x100044a0,0x100044b0,0x100044c0,0x100044d0,0x100044e0,0x100044f0,0x100044f8" />
  <parameter name="DEFAULT_CHANNEL" value="12" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="12:000001000000000000:0x8000000:0x10000000:both:1:0:0:1,4:010000000000000000:0x10001000:0x10002000:both:1:0:0:1,10:001000000000000000:0x10002000:0x10003000:both:1:0:0:1,3:000000000100000000:0x10003800:0x10004000:both:1:0:0:1,16:000000000000010000:0x10004000:0x10004400:both:1:0:0:1,8:000000000010000000:0x10004400:0x10004420:both:1:0:0:1,6:000000000001000000:0x10004420:0x10004440:both:1:0:0:1,17:000100000000000000:0x10004440:0x10004460:both:1:0:0:1,13:000010000000000000:0x10004460:0x10004480:both:1:0:0:1,11:100000000000000000:0x10004480:0x10004490:both:1:0:0:1,9:000000010000000000:0x10004490:0x100044a0:write:1:0:0:1,7:000000001000000000:0x100044a0:0x100044b0:write:1:0:0:1,15:000000100000000000:0x100044b0:0x100044c0:both:1:0:0:1,1:000000000000001000:0x100044c0:0x100044d0:both:1:0:0:1,2:000000000000000100:0x100044d0:0x100044e0:both:1:0:0:1,0:000000000000000010:0x100044e0:0x100044f0:both:1:0:0:1,14:000000000000100000:0x100044f0:0x100044f8:read:1:0:0:1,5:000000000000000001:0x100044f8:0x10004500:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="PKT_DEST_ID_H" value="97" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="000001000000000000,010000000000000000,001000000000000000,000000000100000000,000000000000010000,000000000010000000,000000000001000000,000100000000000000,000010000000000000,100000000000000000,000000010000000000,000000001000000000,000000100000000000,000000000000001000,000000000000000100,000000000000000010,000000000000100000,000000000000000001" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,both,both,both,both,write,write,both,both,both,both,read,both" />
  <parameter
     name="SECURED_RANGE_PAIRS"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="101" />
  <parameter
     name="END_ADDRESS"
     value="0x10000000,0x10002000,0x10003000,0x10004000,0x10004400,0x10004420,0x10004440,0x10004460,0x10004480,0x10004490,0x100044a0,0x100044b0,0x100044c0,0x100044d0,0x100044e0,0x100044f0,0x100044f8,0x10004500" />
  <parameter name="PKT_PROTECTION_L" value="99" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="12" />
  <parameter
     name="DESTINATION_ID"
     value="12,4,10,3,16,8,6,17,13,11,9,7,15,1,2,0,14,5" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 94 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x10002000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x10001000:0x10002000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x10001000,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both"
   instancePathKey="NiosII:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="NiosII_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter name="START_ADDRESS" value="0x10001000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="4:1:0x10001000:0x10002000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="PKT_DEST_ID_H" value="97" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="101" />
  <parameter name="END_ADDRESS" value="0x10002000" />
  <parameter name="PKT_PROTECTION_L" value="99" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="4" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_mm_interconnect_0" as="router_001,router_002" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 93 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=010,100,001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=12,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=12,10,3,END_ADDRESS=0x10000000,0x10003000,0x10004000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=12:010:0x8000000:0x10000000:both:1:0:0:1,10:100:0x10002000:0x10003000:both:1:0:0:1,3:001:0x10003800:0x10004000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x8000000,0x10002000,0x10003800,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="NiosII:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="18.1"
   name="NiosII_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter name="START_ADDRESS" value="0x8000000,0x10002000,0x10003800" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="12:010:0x8000000:0x10000000:both:1:0:0:1,10:100:0x10002000:0x10003000:both:1:0:0:1,3:001:0x10003800:0x10004000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="PKT_DEST_ID_H" value="97" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="010,100,001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="101" />
  <parameter name="END_ADDRESS" value="0x10000000,0x10003000,0x10004000" />
  <parameter name="PKT_PROTECTION_L" value="99" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="12" />
  <parameter name="DESTINATION_ID" value="12,10,3" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_mm_interconnect_0" as="router_003" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 91 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both"
   instancePathKey="NiosII:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="18.1"
   name="NiosII_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="PKT_DEST_ID_H" value="97" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="101" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="99" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="router_004,router_005,router_006,router_007,router_008,router_009,router_010,router_011,router_015,router_017,router_018,router_021" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 90 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="NiosII:.:mm_interconnect_0:.:router_012"
   kind="altera_merlin_router"
   version="18.1"
   name="NiosII_mm_interconnect_0_router_012">
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="PKT_DEST_ID_H" value="97" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="101" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="99" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="router_012,router_016,router_019" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 82 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_012"</message>
   <message level="Info" culprit="router_012"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_012</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=172,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=201,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=176,PKT_TRANS_WRITE=175,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=18,ST_DATA_W=219,TYPE_OF_TRANSACTION=both"
   instancePathKey="NiosII:.:mm_interconnect_0:.:router_013"
   kind="altera_merlin_router"
   version="18.1"
   name="NiosII_mm_interconnect_0_router_013">
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="176" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="172" />
  <parameter name="PKT_DEST_ID_H" value="205" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="201" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="219" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="209" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="207" />
  <parameter name="PKT_TRANS_WRITE" value="175" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_mm_interconnect_0" as="router_013,router_014" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 81 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_013"</message>
   <message level="Info" culprit="router_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,3,2,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=93,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=0:001:0x0:0x0:both:1:0:0:1,3:010:0x0:0x0:read:1:0:0:1,2:100:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=18,ST_DATA_W=111,TYPE_OF_TRANSACTION=both,read,write"
   instancePathKey="NiosII:.:mm_interconnect_0:.:router_020"
   kind="altera_merlin_router"
   version="18.1"
   name="NiosII_mm_interconnect_0_router_020">
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:001:0x0:0x0:both:1:0:0:1,3:010:0x0:0x0:read:1:0:0:1,2:100:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="PKT_DEST_ID_H" value="97" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="101" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="99" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,3,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_router_020.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_mm_interconnect_0" as="router_020" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 74 starting:altera_merlin_router "submodules/NiosII_mm_interconnect_0_router_020"</message>
   <message level="Info" culprit="router_020"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_020</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=18,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1"
   instancePathKey="NiosII:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="NiosII_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="NUM_OUTPUTS" value="18" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 72 starting:altera_merlin_demultiplexer "submodules/NiosII_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1"
   instancePathKey="NiosII:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="NiosII_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="cmd_demux_001,cmd_demux_002,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006,rsp_demux_007,rsp_demux_009,rsp_demux_010,rsp_demux_013,rsp_demux_014,rsp_demux_017" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 71 starting:altera_merlin_demultiplexer "submodules/NiosII_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1"
   instancePathKey="NiosII:.:mm_interconnect_0:.:cmd_demux_003"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="NiosII_mm_interconnect_0_cmd_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="cmd_demux_003,rsp_demux_016" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 69 starting:altera_merlin_demultiplexer "submodules/NiosII_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0"
   instancePathKey="NiosII:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="NiosII_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006,cmd_mux_007,cmd_mux_009,cmd_mux_010,cmd_mux_011,cmd_mux_013,cmd_mux_014,cmd_mux_017" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 68 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0"
   instancePathKey="NiosII:.:mm_interconnect_0:.:cmd_mux_008"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="NiosII_mm_interconnect_0_cmd_mux_008">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_mux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="cmd_mux_008,cmd_mux_012,cmd_mux_015" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 60 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_cmd_mux_008"</message>
   <message level="Info" culprit="cmd_mux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_008</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0"
   instancePathKey="NiosII:.:mm_interconnect_0:.:cmd_mux_016"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="NiosII_mm_interconnect_0_cmd_mux_016">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_cmd_mux_016.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_mm_interconnect_0" as="cmd_mux_016" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 52 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_cmd_mux_016"</message>
   <message level="Info" culprit="cmd_mux_016"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_016</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1"
   instancePathKey="NiosII:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="NiosII_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_mm_interconnect_0" as="rsp_demux,rsp_demux_011" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 50 starting:altera_merlin_demultiplexer "submodules/NiosII_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=18,ST_DATA_W=111,VALID_WIDTH=1"
   instancePathKey="NiosII:.:mm_interconnect_0:.:rsp_demux_008"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="NiosII_mm_interconnect_0_rsp_demux_008">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_rsp_demux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="rsp_demux_008,rsp_demux_012,rsp_demux_015" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 42 starting:altera_merlin_demultiplexer "submodules/NiosII_mm_interconnect_0_rsp_demux_008"</message>
   <message level="Info" culprit="rsp_demux_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=18,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0"
   instancePathKey="NiosII:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="NiosII_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="18" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 32 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0"
   instancePathKey="NiosII:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="NiosII_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_mm_interconnect_0" as="rsp_mux_001,rsp_mux_002" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 31 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=18,ST_DATA_W=111,USE_EXTERNAL_ARB=0"
   instancePathKey="NiosII:.:mm_interconnect_0:.:rsp_mux_003"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="NiosII_mm_interconnect_0_rsp_mux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="18" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_mm_interconnect_0" as="rsp_mux_003" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 29 starting:altera_merlin_multiplexer "submodules/NiosII_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=64,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=78,IN_PKT_BURSTWRAP_L=76,IN_PKT_BURST_SIZE_H=81,IN_PKT_BURST_SIZE_L=79,IN_PKT_BURST_TYPE_H=83,IN_PKT_BURST_TYPE_L=82,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=75,IN_PKT_BYTE_CNT_L=71,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=65,IN_PKT_TRANS_EXCLUSIVE=70,IN_PKT_TRANS_WRITE=67,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=172,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=189,OUT_PKT_BURST_SIZE_L=187,OUT_PKT_BURST_TYPE_H=191,OUT_PKT_BURST_TYPE_L=190,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=183,OUT_PKT_BYTE_CNT_L=179,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=218,OUT_PKT_ORI_BURST_SIZE_L=216,OUT_PKT_RESPONSE_STATUS_H=215,OUT_PKT_RESPONSE_STATUS_L=214,OUT_PKT_TRANS_COMPRESSED_READ=173,OUT_PKT_TRANS_EXCLUSIVE=178,OUT_ST_DATA_W=219,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=18"
   instancePathKey="NiosII:.:mm_interconnect_0:.:msgdma_rx_descriptor_slave_cmd_width_adapter"
   kind="altera_merlin_width_adapter"
   version="18.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="218" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="216" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="110" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:201) src_id(200:196) qos(195) begin_burst(194) data_sideband(193) addr_sideband(192) burst_type(191:190) burst_size(189:187) burstwrap(186:184) byte_cnt(183:179) trans_exclusive(178) trans_lock(177) trans_read(176) trans_write(175) trans_posted(174) trans_compressed_read(173) addr(172:144) byteen(143:128) data(127:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:93) src_id(92:88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78:76) byte_cnt(75:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="108" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="msgdma_rx_descriptor_slave_cmd_width_adapter,msgdma_tx_descriptor_slave_cmd_width_adapter,msgdma_rx_descriptor_slave_rsp_width_adapter,msgdma_tx_descriptor_slave_rsp_width_adapter" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 28 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="msgdma_rx_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>msgdma_rx_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=111,CHANNEL_WIDTH=18,DATA_WIDTH=111,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="NiosII:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="18.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="111" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="18" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 24 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="NiosII:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="NiosII_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_011,avalon_st_adapter_012,avalon_st_adapter_013,avalon_st_adapter_014,avalon_st_adapter_015,avalon_st_adapter_016,avalon_st_adapter_017" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 20 starting:altera_avalon_st_adapter "submodules/NiosII_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 1 starting:error_adapter "submodules/NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=130,inChannelWidth=0,inDataWidth=130,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=130,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="NiosII:.:mm_interconnect_0:.:avalon_st_adapter_009"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="NiosII_mm_interconnect_0_avalon_st_adapter_009">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="130" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="inDataWidth" value="130" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="NiosII_mm_interconnect_0"
     as="avalon_st_adapter_009,avalon_st_adapter_010" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 12 starting:altera_avalon_st_adapter "submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_009"><![CDATA["<b>avalon_st_adapter_009</b>" reuses <b>error_adapter</b> "<b>submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_009</b>"]]></message>
   <message level="Debug" culprit="NiosII">queue size: 0 starting:error_adapter "submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_009</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=2,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=0"
   instancePathKey="NiosII:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="NiosII_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_avalon_st_adapter" as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 4 starting:error_adapter "submodules/NiosII_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=2,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="NiosII:.:avalon_st_adapter:.:timing_adapter_0"
   kind="timing_adapter"
   version="18.1"
   name="NiosII_avalon_st_adapter_timing_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_avalon_st_adapter" as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 3 starting:timing_adapter "submodules/NiosII_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="NiosII:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="NiosII_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="NiosII_avalon_st_adapter_001" as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 2 starting:error_adapter "submodules/NiosII_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="NiosII:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 1 starting:error_adapter "submodules/NiosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="NiosII:.:mm_interconnect_0:.:avalon_st_adapter_009:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="NiosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/nestor/repositorios/DE2-115_ros_ethernet/NiosII/synthesis/submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/nestor/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="NiosII_mm_interconnect_0_avalon_st_adapter_009"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="NiosII">queue size: 0 starting:error_adapter "submodules/NiosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_009</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
