// Seed: 3411897077
module module_0 (
    output wor  id_0,
    input  wand id_1,
    input  tri0 id_2,
    output tri0 id_3
);
  if (1) wire id_5, id_6, id_7;
  wire id_8;
endmodule
module module_1 (
    input wire id_0
    , id_22,
    input supply0 id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    input wand id_6,
    output tri id_7,
    output uwire id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    output uwire id_12,
    input wor id_13,
    output uwire id_14,
    input uwire id_15
    , id_23,
    input supply1 id_16,
    input tri id_17,
    input wor id_18,
    input tri1 id_19,
    output logic id_20
);
  wire id_24;
  wire id_25, id_26;
  assign id_7 = id_0(1);
  initial begin : LABEL_0
    id_20 <= 1;
  end
  wire id_27, id_28;
  assign id_23 = 1 - id_19;
  wire id_29;
  module_0 modCall_1 (
      id_8,
      id_17,
      id_4,
      id_5
  );
  assign modCall_1.type_2 = 0;
  integer id_30;
  wire id_31;
endmodule
