{"vcs1":{"timestamp_begin":1747653159.625868307, "rt":8.66, "ut":8.88, "st":0.61}}
{"vcselab":{"timestamp_begin":1747653168.360870655, "rt":0.39, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1747653168.802972573, "rt":0.41, "ut":0.18, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747653159.057517868}
{"VCS_COMP_START_TIME": 1747653159.057517868}
{"VCS_COMP_END_TIME": 1747653169.332750832}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487848}}
{"vcselab": {"peak_mem": 183884}}
