Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jan 17 20:24:48 2022
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file tetris_timing_summary_routed.rpt -pb tetris_timing_summary_routed.pb -rpx tetris_timing_summary_routed.rpx -warn_on_violation
| Design       : tetris
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1673)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4010)
5. checking no_input_delay (6)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1673)
---------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: divs/div_reg[12]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: divs/div_reg[1]/Q (HIGH)

 There are 1283 register/latch pins with no clock driven by root clock pin: divs/div_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: music_inst/sc/clk_cnt_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4010)
---------------------------------------------------
 There are 4010 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.954        0.000                      0                  799        0.166        0.000                      0                  799        4.500        0.000                       0                   480  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.954        0.000                      0                  799        0.166        0.000                      0                  799        4.500        0.000                       0                   480  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.048ns (15.974%)  route 5.513ns (84.026%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.540     5.061    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y71         FDRE                                         r  music_inst/cd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  music_inst/cd/counter_reg[16]/Q
                         net (fo=2, routed)           0.657     6.174    music_inst/cd/counter[16]
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.298 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.574     6.872    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X28Y70         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.444     7.440    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.564 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.715     8.279    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X32Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.403 r  music_inst/cd/n_0_18669_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.385     9.788    n_0_18669_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.884 r  n_0_18669_BUFG_inst/O
                         net (fo=35, routed)          1.737    11.622    music_inst/cd/n_0_18669_BUFG
    SLICE_X29Y68         FDRE                                         r  music_inst/cd/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.427    14.768    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  music_inst/cd/counter_reg[1]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X29Y68         FDRE (Setup_fdre_C_R)       -0.429    14.576    music_inst/cd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.048ns (15.974%)  route 5.513ns (84.026%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.540     5.061    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y71         FDRE                                         r  music_inst/cd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  music_inst/cd/counter_reg[16]/Q
                         net (fo=2, routed)           0.657     6.174    music_inst/cd/counter[16]
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.298 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.574     6.872    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X28Y70         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.444     7.440    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.564 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.715     8.279    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X32Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.403 r  music_inst/cd/n_0_18669_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.385     9.788    n_0_18669_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.884 r  n_0_18669_BUFG_inst/O
                         net (fo=35, routed)          1.737    11.622    music_inst/cd/n_0_18669_BUFG
    SLICE_X29Y68         FDRE                                         r  music_inst/cd/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.427    14.768    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  music_inst/cd/counter_reg[2]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X29Y68         FDRE (Setup_fdre_C_R)       -0.429    14.576    music_inst/cd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.048ns (15.974%)  route 5.513ns (84.026%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.540     5.061    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y71         FDRE                                         r  music_inst/cd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  music_inst/cd/counter_reg[16]/Q
                         net (fo=2, routed)           0.657     6.174    music_inst/cd/counter[16]
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.298 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.574     6.872    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X28Y70         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.444     7.440    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.564 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.715     8.279    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X32Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.403 r  music_inst/cd/n_0_18669_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.385     9.788    n_0_18669_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.884 r  n_0_18669_BUFG_inst/O
                         net (fo=35, routed)          1.737    11.622    music_inst/cd/n_0_18669_BUFG
    SLICE_X29Y68         FDRE                                         r  music_inst/cd/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.427    14.768    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  music_inst/cd/counter_reg[3]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X29Y68         FDRE (Setup_fdre_C_R)       -0.429    14.576    music_inst/cd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.048ns (15.974%)  route 5.513ns (84.026%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.540     5.061    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y71         FDRE                                         r  music_inst/cd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  music_inst/cd/counter_reg[16]/Q
                         net (fo=2, routed)           0.657     6.174    music_inst/cd/counter[16]
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.298 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.574     6.872    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X28Y70         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.444     7.440    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.564 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.715     8.279    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X32Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.403 r  music_inst/cd/n_0_18669_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.385     9.788    n_0_18669_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.884 r  n_0_18669_BUFG_inst/O
                         net (fo=35, routed)          1.737    11.622    music_inst/cd/n_0_18669_BUFG
    SLICE_X29Y68         FDRE                                         r  music_inst/cd/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.427    14.768    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  music_inst/cd/counter_reg[4]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X29Y68         FDRE (Setup_fdre_C_R)       -0.429    14.576    music_inst/cd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 1.048ns (15.976%)  route 5.512ns (84.024%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.540     5.061    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y71         FDRE                                         r  music_inst/cd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  music_inst/cd/counter_reg[16]/Q
                         net (fo=2, routed)           0.657     6.174    music_inst/cd/counter[16]
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.298 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.574     6.872    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X28Y70         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.444     7.440    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.564 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.715     8.279    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X32Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.403 r  music_inst/cd/n_0_18669_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.385     9.788    n_0_18669_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.884 r  n_0_18669_BUFG_inst/O
                         net (fo=35, routed)          1.736    11.621    music_inst/cd/n_0_18669_BUFG
    SLICE_X29Y69         FDRE                                         r  music_inst/cd/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.426    14.767    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y69         FDRE                                         r  music_inst/cd/counter_reg[5]/C
                         clock pessimism              0.272    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X29Y69         FDRE (Setup_fdre_C_R)       -0.429    14.575    music_inst/cd/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 1.048ns (15.976%)  route 5.512ns (84.024%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.540     5.061    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y71         FDRE                                         r  music_inst/cd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  music_inst/cd/counter_reg[16]/Q
                         net (fo=2, routed)           0.657     6.174    music_inst/cd/counter[16]
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.298 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.574     6.872    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X28Y70         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.444     7.440    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.564 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.715     8.279    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X32Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.403 r  music_inst/cd/n_0_18669_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.385     9.788    n_0_18669_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.884 r  n_0_18669_BUFG_inst/O
                         net (fo=35, routed)          1.736    11.621    music_inst/cd/n_0_18669_BUFG
    SLICE_X29Y69         FDRE                                         r  music_inst/cd/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.426    14.767    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y69         FDRE                                         r  music_inst/cd/counter_reg[6]/C
                         clock pessimism              0.272    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X29Y69         FDRE (Setup_fdre_C_R)       -0.429    14.575    music_inst/cd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 1.048ns (15.976%)  route 5.512ns (84.024%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.540     5.061    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y71         FDRE                                         r  music_inst/cd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  music_inst/cd/counter_reg[16]/Q
                         net (fo=2, routed)           0.657     6.174    music_inst/cd/counter[16]
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.298 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.574     6.872    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X28Y70         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.444     7.440    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.564 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.715     8.279    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X32Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.403 r  music_inst/cd/n_0_18669_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.385     9.788    n_0_18669_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.884 r  n_0_18669_BUFG_inst/O
                         net (fo=35, routed)          1.736    11.621    music_inst/cd/n_0_18669_BUFG
    SLICE_X29Y69         FDRE                                         r  music_inst/cd/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.426    14.767    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y69         FDRE                                         r  music_inst/cd/counter_reg[7]/C
                         clock pessimism              0.272    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X29Y69         FDRE (Setup_fdre_C_R)       -0.429    14.575    music_inst/cd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 1.048ns (15.976%)  route 5.512ns (84.024%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.540     5.061    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y71         FDRE                                         r  music_inst/cd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  music_inst/cd/counter_reg[16]/Q
                         net (fo=2, routed)           0.657     6.174    music_inst/cd/counter[16]
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.298 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.574     6.872    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X28Y70         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.444     7.440    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.564 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.715     8.279    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X32Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.403 r  music_inst/cd/n_0_18669_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.385     9.788    n_0_18669_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.884 r  n_0_18669_BUFG_inst/O
                         net (fo=35, routed)          1.736    11.621    music_inst/cd/n_0_18669_BUFG
    SLICE_X29Y69         FDRE                                         r  music_inst/cd/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.426    14.767    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y69         FDRE                                         r  music_inst/cd/counter_reg[8]/C
                         clock pessimism              0.272    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X29Y69         FDRE (Setup_fdre_C_R)       -0.429    14.575    music_inst/cd/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 1.048ns (15.979%)  route 5.511ns (84.021%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.540     5.061    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y71         FDRE                                         r  music_inst/cd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  music_inst/cd/counter_reg[16]/Q
                         net (fo=2, routed)           0.657     6.174    music_inst/cd/counter[16]
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.298 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.574     6.872    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X28Y70         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.444     7.440    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.564 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.715     8.279    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X32Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.403 r  music_inst/cd/n_0_18669_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.385     9.788    n_0_18669_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.884 r  n_0_18669_BUFG_inst/O
                         net (fo=35, routed)          1.735    11.620    music_inst/cd/n_0_18669_BUFG
    SLICE_X29Y70         FDRE                                         r  music_inst/cd/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.426    14.767    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  music_inst/cd/counter_reg[10]/C
                         clock pessimism              0.272    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X29Y70         FDRE (Setup_fdre_C_R)       -0.429    14.575    music_inst/cd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 1.048ns (15.979%)  route 5.511ns (84.021%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.540     5.061    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y71         FDRE                                         r  music_inst/cd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  music_inst/cd/counter_reg[16]/Q
                         net (fo=2, routed)           0.657     6.174    music_inst/cd/counter[16]
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.298 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.574     6.872    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X28Y70         LUT5 (Prop_lut5_I4_O)        0.124     6.996 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.444     7.440    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X28Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.564 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.715     8.279    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X32Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.403 r  music_inst/cd/n_0_18669_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.385     9.788    n_0_18669_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.884 r  n_0_18669_BUFG_inst/O
                         net (fo=35, routed)          1.735    11.620    music_inst/cd/n_0_18669_BUFG
    SLICE_X29Y70         FDRE                                         r  music_inst/cd/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.426    14.767    music_inst/cd/clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  music_inst/cd/counter_reg[11]/C
                         clock pessimism              0.272    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X29Y70         FDRE (Setup_fdre_C_R)       -0.429    14.575    music_inst/cd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                  2.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.039%)  route 0.114ns (37.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.581     1.464    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y78          FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.114     1.719    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X6Y78          LUT4 (Prop_lut4_I1_O)        0.045     1.764 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[2]_i_1_n_0
    SLICE_X6Y78          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.850     1.977    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y78          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.500     1.477    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.121     1.598    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/key_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.075%)  route 0.120ns (45.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.579     1.462    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y76          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.141     1.603 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/Q
                         net (fo=6, routed)           0.120     1.723    keypress_controller_inst/key_de/inst/inst/rx_data[1]
    SLICE_X5Y76          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.846     1.974    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X5Y76          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[1]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X5Y76          FDCE (Hold_fdce_C_D)         0.066     1.541    keypress_controller_inst/key_de/inst/inst/key_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.263%)  route 0.145ns (43.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.583     1.466    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y78          FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/Q
                         net (fo=5, routed)           0.145     1.752    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_inter
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.045     1.797 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.797    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X2Y78          FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.851     1.979    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y78          FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.499     1.480    
    SLICE_X2Y78          FDPE (Hold_fdpe_C_D)         0.121     1.601    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.581     1.464    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y78          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164     1.628 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/Q
                         net (fo=4, routed)           0.104     1.733    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[7]
    SLICE_X7Y78          LUT4 (Prop_lut4_I2_O)        0.048     1.781 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.781    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[8]_i_1_n_0
    SLICE_X7Y78          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.850     1.977    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y78          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.500     1.477    
    SLICE_X7Y78          FDCE (Hold_fdce_C_D)         0.107     1.584    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/key_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.934%)  route 0.119ns (42.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.579     1.462    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y76          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.164     1.626 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/Q
                         net (fo=3, routed)           0.119     1.745    keypress_controller_inst/key_de/inst/inst/rx_data[6]
    SLICE_X4Y76          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.846     1.974    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X4Y76          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[6]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X4Y76          FDCE (Hold_fdce_C_D)         0.070     1.545    keypress_controller_inst/key_de/inst/inst/key_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.581     1.464    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X5Y77          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  keypress_controller_inst/key_de/inst/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.121     1.726    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/Q[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.045     1.771 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i_n_12
    SLICE_X4Y77          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.849     1.976    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X4Y77          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y77          FDCE (Hold_fdce_C_D)         0.091     1.568    keypress_controller_inst/key_de/inst/inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.187ns (53.367%)  route 0.163ns (46.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.581     1.464    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y77          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.163     1.769    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X6Y77          LUT4 (Prop_lut4_I3_O)        0.046     1.815 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame[3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/p_1_in[3]
    SLICE_X6Y77          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.849     1.976    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y77          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[3]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y77          FDCE (Hold_fdce_C_D)         0.131     1.608    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.581     1.464    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y78          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164     1.628 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/Q
                         net (fo=4, routed)           0.104     1.733    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[7]
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.045     1.778 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.778    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1_n_0
    SLICE_X7Y78          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.850     1.977    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y78          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.500     1.477    
    SLICE_X7Y78          FDCE (Hold_fdce_C_D)         0.091     1.568    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.187%)  route 0.128ns (40.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.578     1.461    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y75          FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.141     1.602 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.128     1.730    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[3]
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.045     1.775 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.775    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X7Y75          FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.845     1.973    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y75          FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.499     1.474    
    SLICE_X7Y75          FDPE (Hold_fdpe_C_D)         0.091     1.565    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 music_inst/sc/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/sc/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.103%)  route 0.375ns (63.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.593     1.476    music_inst/sc/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  music_inst/sc/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  music_inst/sc/clk_cnt_reg[4]/Q
                         net (fo=11, routed)          0.375     2.015    music_inst/sc/sel0[0]
    SLICE_X7Y50          LUT5 (Prop_lut5_I3_O)        0.048     2.063 r  music_inst/sc/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.063    music_inst/sc/clk_cnt_next[7]
    SLICE_X7Y50          FDCE                                         r  music_inst/sc/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.863     1.990    music_inst/sc/clk_IBUF_BUFG
    SLICE_X7Y50          FDCE                                         r  music_inst/sc/clk_cnt_reg[7]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y50          FDCE (Hold_fdce_C_D)         0.107     1.853    music_inst/sc/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   divs/div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   divs/div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   divs/div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   divs/div_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y44   music_inst/noteGen_00/clk_cnt_2_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y44   music_inst/noteGen_00/clk_cnt_2_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y44   music_inst/noteGen_00/clk_cnt_2_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y40   music_inst/noteGen_00/clk_cnt_2_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y45   music_inst/noteGen_00/clk_cnt_2_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divs/div_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divs/div_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divs/div_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   divs/div_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   music_inst/noteGen_00/clk_cnt_2_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   music_inst/noteGen_00/clk_cnt_2_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y44   music_inst/noteGen_00/clk_cnt_2_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   music_inst/noteGen_00/clk_cnt_2_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   music_inst/noteGen_00/clk_cnt_2_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divs/div_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    music_inst/noteGen_00/high_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    music_inst/noteGen_00/high_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45    music_inst/noteGen_00/high_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    music_inst/noteGen_00/high_reg[8]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    music_inst/noteGen_00/low_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    music_inst/noteGen_00/low_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    music_inst/noteGen_00/low_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    music_inst/noteGen_00/low_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y77    keypress_controller_inst/key_de/inst/inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y77    keypress_controller_inst/key_de/inst/inst/FSM_sequential_state_reg[1]/C



