DftSpecification(aic_did_p,rtl1) {
  IjtagNetwork {
    HostScanInterface(ijtag) {
      Sib(sri) {
        Attributes {
          tessent_dft_function : scan_resource_instrument_host;
        }
        Sib(sri_ctrl) {
          Tdr(sri_ctrl) {
            Attributes {
              tessent_dft_function : scan_resource_instrument_dft_control;
            }
          }
        }
      }
      Sib(sti) {
        Attributes {
          tessent_dft_function : scan_tested_instrument_host;
        }
        Tdr(sti_ctrl) {
          Attributes {
            tessent_dft_function : scan_tested_instrument_dft_control;
          }
        }
        Sib(mbist) {
        }
      }
    }
  }
  MemoryBist {
    ijtag_host_interface : Sib(mbist);
    Controller(c1) {
      clock_domain_label : i_clk;
      Step {
        MemoryInterface(m1) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_bstore/u_axe_tcl_sram/gen_macro.gen_data_banks[0].u_macro;
        }
        ReusedMemoryInterface(m2) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_bstore/u_axe_tcl_sram/gen_macro.gen_data_banks[1].u_macro;
          reused_interface_id : m1;
        }
        ReusedMemoryInterface(m3) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_bstore/u_axe_tcl_sram/gen_macro.gen_data_banks[2].u_macro;
          reused_interface_id : m1;
        }
        ReusedMemoryInterface(m4) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_bstore/u_axe_tcl_sram/gen_macro.gen_data_banks[3].u_macro;
          reused_interface_id : m1;
        }
        ReusedMemoryInterface(m5) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_bstore/u_axe_tcl_sram/gen_macro.gen_data_banks[4].u_macro;
          reused_interface_id : m1;
        }
        ReusedMemoryInterface(m6) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_bstore/u_axe_tcl_sram/gen_macro.gen_data_banks[5].u_macro;
          reused_interface_id : m1;
        }
        ReusedMemoryInterface(m7) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_bstore/u_axe_tcl_sram/gen_macro.gen_data_banks[6].u_macro;
          reused_interface_id : m1;
        }
      }
      Step {
        ReusedMemoryInterface(m8) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_bstore/u_axe_tcl_sram/gen_macro.gen_data_banks[7].u_macro;
          reused_interface_id : m1;
        }
      }
    }
    Controller(c2) {
      clock_domain_label : i_clk;
      Step {
        MemoryInterface(m1) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[0]/gen_macro.gen_data_banks[0].u_macro;
        }
        ReusedMemoryInterface(m2) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[1]/gen_macro.gen_data_banks[5].u_macro;
          reused_interface_id : m1;
        }
        ReusedMemoryInterface(m3) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[1]/gen_macro.gen_data_banks[6].u_macro;
          reused_interface_id : m1;
        }
        ReusedMemoryInterface(m4) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[1]/gen_macro.gen_data_banks[7].u_macro;
          reused_interface_id : m1;
        }
      }
    }
    ReusedController(c3) {
      clock_domain_label : i_clk;
      reused_controller_id : c2;
      Step {
        MemoryInterface(m1) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[0]/gen_macro.gen_data_banks[1].u_macro;
        }
        MemoryInterface(m2) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[0]/gen_macro.gen_data_banks[2].u_macro;
        }
        MemoryInterface(m3) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[0]/gen_macro.gen_data_banks[3].u_macro;
        }
        MemoryInterface(m4) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[0]/gen_macro.gen_data_banks[4].u_macro;
        }
      }
    }
    Controller(c4) {
      clock_domain_label : i_clk;
      Step {
        ReusedMemoryInterface(m1) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[0]/gen_macro.gen_data_banks[5].u_macro;
          reused_interface_id : c2:m1;
        }
        ReusedMemoryInterface(m2) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[0]/gen_macro.gen_data_banks[6].u_macro;
          reused_interface_id : c2:m1;
        }
        ReusedMemoryInterface(m3) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[0]/gen_macro.gen_data_banks[7].u_macro;
          reused_interface_id : c2:m1;
        }
      }
    }
    Controller(c5) {
      clock_domain_label : i_clk;
      Step {
        ReusedMemoryInterface(m1) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[1]/gen_macro.gen_data_banks[0].u_macro;
          reused_interface_id : c2:m1;
        }
        ReusedMemoryInterface(m2) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[1]/gen_macro.gen_data_banks[1].u_macro;
          reused_interface_id : c2:m1;
        }
        ReusedMemoryInterface(m3) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[1]/gen_macro.gen_data_banks[2].u_macro;
          reused_interface_id : c2:m1;
        }
        ReusedMemoryInterface(m4) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[1]/gen_macro.gen_data_banks[3].u_macro;
          reused_interface_id : c2:m1;
        }
        ReusedMemoryInterface(m5) {
          instance_name : u_aic_did/u_dpu/i_dpu_dp/i_dpu_cstore/u_axe_tcl_sram[1]/gen_macro.gen_data_banks[4].u_macro;
          reused_interface_id : c2:m1;
        }
      }
    }
    Controller(c6) {
      clock_domain_label : i_clk;
      Step {
        MemoryInterface(m1) {
          instance_name : u_aic_did/u_dpu/u_dpu_dpcmd_gen/u_cmdblock_desc_mem/gen_ram.u_tc_ram/gen_macro.u_macro;
        }
        MemoryInterface(m2) {
          instance_name : u_aic_did/u_dwpu/u_aic_dp_cmd_gen/u_cmdblock_desc_mem/gen_ram.u_tc_ram/gen_macro.u_macro;
        }
      }
    }
  }
  MemoryBisr {
    bisr_segment_order_file : aic_did_p.bisr_segment_order;
  }
}
