/* Generated by Yosys 0.48+5 (git sha1 4581f75b0, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

(* top =  1  *)
(* src = "register_16bit.v:3.1-30.10" *)
module register_16bit(clk, rin, buswires, Rout);
  (* src = "register_16bit.v:10.23-10.27" *)
  output [15:0] Rout;
  wire [15:0] Rout;
  (* src = "register_16bit.v:8.18-8.26" *)
  input [15:0] buswires;
  wire [15:0] buswires;
  (* src = "register_16bit.v:4.11-4.14" *)
  input clk;
  wire clk;
  (* src = "register_16bit.v:6.11-6.14" *)
  input rin;
  wire rin;
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _00_ (
    .CLK(clk),
    .D(buswires[15]),
    .DE(rin),
    .Q(Rout[15])
  );
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _01_ (
    .CLK(clk),
    .D(buswires[0]),
    .DE(rin),
    .Q(Rout[0])
  );
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _02_ (
    .CLK(clk),
    .D(buswires[1]),
    .DE(rin),
    .Q(Rout[1])
  );
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _03_ (
    .CLK(clk),
    .D(buswires[2]),
    .DE(rin),
    .Q(Rout[2])
  );
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _04_ (
    .CLK(clk),
    .D(buswires[3]),
    .DE(rin),
    .Q(Rout[3])
  );
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _05_ (
    .CLK(clk),
    .D(buswires[4]),
    .DE(rin),
    .Q(Rout[4])
  );
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _06_ (
    .CLK(clk),
    .D(buswires[5]),
    .DE(rin),
    .Q(Rout[5])
  );
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _07_ (
    .CLK(clk),
    .D(buswires[6]),
    .DE(rin),
    .Q(Rout[6])
  );
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _08_ (
    .CLK(clk),
    .D(buswires[7]),
    .DE(rin),
    .Q(Rout[7])
  );
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _09_ (
    .CLK(clk),
    .D(buswires[8]),
    .DE(rin),
    .Q(Rout[8])
  );
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _10_ (
    .CLK(clk),
    .D(buswires[9]),
    .DE(rin),
    .Q(Rout[9])
  );
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _11_ (
    .CLK(clk),
    .D(buswires[10]),
    .DE(rin),
    .Q(Rout[10])
  );
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _12_ (
    .CLK(clk),
    .D(buswires[11]),
    .DE(rin),
    .Q(Rout[11])
  );
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _13_ (
    .CLK(clk),
    .D(buswires[12]),
    .DE(rin),
    .Q(Rout[12])
  );
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _14_ (
    .CLK(clk),
    .D(buswires[13]),
    .DE(rin),
    .Q(Rout[13])
  );
  (* src = "register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _15_ (
    .CLK(clk),
    .D(buswires[14]),
    .DE(rin),
    .Q(Rout[14])
  );
endmodule
