#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Dec 19 09:31:04 2024
# Process ID         : 2124
# Current directory  : D:/GitHub/harman_Verilog/1218GPIO
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent3644 D:\GitHub\harman_Verilog\1218GPIO\1218GPIO.xpr
# Log file           : D:/GitHub/harman_Verilog/1218GPIO/vivado.log
# Journal file       : D:/GitHub/harman_Verilog/1218GPIO\vivado.jou
# Running On         : DESKTOP-7CFQ9ND
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-1260P
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16847 MB
# Swap memory        : 51539 MB
# Total Virtual      : 68386 MB
# Available Virtual  : 60183 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project '1218GPIO.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Dec 19 09:33:40 2024] Launched synth_1...
Run output will be captured here: D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.runs/synth_1/runme.log
[Thu Dec 19 09:33:40 2024] Launched impl_1...
Run output will be captured here: D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-03:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1501.285 ; gain = 5.875
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.runs/impl_1/MCU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.runs/impl_1/MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Dec 19 09:37:47 2024] Launched synth_1...
Run output will be captured here: D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.runs/synth_1/runme.log
[Thu Dec 19 09:37:47 2024] Launched impl_1...
Run output will be captured here: D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.runs/impl_1/MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Dec 19 09:42:02 2024] Launched synth_1...
Run output will be captured here: D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.runs/synth_1/runme.log
[Thu Dec 19 09:42:02 2024] Launched impl_1...
Run output will be captured here: D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.runs/impl_1/runme.log
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
xhub::refresh_catalog: Time (s): cpu = 00:00:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1581.219 ; gain = 0.000
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_param board.repoPaths {C:/Users/kccistc/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store}
xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:basys3:1.2]
INFO: [xhubtcl-76-32]  
INFO: [Common 17-1570] Installing object digilentinc.com:xilinx_board_store:basys3:1.2 from remote host https://github.com/Xilinx/XilinxBoardStore.git
INFO: [Common 17-1573] Object digilentinc.com:xilinx_board_store:basys3:1.2 has been installed successfully.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
close_project
create_project 1219_FND_APB D:/GitHub/harman_Verilog/1219_FND_APB -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
import_files -norecurse D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem
import_files -norecurse {D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/defines.sv D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/new/gpio.sv D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new
close [ open D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv w ]
add_files D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv
update_compile_order -fileset sources_1
remove_files  D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/new/gpio.sv
add_files -fileset constrs_1 -norecurse C:/Users/kccistc/Downloads/MY_Basys-3-Master.xdc
import_files -fileset constrs_1 C:/Users/kccistc/Downloads/MY_Basys-3-Master.xdc
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MCU
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5132
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2224.938 ; gain = 452.852
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'APB_Intf_gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:132]
INFO: [Synth 8-9937] previous definition of design element 'APB_Intf_gpio' is here [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:128]
INFO: [Synth 8-6157] synthesizing module 'MCU' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RV32I_Core' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:28]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:130]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:28]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:167]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:336]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:336]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:457]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:464]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:457]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:413]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:413]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:349]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:349]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:375]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:375]
INFO: [Synth 8-6157] synthesizing module 'mux_5x1' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:472]
INFO: [Synth 8-6155] done synthesizing module 'mux_5x1' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:472]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:421]
INFO: [Synth 8-6155] done synthesizing module 'extend' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:421]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_Core' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:4]
INFO: [Synth 8-6157] synthesizing module 'decoder_mem_map' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:141]
INFO: [Synth 8-6155] done synthesizing module 'decoder_mem_map' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:141]
INFO: [Synth 8-6157] synthesizing module 'mux_mem_map' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'mux_mem_map' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:157]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv:3]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (13) of module 'ROM' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (13) of module 'ram' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:81]
INFO: [Synth 8-6157] synthesizing module 'gpo' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:152]
INFO: [Synth 8-6157] synthesizing module 'gpo_ip' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'gpo_ip' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'gpo' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (3) of module 'gpo' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:90]
INFO: [Synth 8-6157] synthesizing module 'gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:23]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf_gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf_gpio' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:63]
INFO: [Synth 8-6157] synthesizing module 'gpio_ip' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'gpio_ip' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:116]
INFO: [Synth 8-6157] synthesizing module 'FND' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:23]
ERROR: [Synth 8-11365] for the instance 'U_APB_Intf_gpio' of module 'APB_Intf_gpio' declared at 'D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:63', named port connection 'fndsel' does not exist [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:50]
ERROR: [Synth 8-11365] for the instance 'U_APB_Intf_gpio' of module 'APB_Intf_gpio' declared at 'D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:63', named port connection 'fndNum' does not exist [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:51]
WARNING: [Synth 8-7071] port 'mode' of module 'APB_Intf_gpio' is unconnected for instance 'U_APB_Intf_gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:40]
WARNING: [Synth 8-7071] port 'inData' of module 'APB_Intf_gpio' is unconnected for instance 'U_APB_Intf_gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:40]
WARNING: [Synth 8-7071] port 'outData' of module 'APB_Intf_gpio' is unconnected for instance 'U_APB_Intf_gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:40]
WARNING: [Synth 8-7023] instance 'U_APB_Intf_gpio' of module 'APB_Intf_gpio' has 12 connections declared, but only 9 given [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:40]
INFO: [Synth 8-6157] synthesizing module 'fnd_ip' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:130]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:138]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:146]
ERROR: [Synth 8-6156] failed synthesizing module 'fnd_ip' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:130]
ERROR: [Synth 8-6156] failed synthesizing module 'FND' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'MCU' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2329.922 ; gain = 557.836
---------------------------------------------------------------------------------
RTL Elaboration failed
53 Infos, 9 Warnings, 1 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MCU
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2329.922 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'APB_Intf_gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:132]
INFO: [Synth 8-9937] previous definition of design element 'APB_Intf_gpio' is here [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:128]
INFO: [Synth 8-6157] synthesizing module 'MCU' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RV32I_Core' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:28]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:130]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:28]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:167]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:336]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:336]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:457]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:464]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:457]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:413]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:413]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:349]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:349]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:375]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:375]
INFO: [Synth 8-6157] synthesizing module 'mux_5x1' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:472]
INFO: [Synth 8-6155] done synthesizing module 'mux_5x1' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:472]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:421]
INFO: [Synth 8-6155] done synthesizing module 'extend' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:421]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_Core' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:4]
INFO: [Synth 8-6157] synthesizing module 'decoder_mem_map' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:141]
INFO: [Synth 8-6155] done synthesizing module 'decoder_mem_map' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:141]
INFO: [Synth 8-6157] synthesizing module 'mux_mem_map' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'mux_mem_map' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:157]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv:3]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (13) of module 'ROM' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (13) of module 'ram' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:81]
INFO: [Synth 8-6157] synthesizing module 'gpo' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:152]
INFO: [Synth 8-6157] synthesizing module 'gpo_ip' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'gpo_ip' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'gpo' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (3) of module 'gpo' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:90]
INFO: [Synth 8-6157] synthesizing module 'gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:23]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf_gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf_gpio' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:63]
INFO: [Synth 8-6157] synthesizing module 'gpio_ip' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'gpio_ip' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:116]
INFO: [Synth 8-6157] synthesizing module 'FND' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:23]
ERROR: [Synth 8-11365] for the instance 'U_APB_Intf_gpio' of module 'APB_Intf_gpio' declared at 'D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:63', named port connection 'fndSel' does not exist [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:50]
ERROR: [Synth 8-11365] for the instance 'U_APB_Intf_gpio' of module 'APB_Intf_gpio' declared at 'D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:63', named port connection 'fndNum' does not exist [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:51]
WARNING: [Synth 8-7071] port 'mode' of module 'APB_Intf_gpio' is unconnected for instance 'U_APB_Intf_gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:40]
WARNING: [Synth 8-7071] port 'inData' of module 'APB_Intf_gpio' is unconnected for instance 'U_APB_Intf_gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:40]
WARNING: [Synth 8-7071] port 'outData' of module 'APB_Intf_gpio' is unconnected for instance 'U_APB_Intf_gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:40]
WARNING: [Synth 8-7023] instance 'U_APB_Intf_gpio' of module 'APB_Intf_gpio' has 12 connections declared, but only 9 given [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:40]
INFO: [Synth 8-6157] synthesizing module 'fnd_ip' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:130]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:138]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:146]
ERROR: [Synth 8-6156] failed synthesizing module 'fnd_ip' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:130]
ERROR: [Synth 8-6156] failed synthesizing module 'FND' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'MCU' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2339.156 ; gain = 9.234
---------------------------------------------------------------------------------
RTL Elaboration failed
50 Infos, 9 Warnings, 1 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MCU
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2354.867 ; gain = 15.711
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MCU' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RV32I_Core' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:28]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:130]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:28]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:167]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:336]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:336]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:457]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:464]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:457]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:413]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:413]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:349]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:349]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:375]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:375]
INFO: [Synth 8-6157] synthesizing module 'mux_5x1' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:472]
INFO: [Synth 8-6155] done synthesizing module 'mux_5x1' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:472]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:421]
INFO: [Synth 8-6155] done synthesizing module 'extend' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:421]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_Core' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv:4]
INFO: [Synth 8-6157] synthesizing module 'decoder_mem_map' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:141]
INFO: [Synth 8-6155] done synthesizing module 'decoder_mem_map' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:141]
INFO: [Synth 8-6157] synthesizing module 'mux_mem_map' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'mux_mem_map' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:157]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv:3]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (13) of module 'ROM' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (13) of module 'ram' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:81]
INFO: [Synth 8-6157] synthesizing module 'gpo' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:152]
INFO: [Synth 8-6157] synthesizing module 'gpo_ip' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'gpo_ip' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'gpo' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (3) of module 'gpo' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:90]
INFO: [Synth 8-6157] synthesizing module 'gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:23]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf_gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf_gpio' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:63]
INFO: [Synth 8-6157] synthesizing module 'gpio_ip' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'gpio_ip' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'gpio' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:116]
INFO: [Synth 8-6157] synthesizing module 'FND' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:23]
INFO: [Synth 8-6157] synthesizing module 'APB_Intf_fnd' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:62]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:89]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'APB_Intf_fnd' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:62]
INFO: [Synth 8-6157] synthesizing module 'fnd_ip' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:130]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:138]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ip' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:130]
INFO: [Synth 8-6155] done synthesizing module 'FND' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'FND' [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:129]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (0#1) [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:3]
WARNING: [Synth 8-87] always_comb on 'ready_reg' did not result in combinational logic [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv:177]
WARNING: [Synth 8-7129] Port paddr[3] in module APB_Intf_fnd is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[1] in module APB_Intf_fnd is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[0] in module APB_Intf_fnd is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[1] in module APB_Intf_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[0] in module APB_Intf_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port preset in module APB_Intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[1] in module APB_Intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[0] in module APB_Intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[31] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[29] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[28] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[27] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[26] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[25] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[24] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[23] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[22] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[21] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[20] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[19] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[18] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[17] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[16] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[15] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[11] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[10] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[9] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[8] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[7] in module ControlUnit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.426 ; gain = 17.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.426 ; gain = 17.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.426 ; gain = 17.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2356.426 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2456.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2700.332 ; gain = 361.176
58 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2700.332 ; gain = 361.176
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Dec 19 10:52:25 2024] Launched synth_1...
Run output will be captured here: D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.runs/synth_1/runme.log
[Thu Dec 19 10:52:25 2024] Launched impl_1...
Run output will be captured here: D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-03:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2712.258 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.runs/impl_1/MCU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.runs/impl_1/MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.runs/impl_1/MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7AF5A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
close_project
create_project CAN_Project D:/GitHub/harman_Verilog/CAN_Project -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
close_project
create_project Interrupt_APB_Project D:/GitHub/harman_Verilog/Interrupt_APB_Project -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
import_files -norecurse D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem
import_files -norecurse {D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/defines.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
close_project
create_project I2C_APB D:/GitHub/harman_Verilog/I2C_APB -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
import_files -norecurse D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem
import_files -norecurse {D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/defines.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/GitHub/harman_Verilog/I2C_APB/I2C_APB.srcs/sources_1/new
close [ open D:/GitHub/harman_Verilog/I2C_APB/I2C_APB.srcs/sources_1/new/I2C.sv w ]
add_files D:/GitHub/harman_Verilog/I2C_APB/I2C_APB.srcs/sources_1/new/I2C.sv
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 20 04:14:12 2024...
