<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::PPCInstrInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1PPCInstrInfo.html">PPCInstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1PPCInstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::PPCInstrInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="PPCInstrInfo_8h_source.html">Target/PowerPC/PPCInstrInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::PPCInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1PPCInstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1PPCInstrInfo_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::PPCInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1PPCInstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1PPCInstrInfo_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a0ddc379f7789e44a2138fa08e92bfe92"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a0ddc379f7789e44a2138fa08e92bfe92">PPCInstrInfo</a> (<a class="el" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:a0ddc379f7789e44a2138fa08e92bfe92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4c857aeef82cc00528864a88944fbb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a9f4c857aeef82cc00528864a88944fbb">isLoadFromConstantPool</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9f4c857aeef82cc00528864a88944fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedca54ee65b84a32a3bf0c9a595e2fd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#aedca54ee65b84a32a3bf0c9a595e2fd9">getConstantFromConstantPool</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aedca54ee65b84a32a3bf0c9a595e2fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7736d6dc0c4303c59d1192988b8919e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PPCRegisterInfo.html">PPCRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7736d6dc0c4303c59d1192988b8919e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info.  <a href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">More...</a><br /></td></tr>
<tr class="separator:a7736d6dc0c4303c59d1192988b8919e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463b524077a8bf49aff4cdcdb0a5b107"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">isXFormMemOp</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a463b524077a8bf49aff4cdcdb0a5b107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3341c8d3c4f7b14e456fa4dfc4445f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a1e3341c8d3c4f7b14e456fa4dfc4445f">isPrefixed</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1e3341c8d3c4f7b14e456fa4dfc4445f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6526c2922e2d306e7d0ab7c584f9781c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a6526c2922e2d306e7d0ab7c584f9781c">isSExt32To64</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6526c2922e2d306e7d0ab7c584f9781c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b747171da3a092e7f5efcf8d7dd15c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a85b747171da3a092e7f5efcf8d7dd15c">isZExt32To64</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a85b747171da3a092e7f5efcf8d7dd15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf7fddb2f6c3650c7cc2dcbaedd0177"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#abdf7fddb2f6c3650c7cc2dcbaedd0177">isNoTOCCallInstr</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abdf7fddb2f6c3650c7cc2dcbaedd0177"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if Opcode corresponds to a call instruction that should be marked with the NOTOC relocation.  <a href="classllvm_1_1PPCInstrInfo.html#abdf7fddb2f6c3650c7cc2dcbaedd0177">More...</a><br /></td></tr>
<tr class="separator:abdf7fddb2f6c3650c7cc2dcbaedd0177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8abe69762bb82834b786c78b35015734"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a8abe69762bb82834b786c78b35015734">CreateTargetHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a8abe69762bb82834b786c78b35015734"><td class="mdescLeft">&#160;</td><td class="mdescRight">CreateTargetHazardRecognizer - Return the hazard recognizer to use for this target when scheduling the DAG.  <a href="classllvm_1_1PPCInstrInfo.html#a8abe69762bb82834b786c78b35015734">More...</a><br /></td></tr>
<tr class="separator:a8abe69762bb82834b786c78b35015734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d1433613d2b51a9c6389a63ccd2cce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a63d1433613d2b51a9c6389a63ccd2cce">CreateTargetPostRAHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a63d1433613d2b51a9c6389a63ccd2cce"><td class="mdescLeft">&#160;</td><td class="mdescRight">CreateTargetPostRAHazardRecognizer - Return the postRA hazard recognizer to use for this target when scheduling the DAG.  <a href="classllvm_1_1PPCInstrInfo.html#a63d1433613d2b51a9c6389a63ccd2cce">More...</a><br /></td></tr>
<tr class="separator:a63d1433613d2b51a9c6389a63ccd2cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa88dfb98a274ef5f8da3ce147c8c45eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#aa88dfb98a274ef5f8da3ce147c8c45eb">getInstrLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> *PredCost=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa88dfb98a274ef5f8da3ce147c8c45eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7fcfb5e7294b3fe2d66d3349d5acfb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#af7fcfb5e7294b3fe2d66d3349d5acfb7">getOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af7fcfb5e7294b3fe2d66d3349d5acfb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e58946e3b0844e0c36ddee1433284a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#af4e58946e3b0844e0c36ddee1433284a">getOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefIdx, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af4e58946e3b0844e0c36ddee1433284a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb81aa2a9fed25ed7a1762421866fcc3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#abb81aa2a9fed25ed7a1762421866fcc3">hasLowDefLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abb81aa2a9fed25ed7a1762421866fcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a950ab81bc77e4b2b21183e92a7d44e4a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a950ab81bc77e4b2b21183e92a7d44e4a">useMachineCombiner</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a950ab81bc77e4b2b21183e92a7d44e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f02408db99c8acb18352d7398561be4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a9f02408db99c8acb18352d7398561be4">genAlternativeCodeSequence</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;InsInstrs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;DelInstrs, <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; &amp;InstrIdxForVirtReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a9f02408db99c8acb18352d7398561be4"><td class="mdescLeft">&#160;</td><td class="mdescRight">When <a class="el" href="classllvm_1_1PPCInstrInfo.html#a3292a10fddf8b776e21e2b2a39ed0622" title="Return true when there is potentially a faster code sequence for an instruction chain ending in &lt;Root...">getMachineCombinerPatterns()</a> finds patterns, this function generates the instructions that could replace the original code sequence.  <a href="classllvm_1_1PPCInstrInfo.html#a9f02408db99c8acb18352d7398561be4">More...</a><br /></td></tr>
<tr class="separator:a9f02408db99c8acb18352d7398561be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c42e50d84476f314b12fc325f97cdf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a50c42e50d84476f314b12fc325f97cdf">getFMAPatterns</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;<a class="el" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>, bool DoRegPressureReduce) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a50c42e50d84476f314b12fc325f97cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when there is potentially a faster code sequence for a fma chain ending in <code>Root</code>.  <a href="classllvm_1_1PPCInstrInfo.html#a50c42e50d84476f314b12fc325f97cdf">More...</a><br /></td></tr>
<tr class="separator:a50c42e50d84476f314b12fc325f97cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3292a10fddf8b776e21e2b2a39ed0622"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a3292a10fddf8b776e21e2b2a39ed0622">getMachineCombinerPatterns</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;<a class="el" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>, bool DoRegPressureReduce) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a3292a10fddf8b776e21e2b2a39ed0622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when there is potentially a faster code sequence for an instruction chain ending in &lt;Root&gt;.  <a href="classllvm_1_1PPCInstrInfo.html#a3292a10fddf8b776e21e2b2a39ed0622">More...</a><br /></td></tr>
<tr class="separator:a3292a10fddf8b776e21e2b2a39ed0622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba682e84de176f762ddc4d774819cae"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#acba682e84de176f762ddc4d774819cae">shouldReduceRegisterPressure</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *RegClassInfo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:acba682e84de176f762ddc4d774819cae"><td class="mdescLeft">&#160;</td><td class="mdescRight">On PowerPC, we leverage machine combiner pass to reduce register pressure when the register pressure is high for one BB.  <a href="classllvm_1_1PPCInstrInfo.html#acba682e84de176f762ddc4d774819cae">More...</a><br /></td></tr>
<tr class="separator:acba682e84de176f762ddc4d774819cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba4f8b2e477a32a27b66aa99566eef9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a8ba4f8b2e477a32a27b66aa99566eef9">finalizeInsInstrs</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &amp;<a class="el" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;InsInstrs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a8ba4f8b2e477a32a27b66aa99566eef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixup the placeholders we put in <a class="el" href="classllvm_1_1PPCInstrInfo.html#a9f02408db99c8acb18352d7398561be4" title="When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...">genAlternativeCodeSequence()</a> for MachineCombiner.  <a href="classllvm_1_1PPCInstrInfo.html#a8ba4f8b2e477a32a27b66aa99566eef9">More...</a><br /></td></tr>
<tr class="separator:a8ba4f8b2e477a32a27b66aa99566eef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d93b0ff1b64f553c4e86fdebacff56"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ab8d93b0ff1b64f553c4e86fdebacff56">isAssociativeAndCommutative</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, bool Invert) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab8d93b0ff1b64f553c4e86fdebacff56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d1957071616cdb2d686551e51a5336a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a1d1957071616cdb2d686551e51a5336a">getExtendResourceLenLimit</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1d1957071616cdb2d686551e51a5336a"><td class="mdescLeft">&#160;</td><td class="mdescRight">On PowerPC, we try to reassociate FMA chain which will increase instruction size.  <a href="classllvm_1_1PPCInstrInfo.html#a1d1957071616cdb2d686551e51a5336a">More...</a><br /></td></tr>
<tr class="separator:a1d1957071616cdb2d686551e51a5336a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ccaef728fa7584f286ab605174a0b0b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a5ccaef728fa7584f286ab605174a0b0b">setSpecialOperandAttr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI1, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI2, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI1, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a5ccaef728fa7584f286ab605174a0b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an architecture-specific helper function of reassociateOps.  <a href="classllvm_1_1PPCInstrInfo.html#a5ccaef728fa7584f286ab605174a0b0b">More...</a><br /></td></tr>
<tr class="separator:a5ccaef728fa7584f286ab605174a0b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba3b017daa74f71ed92c7783f1eb3a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a5ba3b017daa74f71ed92c7783f1eb3a8">setSpecialOperandAttr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classuint16__t.html">uint16_t</a> Flags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5ba3b017daa74f71ed92c7783f1eb3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab666db2c9fa0785e9298602f26d609f6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ab666db2c9fa0785e9298602f26d609f6">isCoalescableExtInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;DstReg, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab666db2c9fa0785e9298602f26d609f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0eb474ed80ff47a9838b71df8cf1f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a5d0eb474ed80ff47a9838b71df8cf1f4">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a5d0eb474ed80ff47a9838b71df8cf1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f34e95d290dc051294ec47023d90ca7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a0f34e95d290dc051294ec47023d90ca7">isReallyTriviallyReMaterializable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a0f34e95d290dc051294ec47023d90ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae91d2d0672c290bb7ecdc7527d6eb08c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ae91d2d0672c290bb7ecdc7527d6eb08c">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ae91d2d0672c290bb7ecdc7527d6eb08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afadf8e95969c146a28e22d91218db770"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#afadf8e95969c146a28e22d91218db770">findCommutedOpIndices</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SrcOpIdx1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SrcOpIdx2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:afadf8e95969c146a28e22d91218db770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1001c415a0435743c316d7b941f56f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a7c1001c415a0435743c316d7b941f56f">insertNoop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7c1001c415a0435743c316d7b941f56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb2f85719d229f0c9bc62ab1d17e918"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#aedb2f85719d229f0c9bc62ab1d17e918">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, bool AllowModify) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aedb2f85719d229f0c9bc62ab1d17e918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa311c9795e28799c06e59252e767c155"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#aa311c9795e28799c06e59252e767c155">removeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *BytesRemoved=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa311c9795e28799c06e59252e767c155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac73a2a13806418aeb40c26ea794c3dd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ac73a2a13806418aeb40c26ea794c3dd7">insertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *BytesAdded=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac73a2a13806418aeb40c26ea794c3dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d257d0fa9886eeb4ee7c842294d4449"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a8d257d0fa9886eeb4ee7c842294d4449">canInsertSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a8d257d0fa9886eeb4ee7c842294d4449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14abbf5d3082cd072fe85f6f5fe2eea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#af14abbf5d3082cd072fe85f6f5fe2eea">insertSelect</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> TrueReg, <a class="el" href="classllvm_1_1Register.html">Register</a> FalseReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af14abbf5d3082cd072fe85f6f5fe2eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb97a58f07f1fae1322c4989cacf4f5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#abdb97a58f07f1fae1322c4989cacf4f5">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, bool KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abdb97a58f07f1fae1322c4989cacf4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b960847db9b452e5be6bbc411fbb8f2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a4b960847db9b452e5be6bbc411fbb8f2">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, bool isKill, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a4b960847db9b452e5be6bbc411fbb8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97de15cd29255b90b2ce510e967340bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a97de15cd29255b90b2ce510e967340bf">storeRegToStackSlotNoUpd</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SrcReg, bool isKill, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a97de15cd29255b90b2ce510e967340bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb74390d58054b92bc0a5373d7cfc61f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#abb74390d58054b92bc0a5373d7cfc61f">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abb74390d58054b92bc0a5373d7cfc61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f5aa6feffe52b80166f0d252cf354cb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a4f5aa6feffe52b80166f0d252cf354cb">loadRegFromStackSlotNoUpd</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DestReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4f5aa6feffe52b80166f0d252cf354cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51043d2a1b0696b32dbf2430676658c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a51043d2a1b0696b32dbf2430676658c6">getStoreOpcodeForSpill</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a51043d2a1b0696b32dbf2430676658c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f8adee69da15bfd10d880d79d8fbec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a51f8adee69da15bfd10d880d79d8fbec">getLoadOpcodeForSpill</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a51f8adee69da15bfd10d880d79d8fbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71d26c25426803c700863bc98bc1d4fd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a71d26c25426803c700863bc98bc1d4fd">reverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a71d26c25426803c700863bc98bc1d4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec71405ff522bfe6e20245ede6aaa91"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a5ec71405ff522bfe6e20245ede6aaa91">FoldImmediate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a5ec71405ff522bfe6e20245ede6aaa91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16eb84143cfa149db94e8b4b4b2a8629"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a16eb84143cfa149db94e8b4b4b2a8629">onlyFoldImmediate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a16eb84143cfa149db94e8b4b4b2a8629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a39ff16bf039402969f41f53763d905"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumCycles, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ExtraPredCycles, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7a39ff16bf039402969f41f53763d905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6332c4b345ad95924b0958ccea46b994"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a6332c4b345ad95924b0958ccea46b994">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ExtraT, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumF, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ExtraF, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6332c4b345ad95924b0958ccea46b994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcfd8b3068601b3ec4fd32fac98b99b5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#abcfd8b3068601b3ec4fd32fac98b99b5">isProfitableToDupForIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumCycles, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abcfd8b3068601b3ec4fd32fac98b99b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f21416bf92bf6e1d1a2bb14c45f67b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ab4f21416bf92bf6e1d1a2bb14c45f67b">isProfitableToUnpredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab4f21416bf92bf6e1d1a2bb14c45f67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142a35a3df3a734306ff0a9d751c76bd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a142a35a3df3a734306ff0a9d751c76bd">isPredicated</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a142a35a3df3a734306ff0a9d751c76bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082a8593849ab4e2d9d2b0019de167c3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a082a8593849ab4e2d9d2b0019de167c3">isSchedulingBoundary</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a082a8593849ab4e2d9d2b0019de167c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5781ad71db6e0e3bf84f10c4490e291"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ae5781ad71db6e0e3bf84f10c4490e291">PredicateInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ae5781ad71db6e0e3bf84f10c4490e291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b39c65c6a9fd9acdc3cd6ea03ed323"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a87b39c65c6a9fd9acdc3cd6ea03ed323">SubsumesPredicate</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a87b39c65c6a9fd9acdc3cd6ea03ed323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedcc57df983cf17bab675fab4233ac7d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#aedcc57df983cf17bab675fab4233ac7d">ClobbersPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred, bool SkipDead) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aedcc57df983cf17bab675fab4233ac7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb7303094f9b99f0ca06a9eb606dcb26"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#abb7303094f9b99f0ca06a9eb606dcb26">analyzeCompare</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg2, int64_t &amp;Mask, int64_t &amp;<a class="el" href="classllvm_1_1Value.html">Value</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abb7303094f9b99f0ca06a9eb606dcb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8118d9f62c345028220579c9d1ca4061"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a8118d9f62c345028220579c9d1ca4061">optimizeCompareInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg2, int64_t Mask, int64_t <a class="el" href="classllvm_1_1Value.html">Value</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a8118d9f62c345028220579c9d1ca4061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d841f6c4d4a0042484feff56fd25857"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a7d841f6c4d4a0042484feff56fd25857">getMemOperandWithOffsetWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp, int64_t &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Width, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7d841f6c4d4a0042484feff56fd25857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if get the base operand, byte offset of an instruction and the memory width.  <a href="classllvm_1_1PPCInstrInfo.html#a7d841f6c4d4a0042484feff56fd25857">More...</a><br /></td></tr>
<tr class="separator:a7d841f6c4d4a0042484feff56fd25857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae69b1baee541f55a44aaf2804dc007"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#aeae69b1baee541f55a44aaf2804dc007">optimizeCmpPostRA</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aeae69b1baee541f55a44aaf2804dc007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d205be357ca598799bdbca4fe40cc70"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a0d205be357ca598799bdbca4fe40cc70">getMemOperandsWithOffsetWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;BaseOps, int64_t &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, bool &amp;OffsetIsScalable, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Width, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a0d205be357ca598799bdbca4fe40cc70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the base operand and byte offset of an instruction that reads/writes memory.  <a href="classllvm_1_1PPCInstrInfo.html#a0d205be357ca598799bdbca4fe40cc70">More...</a><br /></td></tr>
<tr class="separator:a0d205be357ca598799bdbca4fe40cc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4ad131135377f00881005a7a0163ba"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a4d4ad131135377f00881005a7a0163ba">shouldClusterMemOps</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; BaseOps1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; BaseOps2, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumLoads, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumBytes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a4d4ad131135377f00881005a7a0163ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the two given memory operations should be scheduled adjacent.  <a href="classllvm_1_1PPCInstrInfo.html#a4d4ad131135377f00881005a7a0163ba">More...</a><br /></td></tr>
<tr class="separator:a4d4ad131135377f00881005a7a0163ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a878d28bcb9d1575d5f5e56c5b1bcf064"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a878d28bcb9d1575d5f5e56c5b1bcf064">areMemAccessesTriviallyDisjoint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a878d28bcb9d1575d5f5e56c5b1bcf064"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if two MIs access different memory addresses and false otherwise.  <a href="classllvm_1_1PPCInstrInfo.html#a878d28bcb9d1575d5f5e56c5b1bcf064">More...</a><br /></td></tr>
<tr class="separator:a878d28bcb9d1575d5f5e56c5b1bcf064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaba46ae7351c9a651fc32fae020cb0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#adaba46ae7351c9a651fc32fae020cb0d">getInstSizeInBytes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:adaba46ae7351c9a651fc32fae020cb0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GetInstSize - Return the number of bytes of code the specified instruction may be.  <a href="classllvm_1_1PPCInstrInfo.html#adaba46ae7351c9a651fc32fae020cb0d">More...</a><br /></td></tr>
<tr class="separator:adaba46ae7351c9a651fc32fae020cb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3dc5cc960be4f46fdfc635895535a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a2f3dc5cc960be4f46fdfc635895535a5">getNop</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2f3dc5cc960be4f46fdfc635895535a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the noop instruction to use for a noop.  <a href="classllvm_1_1PPCInstrInfo.html#a2f3dc5cc960be4f46fdfc635895535a5">More...</a><br /></td></tr>
<tr class="separator:a2f3dc5cc960be4f46fdfc635895535a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f800670cc87a59e8df8f90f74ffc02"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a76f800670cc87a59e8df8f90f74ffc02">decomposeMachineOperandsTargetFlags</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> TF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a76f800670cc87a59e8df8f90f74ffc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830ea3a66d17dde796c0623587a8d701"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a830ea3a66d17dde796c0623587a8d701">getSerializableDirectMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a830ea3a66d17dde796c0623587a8d701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd94e27d369270a3c80e08cc32646ce9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#afd94e27d369270a3c80e08cc32646ce9">getSerializableBitmaskMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:afd94e27d369270a3c80e08cc32646ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1517c8d905b7053ac5bdb9582cf49c03"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a1517c8d905b7053ac5bdb9582cf49c03">expandVSXMemPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1517c8d905b7053ac5bdb9582cf49c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7941fd2c7d339dfe155c4327fd95fab0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a7941fd2c7d339dfe155c4327fd95fab0">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7941fd2c7d339dfe155c4327fd95fab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111dcd9b1325e89d9724d5481ddcd1a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a111dcd9b1325e89d9724d5481ddcd1a9">updatedRC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a111dcd9b1325e89d9724d5481ddcd1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e484f70a2007cfe30d42db868f84ab"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a62e484f70a2007cfe30d42db868f84ab">isTOCSaveMI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a62e484f70a2007cfe30d42db868f84ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b9ad4b9b246aab32ff14d856f5769a"><td class="memItemLeft" align="right" valign="top">std::pair&lt; bool, bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a78b9ad4b9b246aab32ff14d856f5769a">isSignOrZeroExtended</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> BinOpDepth, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a78b9ad4b9b246aab32ff14d856f5769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5cc934c55e1ea5f64d3493dcbc3b758"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ad5cc934c55e1ea5f64d3493dcbc3b758">isSignExtended</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad5cc934c55e1ea5f64d3493dcbc3b758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7640b7b696150d562dad41bf6dfd8d02"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a7640b7b696150d562dad41bf6dfd8d02">isZeroExtended</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7640b7b696150d562dad41bf6dfd8d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66df27d1558e144f63148f347b79392f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a66df27d1558e144f63148f347b79392f">convertToImmediateForm</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **KilledDef=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a66df27d1558e144f63148f347b79392f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb43774a0046a364f5c45f94576bc43"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a9eb43774a0046a364f5c45f94576bc43">foldFrameOffset</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9eb43774a0046a364f5c45f94576bc43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3a31dc0490f96016dc6f83eb363213"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a0e3a31dc0490f96016dc6f83eb363213">combineRLWINM</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **ToErase=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0e3a31dc0490f96016dc6f83eb363213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919a65c38470ee5665afa859cda18025"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a919a65c38470ee5665afa859cda18025">isADDIInstrEligibleForFolding</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ADDIMI, int64_t &amp;Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a919a65c38470ee5665afa859cda18025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a849ceee707ad46510fd6a651de065478"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a849ceee707ad46510fd6a651de065478">isADDInstrEligibleForFolding</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ADDMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a849ceee707ad46510fd6a651de065478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d4c0d71423c8fa3d000f7518a4e8ae"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ae1d4c0d71423c8fa3d000f7518a4e8ae">isImmInstrEligibleForFolding</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;BaseReg, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;XFormOpcode, int64_t &amp;OffsetOfImmInstr, <a class="el" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae1d4c0d71423c8fa3d000f7518a4e8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a809bcfaa5a36e8e145a700b3e0e21926"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a809bcfaa5a36e8e145a700b3e0e21926">isValidToBeChangedReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ADDMI, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;ADDIMI, int64_t &amp;OffsetAddi, int64_t OffsetImm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a809bcfaa5a36e8e145a700b3e0e21926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360d9458a82cc4a80442ad84450945e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a360d9458a82cc4a80442ad84450945e1">fixupIsDeadOrKill</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *StartMI, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *EndMI, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a360d9458a82cc4a80442ad84450945e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixup killed/dead flag for register <code>RegNo</code> between instructions [<code>StartMI</code>, <code>EndMI</code>].  <a href="classllvm_1_1PPCInstrInfo.html#a360d9458a82cc4a80442ad84450945e1">More...</a><br /></td></tr>
<tr class="separator:a360d9458a82cc4a80442ad84450945e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0793a0ace15ba8cf0d9ee31e30dc2c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ae0793a0ace15ba8cf0d9ee31e30dc2c5">replaceInstrWithLI</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LoadImmediateInfo.html">LoadImmediateInfo</a> &amp;LII) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae0793a0ace15ba8cf0d9ee31e30dc2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6408dc62ff8fa8de6c9c6daa57b897f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">replaceInstrOperandWithImm</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNo, int64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad6408dc62ff8fa8de6c9c6daa57b897f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb977cf93fe8661651e4503ae0722893"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#afb977cf93fe8661651e4503ae0722893">instrHasImmForm</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, bool IsVFReg, <a class="el" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III, bool PostRA) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afb977cf93fe8661651e4503ae0722893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff2173f1b09ff7e5b1458b9441bcf10d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#aff2173f1b09ff7e5b1458b9441bcf10d">getDefMIPostRA</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, bool &amp;SeenIntermediateUse) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aff2173f1b09ff7e5b1458b9441bcf10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844ba3afb5257d4a9f567d42c54c95cb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a844ba3afb5257d4a9f567d42c54c95cb">materializeImmPostRA</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, int64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a844ba3afb5257d4a9f567d42c54c95cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bc6b3ade5432bb6d51e0039c8482445"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a6bc6b3ade5432bb6d51e0039c8482445">isBDNZ</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6bc6b3ade5432bb6d51e0039c8482445"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> <code>Opcode</code> is BDNZ (Decrement CTR and branch if it is still nonzero).  <a href="classllvm_1_1PPCInstrInfo.html#a6bc6b3ade5432bb6d51e0039c8482445">More...</a><br /></td></tr>
<tr class="separator:a6bc6b3ade5432bb6d51e0039c8482445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f6bd20f6d3bb4bb60d84472550ab6e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a9f6bd20f6d3bb4bb60d84472550ab6e5">findLoopInstr</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;PreHeader, <a class="el" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *, 8 &gt; &amp;Visited) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9f6bd20f6d3bb4bb60d84472550ab6e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the hardware loop instruction used to set-up the specified loop.  <a href="classllvm_1_1PPCInstrInfo.html#a9f6bd20f6d3bb4bb60d84472550ab6e5">More...</a><br /></td></tr>
<tr class="separator:a9f6bd20f6d3bb4bb60d84472550ab6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8a417082dae00c6f459b63a65e0ed8"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">TargetInstrInfo::PipelinerLoopInfo</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#adc8a417082dae00c6f459b63a65e0ed8">analyzeLoopForPipelining</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:adc8a417082dae00c6f459b63a65e0ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enough produce a PipelinerLoopInfo object.  <a href="classllvm_1_1PPCInstrInfo.html#adc8a417082dae00c6f459b63a65e0ed8">More...</a><br /></td></tr>
<tr class="separator:adc8a417082dae00c6f459b63a65e0ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a8cec51f86ff45d3fa0b21d714dcb1970"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a8cec51f86ff45d3fa0b21d714dcb1970">isSameClassPhysRegCopy</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode)</td></tr>
<tr class="separator:a8cec51f86ff45d3fa0b21d714dcb1970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a925741128762aa8606a501ed9dad40"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">isVFRegister</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a4a925741128762aa8606a501ed9dad40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ad9d77362b83674dd372fa84a088cbc"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">isVRRegister</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a1ad9d77362b83674dd372fa84a088cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31fef05bbdd37ce0a7cf6ee85a6b5a9c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a31fef05bbdd37ce0a7cf6ee85a6b5a9c">getRecordFormOpcode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode)</td></tr>
<tr class="separator:a31fef05bbdd37ce0a7cf6ee85a6b5a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd73e5d524894500c034b811457a29e2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">getRegNumForOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNo)</td></tr>
<tr class="memdesc:afd73e5d524894500c034b811457a29e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegNumForOperand - some operands use different numbering schemes for the same registers.  <a href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">More...</a><br /></td></tr>
<tr class="separator:afd73e5d524894500c034b811457a29e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a3ea2369e6bcfa35889cf566047e3ca3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCInstrInfo.html#a3ea2369e6bcfa35889cf566047e3ca3f">commuteInstructionImpl</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, bool NewMI, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpIdx1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpIdx2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a3ea2369e6bcfa35889cf566047e3ca3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Commutes the operands in the given instruction.  <a href="classllvm_1_1PPCInstrInfo.html#a3ea2369e6bcfa35889cf566047e3ca3f">More...</a><br /></td></tr>
<tr class="separator:a3ea2369e6bcfa35889cf566047e3ca3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00212">212</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a0ddc379f7789e44a2138fa08e92bfe92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ddc379f7789e44a2138fa08e92bfe92">&#9670;&nbsp;</a></span>PPCInstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">PPCInstrInfo::PPCInstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l00092">92</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aedb2f85719d229f0c9bc62ab1d17e918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb2f85719d229f0c9bc62ab1d17e918">&#9670;&nbsp;</a></span>analyzeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::analyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowModify</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01268">1268</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00298">llvm::PPCISD::BDNZ</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00299">llvm::PPCISD::BDZ</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="MachineOperand_8h_source.html#l00815">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00833">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="PPCInstrInfo_8cpp.html#a2020155e83c7126b4863de105c09bd45">DisableCTRLoopAnal</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00269">llvm::MachineBasicBlock::getLastNonDebugInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00571">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00938">llvm::MachineBasicBlock::isLayoutSuccessor()</a>, <a class="el" href="MachineOperand_8h_source.html#l00337">llvm::MachineOperand::isMBB()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00182">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="PPCPredicates_8h_source.html#l00057">llvm::PPC::PRED_BIT_SET</a>, <a class="el" href="PPCPredicates_8h_source.html#l00058">llvm::PPC::PRED_BIT_UNSET</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

</div>
</div>
<a id="abb7303094f9b99f0ca06a9eb606dcb26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb7303094f9b99f0ca06a9eb606dcb26">&#9670;&nbsp;</a></span>analyzeCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::analyzeCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02356">2356</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l02771">optimizeCmpPostRA()</a>.</p>

</div>
</div>
<a id="adc8a417082dae00c6f459b63a65e0ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc8a417082dae00c6f459b63a65e0ed8">&#9670;&nbsp;</a></span>analyzeLoopForPipelining()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unique_ptr&lt; <a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">TargetInstrInfo::PipelinerLoopInfo</a> &gt; PPCInstrInfo::analyzeLoopForPipelining </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>LoopBB</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enough produce a PipelinerLoopInfo object. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l05605">5605</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05625">findLoopInstr()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00240">llvm::MachineBasicBlock::getFirstTerminator()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05531">isBDNZ()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00357">llvm::MachineBasicBlock::pred_begin()</a>.</p>

</div>
</div>
<a id="a878d28bcb9d1575d5f5e56c5b1bcf064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a878d28bcb9d1575d5f5e56c5b1bcf064">&#9670;&nbsp;</a></span>areMemAccessesTriviallyDisjoint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::areMemAccessesTriviallyDisjoint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MIa</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MIb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if two MIs access different memory addresses and false otherwise. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l05663">5663</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05640">getMemOperandWithOffsetWidth()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00312">getRegisterInfo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01384">llvm::MachineInstr::hasOrderedMemoryRef()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01458">llvm::MachineInstr::hasUnmodeledSideEffects()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00306">llvm::MachineOperand::isIdenticalTo()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="MachineInstr_8h_source.html#l01079">llvm::MachineInstr::mayLoadOrStore()</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a8d257d0fa9886eeb4ee7c842294d4449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d257d0fa9886eeb4ee7c842294d4449">&#9670;&nbsp;</a></span>canInsertSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::canInsertSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>TrueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>FalseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>TrueCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FalseCycles</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01528">1528</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="aedcc57df983cf17bab675fab4233ac7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedcc57df983cf17bab675fab4233ac7d">&#9670;&nbsp;</a></span>ClobbersPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::ClobbersPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>SkipDead</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02321">2321</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00418">c</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00096">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="lib_2Target_2README_8txt_source.html#l00166">size</a>.</p>

</div>
</div>
<a id="a0e3a31dc0490f96016dc6f83eb363213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e3a31dc0490f96016dc6f83eb363213">&#9670;&nbsp;</a></span>combineRLWINM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::combineRLWINM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **&#160;</td>
          <td class="paramname"><em>ToErase</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l03850">3850</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="Pass_8cpp_source.html#l00136">llvm::Pass::dump()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01539">llvm::MachineInstr::dump()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="APInt_8h_source.html#l00253">llvm::APInt::getBitsSetWithWrap()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="MachineInstr_8h_source.html#l00599">llvm::MachineInstr::hasImplicitDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00399">llvm::MachineOperand::isKill()</a>, <a class="el" href="PPCMCTargetDesc_8h_source.html#l00057">llvm::isRunOfOnes()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="APInt_8h_source.html#l00366">llvm::APInt::isZero()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="APInt_8cpp_source.html#l01103">llvm::APInt::rotl()</a>, <a class="el" href="MachineOperand_8h_source.html#l00519">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="TargetOptions_8h_source.html#l00047">llvm::JumpTable::Simplified</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00588">llvm::MachineRegisterInfo::use_nodbg_empty()</a>.</p>

</div>
</div>
<a id="a3ea2369e6bcfa35889cf566047e3ca3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ea2369e6bcfa35889cf566047e3ca3f">&#9670;&nbsp;</a></span>commuteInstructionImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * PPCInstrInfo::commuteInstructionImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>NewMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Commutes the operands in the given instruction. </p>
<p>The commutable operands are specified by their indices OpIdx1 and OpIdx2.</p>
<p>Do not call this method for a non-commutable instruction or for non-commutable pair of operand indices OpIdx1 and OpIdx2. Even though the instruction is commutable, the method may still fail to commute the operands, null pointer is returned in such cases.</p>
<p>For example, we can commute rlwimi instructions, but only if the rotate amt is zero. We also have to munge the immediates a bit. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01139">1139</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00166">llvm::TargetInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00534">llvm::getDeadRegState()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00036">llvm::MCOI::TIED_TO</a>.</p>

</div>
</div>
<a id="a66df27d1558e144f63148f347b79392f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66df27d1558e144f63148f347b79392f">&#9670;&nbsp;</a></span>convertToImmediateForm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::convertToImmediateForm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **&#160;</td>
          <td class="paramname"><em>KilledDef</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l03798">3798</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="PPCRegisterInfo_8h_source.html#l00067">llvm::PPCRegisterInfo::getMappedIdxOpcForImmOpc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03987">instrHasImmForm()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00197">llvm::MachineRegisterInfo::isSSA()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00712">isVFRegister()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="abdb97a58f07f1fae1322c4989cacf4f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdb97a58f07f1fae1322c4989cacf4f5">&#9670;&nbsp;</a></span>copyPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PPCInstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01683">1683</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01211">llvm::PPCRegisterInfo::emitAccCopyInfo()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01656">getCRBitValue()</a>, <a class="el" href="PPCRegisterInfo_8h_source.html#l00026">llvm::getCRFromCRBit()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00553">llvm::MCRegisterInfo::getEncodingValue()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00600">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00237">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00312">getRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00219">llvm::PPCISD::MFOCRF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, <a class="el" href="PPCInstrInfo_8cpp.html#a20ff8d783c172c203d8a144fcda853fa">VSXSelfCopyCrash</a>, and <a class="el" href="PPCISelLowering_8h_source.html#l00490">llvm::PPCISD::XXMFACC</a>.</p>

</div>
</div>
<a id="a8abe69762bb82834b786c78b35015734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8abe69762bb82834b786c78b35015734">&#9670;&nbsp;</a></span>CreateTargetHazardRecognizer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * PPCInstrInfo::CreateTargetHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CreateTargetHazardRecognizer - Return the hazard recognizer to use for this target when scheduling the DAG. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l00101">101</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01184">llvm::TargetInstrInfo::CreateTargetHazardRecognizer()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00043">llvm::PPC::DIR_440</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00050">llvm::PPC::DIR_A2</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00052">llvm::PPC::DIR_E500mc</a>, and <a class="el" href="PPCSubtarget_8h_source.html#l00053">llvm::PPC::DIR_E5500</a>.</p>

</div>
</div>
<a id="a63d1433613d2b51a9c6389a63ccd2cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d1433613d2b51a9c6389a63ccd2cce">&#9670;&nbsp;</a></span>CreateTargetPostRAHazardRecognizer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * PPCInstrInfo::CreateTargetPostRAHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CreateTargetPostRAHazardRecognizer - Return the postRA hazard recognizer to use for this target when scheduling the DAG. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l00118">118</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00043">llvm::PPC::DIR_440</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00050">llvm::PPC::DIR_A2</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00052">llvm::PPC::DIR_E500mc</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00053">llvm::PPC::DIR_E5500</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00060">llvm::PPC::DIR_PWR7</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00061">llvm::PPC::DIR_PWR8</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00557">llvm::ScheduleDAG::TII</a>.</p>

</div>
</div>
<a id="a76f800670cc87a59e8df8f90f74ffc02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f800670cc87a59e8df8f90f74ffc02">&#9670;&nbsp;</a></span>decomposeMachineOperandsTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; PPCInstrInfo::decomposeMachineOperandsTargetFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>TF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02978">2978</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="PPC_8h_source.html#l00158">llvm::PPCII::MO_ACCESS_MASK</a>.</p>

</div>
</div>
<a id="a7941fd2c7d339dfe155c4327fd95fab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7941fd2c7d339dfe155c4327fd95fab0">&#9670;&nbsp;</a></span>expandPostRAPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l03089">3089</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03023">expandVSXMemPseudo()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03085">isAnImmediateOperand()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00182">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00212">llvm::PPCSubtarget::isTargetLinux()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">llvm::ARM_MB::LD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="PPCPredicates_8h_source.html#l00040">llvm::PPC::PRED_NE_MINUS</a>, and <a class="el" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>.</p>

</div>
</div>
<a id="a1517c8d905b7053ac5bdb9582cf49c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1517c8d905b7053ac5bdb9582cf49c03">&#9670;&nbsp;</a></span>expandVSXMemPseudo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::expandVSXMemPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l03023">3023</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00531">llvm::PPCISD::LFIWAX</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00536">llvm::PPCISD::LFIWZX</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="PPCISelLowering_8h_source.html#l00526">llvm::PPCISD::STFIWX</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l03089">expandPostRAPseudo()</a>.</p>

</div>
</div>
<a id="a8ba4f8b2e477a32a27b66aa99566eef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba4f8b2e477a32a27b66aa99566eef9">&#9670;&nbsp;</a></span>finalizeInsInstrs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PPCInstrInfo::finalizeInsInstrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &amp;&#160;</td>
          <td class="paramname"><em>P</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>InsInstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fixup the placeholders we put in <a class="el" href="classllvm_1_1PPCInstrInfo.html#a9f02408db99c8acb18352d7398561be4" title="When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...">genAlternativeCodeSequence()</a> for MachineCombiner. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l00547">547</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APFloat_8h_source.html#l01122">llvm::APFloat::changeSign()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00306">FMAOpIdxInfo</a>, <a class="el" href="Constants_8cpp_source.html#l00934">llvm::ConstantFP::get()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00741">getConstantFromConstantPool()</a>, <a class="el" href="MachineFunction_8h_source.html#l00704">llvm::MachineFunction::getConstantPool()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01441">llvm::MachineConstantPool::getConstantPoolIndex()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00292">llvm::MachineFunction::getDataLayout()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00691">llvm::MachineInstr::getMF()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="DataLayout_8cpp_source.html#l00857">llvm::DataLayout::getPrefTypeAlign()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00312">getRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00296">InfoArrayIdxMULOpIdx</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00600">llvm::TargetRegisterInfo::lookThruCopyLike()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="README-SSE_8txt_source.html#l00411">P</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa7ba426d2c5be23f07eed089dad2c708">llvm::REASSOC_XY_BAC</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8268c4cada73d2a27ba77100ace8bc7f">llvm::REASSOC_XY_BCA</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="afadf8e95969c146a28e22d91218db770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afadf8e95969c146a28e22d91218db770">&#9670;&nbsp;</a></span>findCommutedOpIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::findCommutedOpIndices </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01223">1223</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00293">llvm::TargetInstrInfo::findCommutedOpIndices()</a>, <a class="el" href="namespacellvm_1_1PPC.html#a1545caeeda8de7bd87be034c59b2b9fe">llvm::PPC::getAltVSXFMAOpcode()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a9f6bd20f6d3bb4bb60d84472550ab6e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f6bd20f6d3bb4bb60d84472550ab6e5">&#9670;&nbsp;</a></span>findLoopInstr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * PPCInstrInfo::findLoopInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>PreHeader</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *, 8 &gt; &amp;&#160;</td>
          <td class="paramname"><em>Visited</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Find the hardware loop instruction used to set-up the specified loop. </p>
<p>On <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching.">PPC</a>, we have two instructions used to set-up the hardware loop (MTCTRloop, MTCTR8loop) with corresponding endloop (BDNZ, BDNZ8) instructions to indicate the end of a loop. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l05625">5625</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00304">llvm::MachineBasicBlock::instrs()</a>, and <a class="el" href="PPCSubtarget_8cpp_source.html#l00182">llvm::PPCSubtarget::isPPC64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l05605">analyzeLoopForPipelining()</a>.</p>

</div>
</div>
<a id="a360d9458a82cc4a80442ad84450945e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a360d9458a82cc4a80442ad84450945e1">&#9670;&nbsp;</a></span>fixupIsDeadOrKill()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PPCInstrInfo::fixupIsDeadOrKill </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>StartMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>EndMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fixup killed/dead flag for register <code>RegNo</code> between instructions [<code>StartMI</code>, <code>EndMI</code>]. </p>
<p>Some pre-RA or post-RA transformations may violate register killed/dead flags semantics, this function can be called to fix up. Before calling this function,</p><ol type="1">
<li>Ensure that <code>RegNo</code> liveness is killed after instruction <code>EndMI</code>.</li>
<li>Ensure that there is no new definition between (<code>StartMI</code>, <code>EndMI</code>) and possible definition for <code>RegNo</code> is <code>StartMI</code> or <code>EndMI</code>. For pre-RA cases, definition may be <code>StartMI</code> through COPY, <code>StartMI</code> will be adjust to true definition.</li>
<li>We can do accurate fixup for the case when all instructions between [<code>StartMI</code>, <code>EndMI</code>] are in same basic block.</li>
<li>For the case when <code>StartMI</code> and <code>EndMI</code> are not in same basic block, we conservatively clear kill flag for all uses of <code>RegNo</code> for pre-RA and for post-RA, we give an assertion as without reaching definition analysis post-RA, <code>StartMI</code> and <code>EndMI</code> are hard to keep right. </li>
</ol>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l03470">3470</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00435">llvm::MachineRegisterInfo::clearKillFlags()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01000">llvm::MachineInstr::findRegisterUseOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00519">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00313">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00312">getRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00083">Index</a>, <a class="el" href="MachineOperand_8h_source.html#l00394">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00399">llvm::MachineOperand::isKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00197">llvm::MachineRegisterInfo::isSSA()</a>, <a class="el" href="MachineOperand_8h_source.html#l00379">llvm::MachineOperand::isUse()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01020">llvm::MachineInstr::readsWritesVirtualRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00319">llvm::MachineBasicBlock::rend()</a>, <a class="el" href="MachineOperand_8h_source.html#l00525">llvm::MachineOperand::setIsDead()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00519">llvm::MachineOperand::setIsKill()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l02771">optimizeCmpPostRA()</a>.</p>

</div>
</div>
<a id="a9eb43774a0046a364f5c45f94576bc43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb43774a0046a364f5c45f94576bc43">&#9670;&nbsp;</a></span>foldFrameOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::foldFrameOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l03589">3589</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03306">getDefMIPostRA()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03703">isADDInstrEligibleForFolding()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03710">isImmInstrEligibleForFolding()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00197">llvm::MachineRegisterInfo::isSSA()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03753">isValidToBeChangedReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a5ec71405ff522bfe6e20245ede6aaa91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec71405ff522bfe6e20245ede6aaa91">&#9670;&nbsp;</a></span>FoldImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::FoldImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02134">2134</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02063">onlyFoldImmediate()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00588">llvm::MachineRegisterInfo::use_nodbg_empty()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

</div>
</div>
<a id="a9f02408db99c8acb18352d7398561be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f02408db99c8acb18352d7398561be4">&#9670;&nbsp;</a></span>genAlternativeCodeSequence()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PPCInstrInfo::genAlternativeCodeSequence </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a>&#160;</td>
          <td class="paramname"><em>Pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>InsInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>DelInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>InstrIdxForVirtReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When <a class="el" href="classllvm_1_1PPCInstrInfo.html#a3292a10fddf8b776e21e2b2a39ed0622" title="Return true when there is potentially a faster code sequence for an instruction chain ending in &lt;Root...">getMachineCombinerPatterns()</a> finds patterns, this function generates the instructions that could replace the original code sequence. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l00776">776</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01021">llvm::TargetInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2f29f453161dc1c201ed6159ccfa258">llvm::REASSOC_XMM_AMM_BMM</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a470a418a13972e9ccba7702b7a9e6b6e">llvm::REASSOC_XY_AMM_BMM</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa7ba426d2c5be23f07eed089dad2c708">llvm::REASSOC_XY_BAC</a>, and <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8268c4cada73d2a27ba77100ace8bc7f">llvm::REASSOC_XY_BCA</a>.</p>

</div>
</div>
<a id="aedca54ee65b84a32a3bf0c9a595e2fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedca54ee65b84a32a3bf0c9a595e2fd9">&#9670;&nbsp;</a></span>getConstantFromConstantPool()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> * PPCInstrInfo::getConstantFromConstantPool </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l00741">741</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="MachineFunction_8h_source.html#l00704">llvm::MachineFunction::getConstantPool()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00145">llvm::MachineConstantPool::getConstants()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineInstr_8h_source.html#l00689">llvm::MachineInstr::uses()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l00547">finalizeInsInstrs()</a>.</p>

</div>
</div>
<a id="aff2173f1b09ff7e5b1458b9441bcf10d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff2173f1b09ff7e5b1458b9441bcf10d">&#9670;&nbsp;</a></span>getDefMIPostRA()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * PPCInstrInfo::getDefMIPostRA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>SeenIntermediateUse</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l03306">3306</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00312">getRegisterInfo()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l03589">foldFrameOffset()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03753">isValidToBeChangedReg()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l02771">optimizeCmpPostRA()</a>.</p>

</div>
</div>
<a id="a1d1957071616cdb2d686551e51a5336a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d1957071616cdb2d686551e51a5336a">&#9670;&nbsp;</a></span>getExtendResourceLenLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::PPCInstrInfo::getExtendResourceLenLimit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>On PowerPC, we try to reassociate FMA chain which will increase instruction size. </p>
<p>Set extension resource length limit to 1 for edge case. Resource Length is calculated by scaled resource usage in getCycles(). Because of the division in getCycles(), it returns different cycles due to legacy scaled resource usage. So new resource length may be same with legacy or 1 bigger than legacy. We need to execlude the 1 bigger case even the resource length is not perserved for more FMA chain reassociations on PowerPC. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00513">513</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

</div>
</div>
<a id="a50c42e50d84476f314b12fc325f97cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50c42e50d84476f314b12fc325f97cdf">&#9670;&nbsp;</a></span>getFMAPatterns()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::getFMAPatterns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>P</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>DoRegPressureReduce</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true when there is potentially a faster code sequence for a fma chain ending in <code>Root</code>. </p>
<p>All potential patterns are output in the <code>P</code> array. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l00372">372</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00306">FMAOpIdxInfo</a>, <a class="el" href="MachineInstr_8h_source.html#l00357">llvm::MachineInstr::getFlag()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00313">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00312">getRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00295">InfoArrayIdxAddOpIdx</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00293">InfoArrayIdxFAddInst</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00297">InfoArrayIdxFSubInst</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00296">InfoArrayIdxMULOpIdx</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00677">isLoadFromConstantPool()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00600">llvm::TargetRegisterInfo::lookThruCopyLike()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00622">llvm::TargetRegisterInfo::lookThruSingleUseCopyChain()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2f29f453161dc1c201ed6159ccfa258">llvm::REASSOC_XMM_AMM_BMM</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a470a418a13972e9ccba7702b7a9e6b6e">llvm::REASSOC_XY_AMM_BMM</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa7ba426d2c5be23f07eed089dad2c708">llvm::REASSOC_XY_BAC</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8268c4cada73d2a27ba77100ace8bc7f">llvm::REASSOC_XY_BCA</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, and <a class="el" href="BasicAliasAnalysis_8cpp_source.html#l01804">true</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l00761">getMachineCombinerPatterns()</a>.</p>

</div>
</div>
<a id="aa88dfb98a274ef5f8da3ce147c8c45eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa88dfb98a274ef5f8da3ce147c8c45eb">&#9670;&nbsp;</a></span>getInstrLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> PPCInstrInfo::getInstrLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> *&#160;</td>
          <td class="paramname"><em>PredCost</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l00138">138</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00167">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineOperand_8h_source.html#l00384">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00389">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00034">llvm::Latency</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="PPCInstrInfo_8cpp.html#a58e3d8f1d20226777984b48012c68c2b">UseOldLatencyCalc</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l00168">getOperandLatency()</a>.</p>

</div>
</div>
<a id="adaba46ae7351c9a651fc32fae020cb0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaba46ae7351c9a651fc32fae020cb0d">&#9670;&nbsp;</a></span>getInstSizeInBytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> PPCInstrInfo::getInstSizeInBytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>GetInstSize - Return the number of bytes of code the specified instruction may be. </p>
<p>This returns the maximum number of bytes. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02959">2959</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00213">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="StackMaps_8h_source.html#l00050">llvm::StackMapOpers::getNumPatchBytes()</a>, <a class="el" href="StackMaps_8h_source.html#l00104">llvm::PatchPointOpers::getNumPatchBytes()</a>, <a class="el" href="MachineFunction_8h_source.html#l00668">llvm::MachineFunction::getTarget()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01024">llvm::ISD::INLINEASM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01027">llvm::ISD::INLINEASM_BR</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01303">llvm::ISD::PATCHPOINT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01297">llvm::ISD::STACKMAP</a>.</p>

</div>
</div>
<a id="a51f8adee69da15bfd10d880d79d8fbec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51f8adee69da15bfd10d880d79d8fbec">&#9670;&nbsp;</a></span>getLoadOpcodeForSpill()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> PPCInstrInfo::getLoadOpcodeForSpill </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01926">1926</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a3292a10fddf8b776e21e2b2a39ed0622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3292a10fddf8b776e21e2b2a39ed0622">&#9670;&nbsp;</a></span>getMachineCombinerPatterns()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::getMachineCombinerPatterns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>P</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>DoRegPressureReduce</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true when there is potentially a faster code sequence for an instruction chain ending in &lt;Root&gt;. </p>
<p>All potential patterns are output in the &lt;Pattern&gt; array. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l00761">761</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_8h_source.html#l00061">llvm::CodeGenOpt::Aggressive</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00372">getFMAPatterns()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00786">llvm::TargetInstrInfo::getMachineCombinerPatterns()</a>, <a class="el" href="TargetMachine_8cpp_source.html#l00182">llvm::TargetMachine::getOptLevel()</a>, and <a class="el" href="PPCSubtarget_8h_source.html#l00155">llvm::PPCSubtarget::getTargetMachine()</a>.</p>

</div>
</div>
<a id="a0d205be357ca598799bdbca4fe40cc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d205be357ca598799bdbca4fe40cc70">&#9670;&nbsp;</a></span>getMemOperandsWithOffsetWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::getMemOperandsWithOffsetWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>LdSt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>BaseOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>OffsetIsScalable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the base operand and byte offset of an instruction that reads/writes memory. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02850">2850</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCInstrInfo_8cpp_source.html#l05640">getMemOperandWithOffsetWidth()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a7d841f6c4d4a0042484feff56fd25857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d841f6c4d4a0042484feff56fd25857">&#9670;&nbsp;</a></span>getMemOperandWithOffsetWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::getMemOperandWithOffsetWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>LdSt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;&#160;</td>
          <td class="paramname"><em>BaseOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if get the base operand, byte offset of an instruction and the memory width. </p>
<p>Width is the size of memory that is being loaded/stored (e.g. 1, 2, 4, 8). </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l05640">5640</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00734">llvm::MachineInstr::getNumExplicitOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="XtensaAsmBackend_8cpp_source.html#l00134">getSize()</a>, <a class="el" href="MachineInstr_8h_source.html#l00746">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00339">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l01079">llvm::MachineInstr::mayLoadOrStore()</a>, <a class="el" href="MachineInstr_8h_source.html#l00731">llvm::MachineInstr::memoperands_begin()</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l05663">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02850">getMemOperandsWithOffsetWidth()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l02901">shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="a2f3dc5cc960be4f46fdfc635895535a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3dc5cc960be4f46fdfc635895535a5">&#9670;&nbsp;</a></span>getNop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> PPCInstrInfo::getNop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the noop instruction to use for a noop. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01259">1259</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="WebAssemblyMCTargetDesc_8h_source.html#l00134">llvm::WebAssembly::Nop</a>.</p>

</div>
</div>
<a id="af7fcfb5e7294b3fe2d66d3349d5acfb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7fcfb5e7294b3fe2d66d3349d5acfb7">&#9670;&nbsp;</a></span>getOperandLatency() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> PPCInstrInfo::getOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l00168">168</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00047">llvm::PPC::DIR_7400</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00048">llvm::PPC::DIR_750</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00049">llvm::PPC::DIR_970</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00053">llvm::PPC::DIR_E5500</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00055">llvm::PPC::DIR_PWR4</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00056">llvm::PPC::DIR_PWR5</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00057">llvm::PPC::DIR_PWR5X</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00058">llvm::PPC::DIR_PWR6</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00059">llvm::PPC::DIR_PWR6X</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00060">llvm::PPC::DIR_PWR7</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00061">llvm::PPC::DIR_PWR8</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00134">llvm::PPCSubtarget::getCPUDirective()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00138">getInstrLatency()</a>, <a class="el" href="MachineInstr_8h_source.html#l00313">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00141">llvm::TargetRegisterClass::hasSuperClassEq()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00034">llvm::Latency</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

</div>
</div>
<a id="af4e58946e3b0844e0c36ddee1433284a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4e58946e3b0844e0c36ddee1433284a">&#9670;&nbsp;</a></span>getOperandLatency() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::PPCInstrInfo::getOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>DefNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>UseNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00446">446</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

</div>
</div>
<a id="a31fef05bbdd37ce0a7cf6ee85a6b5a9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31fef05bbdd37ce0a7cf6ee85a6b5a9c">&#9670;&nbsp;</a></span>getRecordFormOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> PPCInstrInfo::getRecordFormOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l05228">5228</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a7736d6dc0c4303c59d1192988b8919e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7736d6dc0c4303c59d1192988b8919e9">&#9670;&nbsp;</a></span>getRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PPCRegisterInfo.html">PPCRegisterInfo</a>&amp; llvm::PPCInstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info. </p>
<p>As such, whenever a client has an instance of instruction info, it should always be able to get register info as well (through this method). </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00312">312</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l05663">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01683">copyPhysReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00547">finalizeInsInstrs()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03470">fixupIsDeadOrKill()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03306">getDefMIPostRA()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00372">getFMAPatterns()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00152">llvm::PPCSubtarget::getRegisterInfo()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02386">optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03252">replaceInstrOperandWithImm()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02901">shouldClusterMemOps()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l00617">shouldReduceRegisterPressure()</a>.</p>

</div>
</div>
<a id="afd73e5d524894500c034b811457a29e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd73e5d524894500c034b811457a29e2">&#9670;&nbsp;</a></span>getRegNumForOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::PPCInstrInfo::getRegNumForOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>Desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegNumForOperand - some operands use different numbering schemes for the same registers. </p>
<p>For example, a VSX instruction may have any of vs0-vs63 allocated whereas an Altivec instruction could only have vs32-vs63 allocated (numbered as v0-v31). This function returns the actual register number needed for the opcode/operand number combination. The operand number argument will be useful when we need to extend this to instructions that use both Altivec and VSX numbering (for different operands). </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00796">796</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PPCInstrInfo_8h_source.html#l00712">isVFRegister()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00715">isVRRegister()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00239">llvm::MCInstrDesc::operands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCMCCodeEmitter_8cpp_source.html#l00389">llvm::PPCMCCodeEmitter::getMachineOpValue()</a>, and <a class="el" href="PPCInstPrinter_8cpp_source.html#l00637">llvm::PPCInstPrinter::printOperand()</a>.</p>

</div>
</div>
<a id="afd94e27d369270a3c80e08cc32646ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd94e27d369270a3c80e08cc32646ce9">&#9670;&nbsp;</a></span>getSerializableBitmaskMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt; PPCInstrInfo::getSerializableBitmaskMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02999">2999</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="PPC_8h_source.html#l00119">llvm::PPCII::MO_GOT_FLAG</a>, <a class="el" href="PPC_8h_source.html#l00145">llvm::PPCII::MO_GOT_TLSGD_PCREL_FLAG</a>, <a class="el" href="PPC_8h_source.html#l00150">llvm::PPCII::MO_GOT_TLSLD_PCREL_FLAG</a>, <a class="el" href="PPC_8h_source.html#l00155">llvm::PPCII::MO_GOT_TPREL_PCREL_FLAG</a>, <a class="el" href="PPC_8h_source.html#l00114">llvm::PPCII::MO_PCREL_FLAG</a>, <a class="el" href="PPC_8h_source.html#l00123">llvm::PPCII::MO_PCREL_OPT_FLAG</a>, <a class="el" href="PPC_8h_source.html#l00110">llvm::PPCII::MO_PIC_FLAG</a>, <a class="el" href="M68kBaseInfo_8h_source.html#l00133">llvm::M68kII::MO_PLT</a>, <a class="el" href="PPC_8h_source.html#l00128">llvm::PPCII::MO_TLSGD_FLAG</a>, <a class="el" href="PPC_8h_source.html#l00140">llvm::PPCII::MO_TLSGDM_FLAG</a>, <a class="el" href="PPC_8h_source.html#l00136">llvm::PPCII::MO_TLSLD_FLAG</a>, and <a class="el" href="PPC_8h_source.html#l00132">llvm::PPCII::MO_TPREL_FLAG</a>.</p>

</div>
</div>
<a id="a830ea3a66d17dde796c0623587a8d701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a830ea3a66d17dde796c0623587a8d701">&#9670;&nbsp;</a></span>getSerializableDirectMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt; PPCInstrInfo::getSerializableDirectMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02984">2984</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00065">llvm::MipsII::MO_DTPREL_LO</a>, <a class="el" href="PPC_8h_source.html#l00162">llvm::PPCII::MO_HA</a>, <a class="el" href="AVRInstrInfo_8h_source.html#l00052">llvm::AVRII::MO_LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00753">llvm::AArch64II::MO_TLS</a>, <a class="el" href="PPC_8h_source.html#l00170">llvm::PPCII::MO_TLSLD_LO</a>, <a class="el" href="PPC_8h_source.html#l00171">llvm::PPCII::MO_TOC_LO</a>, <a class="el" href="PPC_8h_source.html#l00165">llvm::PPCII::MO_TPREL_HA</a>, and <a class="el" href="MipsBaseInfo_8h_source.html#l00074">llvm::MipsII::MO_TPREL_LO</a>.</p>

</div>
</div>
<a id="a51043d2a1b0696b32dbf2430676658c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51043d2a1b0696b32dbf2430676658c6">&#9670;&nbsp;</a></span>getStoreOpcodeForSpill()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> PPCInstrInfo::getStoreOpcodeForSpill </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01920">1920</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="abb81aa2a9fed25ed7a1762421866fcc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb81aa2a9fed25ed7a1762421866fcc3">&#9670;&nbsp;</a></span>hasLowDefLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::PPCInstrInfo::hasLowDefLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;&#160;</td>
          <td class="paramname"><em>SchedModel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00453">453</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

</div>
</div>
<a id="ac73a2a13806418aeb40c26ea794c3dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac73a2a13806418aeb40c26ea794c3dd7">&#9670;&nbsp;</a></span>insertBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> PPCInstrInfo::insertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td>
          <td class="paramname"><em>BytesAdded</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01475">1475</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00146">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00298">llvm::PPCISD::BDNZ</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00299">llvm::PPCISD::BDZ</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00182">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="PPCPredicates_8h_source.html#l00057">llvm::PPC::PRED_BIT_SET</a>, <a class="el" href="PPCPredicates_8h_source.html#l00058">llvm::PPC::PRED_BIT_UNSET</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

</div>
</div>
<a id="a7c1001c415a0435743c316d7b941f56f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c1001c415a0435743c316d7b941f56f">&#9670;&nbsp;</a></span>insertNoop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PPCInstrInfo::insertNoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01239">1239</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00058">llvm::PPC::DIR_PWR6</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00060">llvm::PPC::DIR_PWR7</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00061">llvm::PPC::DIR_PWR8</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00062">llvm::PPC::DIR_PWR9</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00134">llvm::PPCSubtarget::getCPUDirective()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="af14abbf5d3082cd072fe85f6f5fe2eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14abbf5d3082cd072fe85f6f5fe2eea">&#9670;&nbsp;</a></span>insertSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PPCInstrInfo::insertSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>TrueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>FalseReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01571">1571</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00096">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00116">llvm::HexagonISD::ISEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="PPCPredicates_8h_source.html#l00057">llvm::PPC::PRED_BIT_SET</a>, <a class="el" href="PPCPredicates_8h_source.html#l00058">llvm::PPC::PRED_BIT_UNSET</a>, <a class="el" href="PPCPredicates_8h_source.html#l00029">llvm::PPC::PRED_EQ</a>, <a class="el" href="PPCPredicates_8h_source.html#l00037">llvm::PPC::PRED_EQ_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00045">llvm::PPC::PRED_EQ_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00030">llvm::PPC::PRED_GE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00038">llvm::PPC::PRED_GE_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00046">llvm::PPC::PRED_GE_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00031">llvm::PPC::PRED_GT</a>, <a class="el" href="PPCPredicates_8h_source.html#l00039">llvm::PPC::PRED_GT_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00047">llvm::PPC::PRED_GT_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00028">llvm::PPC::PRED_LE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00036">llvm::PPC::PRED_LE_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00044">llvm::PPC::PRED_LE_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00027">llvm::PPC::PRED_LT</a>, <a class="el" href="PPCPredicates_8h_source.html#l00035">llvm::PPC::PRED_LT_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00043">llvm::PPC::PRED_LT_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00032">llvm::PPC::PRED_NE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00040">llvm::PPC::PRED_NE_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00048">llvm::PPC::PRED_NE_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00034">llvm::PPC::PRED_NU</a>, <a class="el" href="PPCPredicates_8h_source.html#l00042">llvm::PPC::PRED_NU_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00050">llvm::PPC::PRED_NU_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00033">llvm::PPC::PRED_UN</a>, <a class="el" href="PPCPredicates_8h_source.html#l00041">llvm::PPC::PRED_UN_MINUS</a>, and <a class="el" href="PPCPredicates_8h_source.html#l00049">llvm::PPC::PRED_UN_PLUS</a>.</p>

</div>
</div>
<a id="afb977cf93fe8661651e4503ae0722893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb977cf93fe8661651e4503ae0722893">&#9670;&nbsp;</a></span>instrHasImmForm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::instrHasImmForm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsVFReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>III</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>PostRA</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l03987">3987</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00269">llvm::ISD::ADDC</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00086">llvm::ImmInstrInfo::ImmMustBeMultipleOf</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00100">llvm::ImmInstrInfo::ImmOpcode</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00098">llvm::ImmInstrInfo::ImmOpNo</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00102">llvm::ImmInstrInfo::ImmWidth</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00094">llvm::ImmInstrInfo::IsCommutative</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00106">llvm::ImmInstrInfo::IsSummingOperands</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">llvm::ARM_MB::LD</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00096">llvm::ImmInstrInfo::OpNoForForwarding</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00084">llvm::ImmInstrInfo::SignedImm</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00066">llvm::RISCVISD::SRAW</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00104">llvm::ImmInstrInfo::TruncateImmTo</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00092">llvm::ImmInstrInfo::ZeroIsSpecialNew</a>, and <a class="el" href="PPCInstrInfo_8h_source.html#l00089">llvm::ImmInstrInfo::ZeroIsSpecialOrig</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l03798">convertToImmediateForm()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l03710">isImmInstrEligibleForFolding()</a>.</p>

</div>
</div>
<a id="a919a65c38470ee5665afa859cda18025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a919a65c38470ee5665afa859cda18025">&#9670;&nbsp;</a></span>isADDIInstrEligibleForFolding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::isADDIInstrEligibleForFolding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>ADDIMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l03686">3686</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l03753">isValidToBeChangedReg()</a>.</p>

</div>
</div>
<a id="a849ceee707ad46510fd6a651de065478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a849ceee707ad46510fd6a651de065478">&#9670;&nbsp;</a></span>isADDInstrEligibleForFolding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::isADDInstrEligibleForFolding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>ADDMI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l03703">3703</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l03589">foldFrameOffset()</a>.</p>

</div>
</div>
<a id="ab8d93b0ff1b64f553c4e86fdebacff56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8d93b0ff1b64f553c4e86fdebacff56">&#9670;&nbsp;</a></span>isAssociativeAndCommutative()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::isAssociativeAndCommutative </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Invert</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l00254">254</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00217">llvm::X86ISD::FADDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00223">llvm::X86ISD::FMULS</a>, <a class="el" href="MachineInstr_8h_source.html#l00357">llvm::MachineInstr::getFlag()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>.</p>

</div>
</div>
<a id="a6bc6b3ade5432bb6d51e0039c8482445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bc6b3ade5432bb6d51e0039c8482445">&#9670;&nbsp;</a></span>isBDNZ()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::isBDNZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> <code>Opcode</code> is BDNZ (Decrement CTR and branch if it is still nonzero). </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l05531">5531</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCISelLowering_8h_source.html#l00298">llvm::PPCISD::BDNZ</a>, and <a class="el" href="PPCSubtarget_8cpp_source.html#l00182">llvm::PPCSubtarget::isPPC64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l05605">analyzeLoopForPipelining()</a>.</p>

</div>
</div>
<a id="ab666db2c9fa0785e9298602f26d609f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab666db2c9fa0785e9298602f26d609f6">&#9670;&nbsp;</a></span>isCoalescableExtInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::isCoalescableExtInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SubIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01056">1056</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ae1d4c0d71423c8fa3d000f7518a4e8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d4c0d71423c8fa3d000f7518a4e8ae">&#9670;&nbsp;</a></span>isImmInstrEligibleForFolding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::isImmInstrEligibleForFolding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>XFormOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>OffsetOfImmInstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>III</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l03710">3710</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="PPCRegisterInfo_8h_source.html#l00067">llvm::PPCRegisterInfo::getMappedIdxOpcForImmOpc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00098">llvm::ImmInstrInfo::ImmOpNo</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03987">instrHasImmForm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00399">llvm::MachineOperand::isKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00106">llvm::ImmInstrInfo::IsSummingOperands</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00712">isVFRegister()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="PPCInstrInfo_8h_source.html#l00096">llvm::ImmInstrInfo::OpNoForForwarding</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l03589">foldFrameOffset()</a>.</p>

</div>
</div>
<a id="a9f4c857aeef82cc00528864a88944fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f4c857aeef82cc00528864a88944fbb">&#9670;&nbsp;</a></span>isLoadFromConstantPool()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::isLoadFromConstantPool </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l00677">677</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PseudoSourceValue_8h_source.html#l00041">llvm::PseudoSourceValue::ConstantPool</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l00372">getFMAPatterns()</a>.</p>

</div>
</div>
<a id="a5d0eb474ed80ff47a9838b71df8cf1f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d0eb474ed80ff47a9838b71df8cf1f4">&#9670;&nbsp;</a></span>isLoadFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> PPCInstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01071">1071</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="STLExtras_8h_source.html#l01869">llvm::is_contained()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="abdf7fddb2f6c3650c7cc2dcbaedd0177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdf7fddb2f6c3650c7cc2dcbaedd0177">&#9670;&nbsp;</a></span>isNoTOCCallInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::PPCInstrInfo::isNoTOCCallInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if Opcode corresponds to a call instruction that should be marked with the NOTOC relocation. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00329">329</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PPCISelLowering_8h_source.html#l00198">llvm::PPCISD::BCTRL</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00210">llvm::PPCISD::BCTRL_RM</a>, <a class="el" href="ARCISelLowering_8h_source.html#l00034">llvm::ARCISD::BL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a142a35a3df3a734306ff0a9d751c76bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a142a35a3df3a734306ff0a9d751c76bd">&#9670;&nbsp;</a></span>isPredicated()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::isPredicated </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02164">2164</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a1e3341c8d3c4f7b14e456fa4dfc4445f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e3341c8d3c4f7b14e456fa4dfc4445f">&#9670;&nbsp;</a></span>isPrefixed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::PPCInstrInfo::isPrefixed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00317">317</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="PPCInstrInfo_8h_source.html#l00070">llvm::PPCII::Prefixed</a>.</p>

</div>
</div>
<a id="abcfd8b3068601b3ec4fd32fac98b99b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcfd8b3068601b3ec4fd32fac98b99b5">&#9670;&nbsp;</a></span>isProfitableToDupForIfCvt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::PPCInstrInfo::isProfitableToDupForIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00623">623</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

</div>
</div>
<a id="a7a39ff16bf039402969f41f53763d905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a39ff16bf039402969f41f53763d905">&#9670;&nbsp;</a></span>isProfitableToIfCvt() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::PPCInstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraPredCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00611">611</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

</div>
</div>
<a id="a6332c4b345ad95924b0958ccea46b994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6332c4b345ad95924b0958ccea46b994">&#9670;&nbsp;</a></span>isProfitableToIfCvt() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02155">2155</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCInstrInfo_8cpp_source.html#l02142">MBBDefinesCTR()</a>.</p>

</div>
</div>
<a id="ab4f21416bf92bf6e1d1a2bb14c45f67b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4f21416bf92bf6e1d1a2bb14c45f67b">&#9670;&nbsp;</a></span>isProfitableToUnpredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::PPCInstrInfo::isProfitableToUnpredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00628">628</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

</div>
</div>
<a id="a0f34e95d290dc051294ec47023d90ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f34e95d290dc051294ec47023d90ca7">&#9670;&nbsp;</a></span>isReallyTriviallyReMaterializable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::isReallyTriviallyReMaterializable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01087">1087</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="PPCISelLowering_8h_source.html#l00114">llvm::PPCISD::XXSPLTI32DX</a>.</p>

</div>
</div>
<a id="a8cec51f86ff45d3fa0b21d714dcb1970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cec51f86ff45d3fa0b21d714dcb1970">&#9670;&nbsp;</a></span>isSameClassPhysRegCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::PPCInstrInfo::isSameClassPhysRegCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00420">420</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>.</p>

</div>
</div>
<a id="a082a8593849ab4e2d9d2b0019de167c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a082a8593849ab4e2d9d2b0019de167c3">&#9670;&nbsp;</a></span>isSchedulingBoundary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::isSchedulingBoundary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02175">2175</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01155">llvm::TargetInstrInfo::isSchedulingBoundary()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00307">llvm::PPCISD::MFFS</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a6526c2922e2d306e7d0ab7c584f9781c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6526c2922e2d306e7d0ab7c584f9781c">&#9670;&nbsp;</a></span>isSExt32To64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::PPCInstrInfo::isSExt32To64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00320">320</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="PPCInstrInfo_8h_source.html#l00072">llvm::PPCII::SExt32To64</a>.</p>

</div>
</div>
<a id="ad5cc934c55e1ea5f64d3493dcbc3b758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5cc934c55e1ea5f64d3493dcbc3b758">&#9670;&nbsp;</a></span>isSignExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::PPCInstrInfo::isSignExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00728">728</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PPCInstrInfo_8cpp_source.html#l05363">isSignOrZeroExtended()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l02386">optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="a78b9ad4b9b246aab32ff14d856f5769a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78b9ad4b9b246aab32ff14d856f5769a">&#9670;&nbsp;</a></span>isSignOrZeroExtended()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; bool, bool &gt; PPCInstrInfo::isSignOrZeroExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>BinOpDepth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l05363">5363</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="README__ALTIVEC_8txt_source.html#l00215">Attrs</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05240">definedBySignExtendingOp()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05287">definedByZeroExtendingOp()</a>, <a class="el" href="Function_8h_source.html#l00313">llvm::Function::getAttributes()</a>, <a class="el" href="DerivedTypes_8h_source.html#l00072">llvm::IntegerType::getBitWidth()</a>, <a class="el" href="Function_8h_source.html#l00735">llvm::Function::getEntryBlock()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineOperand_8h_source.html#l00582">llvm::MachineOperand::getGlobal()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="Attributes_8cpp_source.html#l01458">llvm::AttributeList::getRetAttrs()</a>, <a class="el" href="Function_8h_source.html#l00179">llvm::Function::getReturnType()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00293">llvm::MachineBasicBlock::instr_begin()</a>, <a class="el" href="MachineInstr_8h_source.html#l00872">llvm::MachineInstr::isCall()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00116">llvm::HexagonISD::ISEL</a>, <a class="el" href="MachineOperand_8h_source.html#l00347">llvm::MachineOperand::isGlobal()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00440">llvm::MachineRegisterInfo::isLiveIn()</a>, <a class="el" href="PPCMachineFunctionInfo_8cpp_source.html#l00062">llvm::PPCFunctionInfo::isLiveInSExt()</a>, <a class="el" href="PPCMachineFunctionInfo_8cpp_source.html#l00069">llvm::PPCFunctionInfo::isLiveInZExt()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00215">llvm::PPCSubtarget::isSVR4ABI()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05356">MAX_BINOP_DEPTH</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, and <a class="el" href="AMDGPURewriteUndefForPHI_8cpp_source.html#l00101">PHI</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8h_source.html#l00728">isSignExtended()</a>, and <a class="el" href="PPCInstrInfo_8h_source.html#l00734">isZeroExtended()</a>.</p>

</div>
</div>
<a id="ae91d2d0672c290bb7ecdc7527d6eb08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae91d2d0672c290bb7ecdc7527d6eb08c">&#9670;&nbsp;</a></span>isStoreToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> PPCInstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01127">1127</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="STLExtras_8h_source.html#l01869">llvm::is_contained()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a62e484f70a2007cfe30d42db868f84ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e484f70a2007cfe30d42db868f84ab">&#9670;&nbsp;</a></span>isTOCSaveMI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::isTOCSaveMI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l05341">5341</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCSubtarget_8h_source.html#l00142">llvm::PPCSubtarget::getFrameLowering()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02698">llvm::PPCFrameLowering::getTOCSaveOffset()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00182">llvm::PPCSubtarget::isPPC64()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a809bcfaa5a36e8e145a700b3e0e21926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a809bcfaa5a36e8e145a700b3e0e21926">&#9670;&nbsp;</a></span>isValidToBeChangedReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::isValidToBeChangedReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>ADDMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;&#160;</td>
          <td class="paramname"><em>ADDIMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>OffsetAddi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>OffsetImm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l03753">3753</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03306">getDefMIPostRA()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03686">isADDIInstrEligibleForFolding()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00399">llvm::MachineOperand::isKill()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l03589">foldFrameOffset()</a>.</p>

</div>
</div>
<a id="a4a925741128762aa8606a501ed9dad40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a925741128762aa8606a501ed9dad40">&#9670;&nbsp;</a></span>isVFRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::PPCInstrInfo::isVFRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00712">712</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l03798">convertToImmediateForm()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00796">getRegNumForOperand()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l03710">isImmInstrEligibleForFolding()</a>.</p>

</div>
</div>
<a id="a1ad9d77362b83674dd372fa84a088cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ad9d77362b83674dd372fa84a088cbc">&#9670;&nbsp;</a></span>isVRRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::PPCInstrInfo::isVRRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00715">715</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8h_source.html#l00796">getRegNumForOperand()</a>.</p>

</div>
</div>
<a id="a463b524077a8bf49aff4cdcdb0a5b107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a463b524077a8bf49aff4cdcdb0a5b107">&#9670;&nbsp;</a></span>isXFormMemOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::PPCInstrInfo::isXFormMemOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00314">314</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="PPCInstrInfo_8h_source.html#l00068">llvm::PPCII::XFormMemOp</a>.</p>

</div>
</div>
<a id="a7640b7b696150d562dad41bf6dfd8d02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7640b7b696150d562dad41bf6dfd8d02">&#9670;&nbsp;</a></span>isZeroExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::PPCInstrInfo::isZeroExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00734">734</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PPCInstrInfo_8cpp_source.html#l05363">isSignOrZeroExtended()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l02386">optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="a85b747171da3a092e7f5efcf8d7dd15c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b747171da3a092e7f5efcf8d7dd15c">&#9670;&nbsp;</a></span>isZExt32To64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::PPCInstrInfo::isZExt32To64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00323">323</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, and <a class="el" href="PPCInstrInfo_8h_source.html#l00074">llvm::PPCII::ZExt32To64</a>.</p>

</div>
</div>
<a id="abb74390d58054b92bc0a5373d7cfc61f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb74390d58054b92bc0a5373d7cfc61f">&#9670;&nbsp;</a></span>loadRegFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PPCInstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02031">2031</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCInstrInfo_8cpp_source.html#l02006">loadRegFromStackSlotNoUpd()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l05222">updatedRC()</a>.</p>

</div>
</div>
<a id="a4f5aa6feffe52b80166f0d252cf354cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f5aa6feffe52b80166f0d252cf354cb">&#9670;&nbsp;</a></span>loadRegFromStackSlotNoUpd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PPCInstrInfo::loadRegFromStackSlotNoUpd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02006">2006</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01049">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00469">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00484">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00470">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01336">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, and <a class="el" href="PPCMachineFunctionInfo_8h_source.html#l00203">llvm::PPCFunctionInfo::setHasSpills()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l02031">loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a id="a844ba3afb5257d4a9f567d42c54c95cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a844ba3afb5257d4a9f567d42c54c95cb">&#9670;&nbsp;</a></span>materializeImmPostRA()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PPCInstrInfo::materializeImmPostRA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l03323">3323</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00182">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00197">llvm::MachineRegisterInfo::isSSA()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>.</p>

</div>
</div>
<a id="a16eb84143cfa149db94e8b4b4b2a8629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16eb84143cfa149db94e8b4b4b2a8629">&#9670;&nbsp;</a></span>onlyFoldImmediate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::onlyFoldImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02063">2063</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00100">llvm::MCOperandInfo::Constraints</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00237">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00094">llvm::MachineInstrBuilder::getReg()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00104">llvm::MCOperandInfo::isLookupPtrRegClass()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00182">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00268">llvm::MCInstrDesc::isPseudo()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00239">llvm::MCInstrDesc::operands()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00091">llvm::MCOperandInfo::RegClass</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l02134">FoldImmediate()</a>.</p>

</div>
</div>
<a id="aeae69b1baee541f55a44aaf2804dc007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae69b1baee541f55a44aaf2804dc007">&#9670;&nbsp;</a></span>optimizeCmpPostRA()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::optimizeCmpPostRA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02771">2771</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02356">analyzeCompare()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02021">llvm::MachineInstr::clearRegisterDeads()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineInstr_8h_source.html#l01428">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01539">llvm::MachineInstr::dump()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03470">fixupIsDeadOrKill()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03306">getDefMIPostRA()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00313">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00599">llvm::MachineInstr::hasImplicitDef()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="MachineOperand_8h_source.html#l00399">llvm::MachineOperand::isKill()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00182">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00197">llvm::MachineRegisterInfo::isSSA()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineInstr_8h_source.html#l01771">llvm::MachineInstr::setDesc()</a>.</p>

</div>
</div>
<a id="a8118d9f62c345028220579c9d1ca4061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8118d9f62c345028220579c9d1ca4061">&#9670;&nbsp;</a></span>optimizeCompareInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::optimizeCompareInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>CmpInstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02386">2386</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00833">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="PPCInstrInfo_8cpp.html#a93c546def4cf10e701699eba921b3532">DisableCmpOpt</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00705">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00357">llvm::MachineInstr::getFlag()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="namespacellvm_1_1PPC.html#a2108c96efd9d9e1b89dd25b89a23ed1a">llvm::PPC::getNonRecordFormOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00313">llvm::MachineInstr::getParent()</a>, <a class="el" href="PPCPredicates_8h_source.html#l00087">llvm::PPC::getPredicate()</a>, <a class="el" href="PPCPredicates_8h_source.html#l00077">llvm::PPC::getPredicateCondition()</a>, <a class="el" href="PPCPredicates_8h_source.html#l00082">llvm::PPC::getPredicateHint()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00312">getRegisterInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="PPCPredicates_8cpp_source.html#l00052">llvm::PPC::getSwappedPredicate()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00532">llvm::MachineRegisterInfo::hasOneUse()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00027">llvm::ARM_PROC::IE</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00577">llvm::MCInstrDesc::implicit_defs()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00565">llvm::MCInstrDesc::implicit_uses()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00116">llvm::HexagonISD::ISEL</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00182">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00728">isSignExtended()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00734">isZeroExtended()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00600">llvm::TargetRegisterInfo::lookThruCopyLike()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineInstr_8h_source.html#l01436">llvm::MachineInstr::modifiesRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineInstr_8h_source.html#l00106">llvm::MachineInstr::NoSWrap</a>, <a class="el" href="PPCPredicates_8h_source.html#l00029">llvm::PPC::PRED_EQ</a>, <a class="el" href="PPCPredicates_8h_source.html#l00030">llvm::PPC::PRED_GE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00031">llvm::PPC::PRED_GT</a>, <a class="el" href="PPCPredicates_8h_source.html#l00028">llvm::PPC::PRED_LE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00027">llvm::PPC::PRED_LT</a>, <a class="el" href="PPCPredicates_8h_source.html#l00032">llvm::PPC::PRED_NE</a>, <a class="el" href="MachineInstr_8h_source.html#l01398">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00684">llvm::MachineOperand::setImm()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00528">llvm::MachineRegisterInfo::use_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00499">llvm::MachineRegisterInfo::use_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00502">llvm::MachineRegisterInfo::use_instr_end()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

</div>
</div>
<a id="ae5781ad71db6e0e3bf84f10c4490e291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5781ad71db6e0e3bf84f10c4490e291">&#9670;&nbsp;</a></span>PredicateInstruction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::PredicateInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02186">2186</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00146">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="Object_2ELF_8h_source.html#l00092">llvm::object::BCTR</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00198">llvm::PPCISD::BCTRL</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00210">llvm::PPCISD::BCTRL_RM</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00298">llvm::PPCISD::BDNZ</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00299">llvm::PPCISD::BDZ</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00182">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="PPCPredicates_8h_source.html#l00057">llvm::PPC::PRED_BIT_SET</a>, <a class="el" href="PPCPredicates_8h_source.html#l00058">llvm::PPC::PRED_BIT_UNSET</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00499">llvm::AArch64::RM</a>.</p>

</div>
</div>
<a id="aa311c9795e28799c06e59252e767c155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa311c9795e28799c06e59252e767c155">&#9670;&nbsp;</a></span>removeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> PPCInstrInfo::removeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td>
          <td class="paramname"><em>BytesRemoved</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01443">1443</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00298">llvm::PPCISD::BDNZ</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00299">llvm::PPCISD::BDZ</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00269">llvm::MachineBasicBlock::getLastNonDebugInstr()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="ad6408dc62ff8fa8de6c9c6daa57b897f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6408dc62ff8fa8de6c9c6daa57b897f">&#9670;&nbsp;</a></span>replaceInstrOperandWithImm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PPCInstrInfo::replaceInstrOperandWithImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l03252">3252</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00312">getRegisterInfo()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="MachineOperand_8h_source.html#l00389">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, and <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00640">UseOpIdx</a>.</p>

</div>
</div>
<a id="ae0793a0ace15ba8cf0d9ee31e30dc2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0793a0ace15ba8cf0d9ee31e30dc2c5">&#9670;&nbsp;</a></span>replaceInstrWithLI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PPCInstrInfo::replaceInstrWithLI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1LoadImmediateInfo.html">LoadImmediateInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>LII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l03283">3283</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00112">llvm::LoadImmediateInfo::Imm</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00113">llvm::LoadImmediateInfo::Is64Bit</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="PPCInstrInfo_8h_source.html#l00114">llvm::LoadImmediateInfo::SetCR</a>.</p>

</div>
</div>
<a id="a71d26c25426803c700863bc98bc1d4fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71d26c25426803c700863bc98bc1d4fd">&#9670;&nbsp;</a></span>reverseBranchCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::reverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02050">2050</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, and <a class="el" href="PPCPredicates_8cpp_source.html#l00018">llvm::PPC::InvertPredicate()</a>.</p>

</div>
</div>
<a id="a5ba3b017daa74f71ed92c7783f1eb3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba3b017daa74f71ed92c7783f1eb3a8">&#9670;&nbsp;</a></span>setSpecialOperandAttr() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PPCInstrInfo::setSpecialOperandAttr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l00241">241</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a5ccaef728fa7584f286ab605174a0b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ccaef728fa7584f286ab605174a0b0b">&#9670;&nbsp;</a></span>setSpecialOperandAttr() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PPCInstrInfo::setSpecialOperandAttr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>OldMI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>OldMI2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>NewMI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>NewMI2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is an architecture-specific helper function of reassociateOps. </p>
<p>Set special operand attributes for new instructions after reassociation. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l00223">223</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00373">llvm::MachineInstr::clearFlag()</a>, <a class="el" href="MachineInstr_8h_source.html#l00352">llvm::MachineInstr::getFlags()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00366">llvm::MachineInstr::setFlags()</a>.</p>

</div>
</div>
<a id="a4d4ad131135377f00881005a7a0163ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4ad131135377f00881005a7a0163ba">&#9670;&nbsp;</a></span>shouldClusterMemOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::shouldClusterMemOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;&#160;</td>
          <td class="paramname"><em>BaseOps1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;&#160;</td>
          <td class="paramname"><em>BaseOps2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumLoads</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the two given memory operations should be scheduled adjacent. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02901">2901</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00166">llvm::ArrayRef&lt; T &gt;::front()</a>, <a class="el" href="MachineOperand_8h_source.html#l00576">llvm::MachineOperand::getIndex()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05640">getMemOperandWithOffsetWidth()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineOperand_8h_source.html#l00243">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00312">getRegisterInfo()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02882">isClusterableLdStOpcPair()</a>, <a class="el" href="MachineOperand_8h_source.html#l00339">llvm::MachineOperand::isFI()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02862">isLdStSafeToCluster()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="acba682e84de176f762ddc4d774819cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba682e84de176f762ddc4d774819cae">&#9670;&nbsp;</a></span>shouldReduceRegisterPressure()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::shouldReduceRegisterPressure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *&#160;</td>
          <td class="paramname"><em>RegClassInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>On PowerPC, we leverage machine combiner pass to reduce register pressure when the register pressure is high for one BB. </p>
<p>Return true if register pressure for <code>MBB</code> is high and ABI is supported to reduce register pressure. Otherwise return false. </p>

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l00617">617</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00343">llvm::RegPressureTracker::closeRegion()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00569">llvm::RegisterOperands::collect()</a>, <a class="el" href="PPCInstrInfo_8cpp.html#aa359bc3e76e065f5495cf482d6ff987c">EnableFMARegPressureReduction</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="PPCInstrInfo_8cpp.html#aa9c13d9e221dc808f03b60abd4e848b2">FMARPFactor</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00233">llvm::TargetMachine::getCodeModel()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00413">llvm::RegPressureTracker::getPos()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00458">llvm::RegPressureTracker::getPressure()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="PPCInstrInfo_8h_source.html#l00312">getRegisterInfo()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8ba26aeb1ab043b5907d811f14f9ccce">llvm::TargetRegisterInfo::getRegPressureSetLimit()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00155">llvm::PPCSubtarget::getTargetMachine()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00263">llvm::RegPressureTracker::init()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00182">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00049">llvm::RegisterPressure::MaxSetPressure</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="CodeGen_8h_source.html#l00031">llvm::CodeModel::Medium</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00873">llvm::RegPressureTracker::recede()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00852">llvm::RegPressureTracker::recedeSkipDebugValues()</a>, <a class="el" href="STLExtras_8h_source.html#l00484">llvm::reverse()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a4b960847db9b452e5be6bbc411fbb8f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b960847db9b452e5be6bbc411fbb8f2">&#9670;&nbsp;</a></span>storeRegToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void PPCInstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01973">1973</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01953">storeRegToStackSlotNoUpd()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l05222">updatedRC()</a>.</p>

</div>
</div>
<a id="a97de15cd29255b90b2ce510e967340bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97de15cd29255b90b2ce510e967340bf">&#9670;&nbsp;</a></span>storeRegToStackSlotNoUpd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PPCInstrInfo::storeRegToStackSlotNoUpd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l01953">1953</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01049">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00469">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00484">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00470">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01336">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00136">llvm::MachineMemOperand::MOStore</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l01973">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="a87b39c65c6a9fd9acdc3cd6ea03ed323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87b39c65c6a9fd9acdc3cd6ea03ed323">&#9670;&nbsp;</a></span>SubsumesPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool PPCInstrInfo::SubsumesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l02290">2290</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, <a class="el" href="README-SSE_8txt_source.html#l00278">P2</a>, <a class="el" href="PPCPredicates_8h_source.html#l00029">llvm::PPC::PRED_EQ</a>, <a class="el" href="PPCPredicates_8h_source.html#l00030">llvm::PPC::PRED_GE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00031">llvm::PPC::PRED_GT</a>, <a class="el" href="PPCPredicates_8h_source.html#l00028">llvm::PPC::PRED_LE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00027">llvm::PPC::PRED_LT</a>, and <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

</div>
</div>
<a id="a111dcd9b1325e89d9724d5481ddcd1a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a111dcd9b1325e89d9724d5481ddcd1a9">&#9670;&nbsp;</a></span>updatedRC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * PPCInstrInfo::updatedRC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8cpp_source.html#l05222">5222</a> of file <a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l02031">loadRegFromStackSlot()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l01973">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="a950ab81bc77e4b2b21183e92a7d44e4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a950ab81bc77e4b2b21183e92a7d44e4a">&#9670;&nbsp;</a></span>useMachineCombiner()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::PPCInstrInfo::useMachineCombiner </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCInstrInfo_8h_source.html#l00462">462</a> of file <a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/PowerPC/<a class="el" href="PPCInstrInfo_8h_source.html">PPCInstrInfo.h</a></li>
<li>lib/Target/PowerPC/<a class="el" href="PPCInstrInfo_8cpp_source.html">PPCInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:40:23 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
