 module tb_SR_FF();
reg s,r,clk;
wire q,qbar;
SR_FF S1(s,r,clk, q,qbar );
initial
clk=1'b0;
always
#10 clk= ~clk;
initial
begin
//$monitor($time, "q=%d","qb=%d",q, qb);
#20 s=1'b0; r=1'b0;
#20 s=1'b0; r=1'b1;
#20 s=1'b1; r=1'b0;
#20 s=1'b1; r=1'b1;
#20 $finish;
end
endmodule