Analysis & Elaboration report for P1_corrector_module
Wed Nov 09 10:45:30 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Legal Notice
  3. Flow Summary
  4. Flow Settings
  5. Flow Non-Default Global Settings
  6. Flow Elapsed Time
  7. Flow OS Summary
  8. Flow Log
  9. Analysis & Elaboration Summary
 10. Parallel Compilation
 11. Source assignments for lpm_counter46:inst1|lpm_counter:lpm_counter_component
 12. Source assignments for lpm_counter47:inst16|lpm_counter:lpm_counter_component
 13. Parameter Settings for User Entity Instance: lpm_counter46:inst1|lpm_counter:lpm_counter_component
 14. Parameter Settings for User Entity Instance: lpm_counter47:inst16|lpm_counter:lpm_counter_component
 15. Analysis & Elaboration Settings
 16. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+------------------------------------+-----------------------------------------+
; Flow Status                        ; Successful - Wed Nov 09 10:45:30 2016   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; P1_corrector_module                     ;
; Top-level Entity Name              ; P1_corrector_module                     ;
; Family                             ; Cyclone III                             ;
; Device                             ; EP3C16F256C6                            ;
; Timing Models                      ; Final                                   ;
; Met timing requirements            ; N/A                                     ;
; Total logic elements               ; N/A until Partition Merge               ;
;     Total combinational functions  ; N/A until Partition Merge               ;
;     Dedicated logic registers      ; N/A until Partition Merge               ;
; Total registers                    ; N/A until Partition Merge               ;
; Total pins                         ; N/A until Partition Merge               ;
; Total virtual pins                 ; N/A until Partition Merge               ;
; Total memory bits                  ; N/A until Partition Merge               ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge               ;
; Total PLLs                         ; N/A until Partition Merge               ;
+------------------------------------+-----------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/09/2016 10:45:27 ;
; Main task         ; Compilation         ;
; Revision Name     ; P1_corrector_module ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                   ;
+------------------------------------+--------------------------------+---------------+-------------+----------------+
; Assignment Name                    ; Value                          ; Default Value ; Entity Name ; Section Id     ;
+------------------------------------+--------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID              ; 88491852841353.147871712602516 ; --            ; --          ; --             ;
; IP_TOOL_NAME                       ; LPM_COUNTER                    ; --            ; --          ; --             ;
; IP_TOOL_VERSION                    ; 9.1                            ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP             ; 85                             ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP             ; 0                              ; --            ; --          ; --             ;
; MISC_FILE                          ; lpm_counter46.tdf              ; --            ; --          ; --             ;
; MISC_FILE                          ; lpm_counter46.bsf              ; --            ; --          ; --             ;
; MISC_FILE                          ; lpm_counter46.inc              ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE        ; 1.2V                           ; --            ; --          ; --             ;
; PARTITION_COLOR                    ; 16764057                       ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE             ; SOURCE                         ; --            ; --          ; Top            ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                            ; --            ; --          ; eda_blast_fpga ;
+------------------------------------+--------------------------------+---------------+-------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                          ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name            ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Elaboration ; 00:00:06     ; 1.0                     ; 236 MB              ; 00:00:04                           ;
; Total                  ; 00:00:06     ; --                      ; --                  ; 00:00:04                           ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+------------------------+------------------+---------------+------------+----------------+
; Module Name            ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+------------------------+------------------+---------------+------------+----------------+
; Analysis & Elaboration ; LAPTOP-EU33HLFE  ; Windows Vista ; 6.2        ; x86_64         ;
+------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off P1_corrector_module -c P1_corrector_module --analysis_and_elaboration



+------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                               ;
+------------------------------------+-----------------------------------------+
; Analysis & Elaboration Status      ; Successful - Wed Nov 09 10:45:30 2016   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; P1_corrector_module                     ;
; Top-level Entity Name              ; P1_corrector_module                     ;
; Family                             ; Cyclone III                             ;
; Total logic elements               ; N/A until Partition Merge               ;
;     Total combinational functions  ; N/A until Partition Merge               ;
;     Dedicated logic registers      ; N/A until Partition Merge               ;
; Total registers                    ; N/A until Partition Merge               ;
; Total pins                         ; N/A until Partition Merge               ;
; Total virtual pins                 ; N/A until Partition Merge               ;
; Total memory bits                  ; N/A until Partition Merge               ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge               ;
; Total PLLs                         ; N/A until Partition Merge               ;
+------------------------------------+-----------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------+
; Source assignments for lpm_counter46:inst1|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+-----------------------------------+
; Assignment                ; Value ; From ; To                                ;
+---------------------------+-------+------+-----------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                 ;
+---------------------------+-------+------+-----------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for lpm_counter47:inst16|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+------------------------------------+
; Assignment                ; Value ; From ; To                                 ;
+---------------------------+-------+------+------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                  ;
+---------------------------+-------+------+------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter46:inst1|lpm_counter:lpm_counter_component ;
+------------------------+-------------+-------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                        ;
+------------------------+-------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 7           ; Untyped                                                     ;
; LPM_DIRECTION          ; UP          ; Untyped                                                     ;
; LPM_MODULUS            ; 80          ; Untyped                                                     ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                     ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                          ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                          ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                     ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                     ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                     ;
; CBXI_PARAMETER         ; cntr_elk    ; Untyped                                                     ;
+------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter47:inst16|lpm_counter:lpm_counter_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 8           ; Untyped                                                      ;
; LPM_DIRECTION          ; UP          ; Untyped                                                      ;
; LPM_MODULUS            ; 40          ; Untyped                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_blk    ; Untyped                                                      ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                        ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP3C16F256C6        ;                     ;
; Top-level entity name                                                      ; P1_corrector_module ; P1_corrector_module ;
; Family name                                                                ; Cyclone III         ; Stratix II          ;
; Use Generated Physical Constraints File                                    ; Off                 ;                     ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                 ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto DSP Block Replacement                                                 ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; On                  ; On                  ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                 ; 100                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
+----------------------------------------------------------------------------+---------------------+---------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Elaboration
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Nov 09 10:45:24 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off P1_corrector_module -c P1_corrector_module --analysis_and_elaboration
Info: Found 1 design units, including 1 entities, in source file p1_corrector_module.bdf
    Info: Found entity 1: P1_corrector_module
Info: Elaborating entity "P1_corrector_module" for the top level hierarchy
Warning: Using design file lpm_counter46.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_counter46
Info: Elaborating entity "lpm_counter46" for hierarchy "lpm_counter46:inst1"
Info: Elaborating entity "lpm_counter" for hierarchy "lpm_counter46:inst1|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "lpm_counter46:inst1|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "lpm_counter46:inst1|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_MODULUS" = "80"
    Info: Parameter "LPM_PORT_UPDOWN" = "PORT_UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/cntr_elk.tdf
    Info: Found entity 1: cntr_elk
Info: Elaborating entity "cntr_elk" for hierarchy "lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_kfc.tdf
    Info: Found entity 1: cmpr_kfc
Info: Elaborating entity "cmpr_kfc" for hierarchy "lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|cmpr_kfc:cmpr1"
Warning: Using design file lpm_counter47.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_counter47
Info: Elaborating entity "lpm_counter47" for hierarchy "lpm_counter47:inst16"
Info: Elaborating entity "lpm_counter" for hierarchy "lpm_counter47:inst16|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "lpm_counter47:inst16|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "lpm_counter47:inst16|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_MODULUS" = "40"
    Info: Parameter "LPM_PORT_UPDOWN" = "PORT_UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/cntr_blk.tdf
    Info: Found entity 1: cntr_blk
Info: Elaborating entity "cntr_blk" for hierarchy "lpm_counter47:inst16|lpm_counter:lpm_counter_component|cntr_blk:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf
    Info: Found entity 1: cmpr_lfc
Info: Elaborating entity "cmpr_lfc" for hierarchy "lpm_counter47:inst16|lpm_counter:lpm_counter_component|cntr_blk:auto_generated|cmpr_lfc:cmpr1"
Info: Quartus II Analysis & Elaboration was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Wed Nov 09 10:45:30 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


