<profile>

<section name = "Vivado HLS Report for 'setPath'" level="0">
<item name = "Date">Tue Nov 13 22:52:36 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">memcachedPipeline_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66, 5.598, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 19484</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 237</column>
<column name="Register">-, -, 2328, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_324_p2">+, 0, 0, 15, 8, 1</column>
<column name="tmp_14_i_fu_819_p2">+, 0, 0, 15, 1, 8</column>
<column name="tmp_13_fu_702_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_17_fu_727_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_38_fu_560_p2">-, 0, 0, 17, 9, 10</column>
<column name="tmp_42_fu_585_p2">-, 0, 0, 17, 9, 10</column>
<column name="ap_condition_474">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op15_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op39_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op55_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="memWrCmd_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="memWrCmd_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="memWrData_V_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="memWrData_V_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="p_demorgan1_fu_780_p2">and, 0, 0, 512, 512, 512</column>
<column name="p_demorgan_fu_638_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_27_fu_792_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_28_fu_798_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_52_fu_650_p2">and, 0, 0, 512, 512, 512</column>
<column name="tmp_53_fu_656_p2">and, 0, 0, 512, 512, 512</column>
<column name="memWrCmd_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="memWrData_V_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_10_fu_428_p2">icmp, 0, 0, 13, 14, 14</column>
<column name="tmp_11_i_fu_504_p2">icmp, 0, 0, 13, 13, 13</column>
<column name="tmp_12_i_fu_438_p2">icmp, 0, 0, 11, 8, 3</column>
<column name="tmp_13_i_fu_376_p2">icmp, 0, 0, 11, 8, 3</column>
<column name="tmp_34_fu_366_p2">icmp, 0, 0, 13, 14, 14</column>
<column name="tmp_25_fu_774_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="tmp_50_fu_632_p2">lshr, 0, 0, 2171, 2, 512</column>
<column name="Hi_assign_1_fu_360_p2">or, 0, 0, 14, 6, 14</column>
<column name="Hi_assign_fu_422_p2">or, 0, 0, 14, 6, 14</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="p_Result_1_fu_662_p2">or, 0, 0, 512, 512, 512</column>
<column name="p_Result_s_fu_804_p2">or, 0, 0, 512, 512, 512</column>
<column name="tmp_4_fu_452_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_5_fu_390_p2">or, 0, 0, 2, 1, 1</column>
<column name="storemerge1_i_fu_444_p3">select, 0, 0, 4, 1, 2</column>
<column name="storemerge2_i_fu_458_p3">select, 0, 0, 3, 1, 3</column>
<column name="storemerge3_i_fu_396_p3">select, 0, 0, 3, 1, 3</column>
<column name="storemerge4_i_fu_825_p3">select, 0, 0, 8, 1, 8</column>
<column name="storemerge_i_fu_382_p3">select, 0, 0, 3, 1, 3</column>
<column name="tmp_14_fu_708_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_15_fu_714_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_16_fu_720_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_23_fu_761_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_39_fu_566_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_40_fu_572_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_41_fu_578_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_48_fu_619_p3">select, 0, 0, 512, 1, 512</column>
<column name="tmp_21_fu_745_p2">shl, 0, 0, 2171, 512, 512</column>
<column name="tmp_24_fu_768_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="tmp_46_fu_603_p2">shl, 0, 0, 2171, 512, 512</column>
<column name="tmp_49_fu_626_p2">shl, 0, 0, 2171, 2, 512</column>
<column name="tmp_26_fu_786_p2">xor, 0, 0, 512, 512, 2</column>
<column name="tmp_51_fu_644_p2">xor, 0, 0, 512, 512, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_iter1_fsm">15, 3, 2, 6</column>
<column name="ap_NS_iter2_fsm">15, 3, 2, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_setValueBuffer_V_fla_phi_fu_213_p26">9, 2, 1, 2</column>
<column name="ap_phi_mux_setValueBuffer_V_new_phi_fu_260_p26">15, 3, 512, 1536</column>
<column name="ap_phi_reg_pp0_iter1_setValueBuffer_V_fla_reg_208">15, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_setValueBuffer_V_new_reg_255">15, 3, 512, 1536</column>
<column name="counter">9, 2, 8, 16</column>
<column name="demux2setPathMetadat_1_blk_n">9, 2, 1, 2</column>
<column name="demux2setPathValue_V_blk_n">9, 2, 1, 2</column>
<column name="filterPopSet_V_V_blk_n">9, 2, 1, 2</column>
<column name="memWrCmd_V_1_data_in">15, 3, 40, 120</column>
<column name="memWrCmd_V_1_data_out">9, 2, 40, 80</column>
<column name="memWrCmd_V_1_state">15, 3, 2, 6</column>
<column name="memWrCmd_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="memWrData_V_V_1_data_out">9, 2, 512, 1024</column>
<column name="memWrData_V_V_1_state">15, 3, 2, 6</column>
<column name="memWrData_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="setState">27, 5, 3, 15</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_iter0_fsm">1, 0, 1, 0</column>
<column name="ap_CS_iter1_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter2_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_setValueBuffer_V_fla_reg_208">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_setValueBuffer_V_new_reg_255">512, 0, 512, 0</column>
<column name="counter">8, 0, 8, 0</column>
<column name="memWrCmd_V_1_payload_A">40, 0, 40, 0</column>
<column name="memWrCmd_V_1_payload_B">40, 0, 40, 0</column>
<column name="memWrCmd_V_1_sel_rd">1, 0, 1, 0</column>
<column name="memWrCmd_V_1_sel_wr">1, 0, 1, 0</column>
<column name="memWrCmd_V_1_state">2, 0, 2, 0</column>
<column name="memWrData_V_V_1_payload_A">512, 0, 512, 0</column>
<column name="memWrData_V_V_1_payload_B">512, 0, 512, 0</column>
<column name="memWrData_V_V_1_sel_rd">1, 0, 1, 0</column>
<column name="memWrData_V_V_1_sel_wr">1, 0, 1, 0</column>
<column name="memWrData_V_V_1_state">2, 0, 2, 0</column>
<column name="reg_335">66, 0, 66, 0</column>
<column name="setMdBuffer_address_s">32, 0, 32, 0</column>
<column name="setNumOfWords">8, 0, 8, 0</column>
<column name="setState">3, 0, 3, 0</column>
<column name="setState_load_reg_844">3, 0, 3, 0</column>
<column name="setState_load_reg_844_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="setValueBuffer_V">512, 0, 512, 0</column>
<column name="tmp_10_reg_880">1, 0, 1, 0</column>
<column name="tmp_11_i_reg_912">1, 0, 1, 0</column>
<column name="tmp_12_reg_888">4, 0, 10, 6</column>
<column name="tmp_1_reg_871">1, 0, 1, 0</column>
<column name="tmp_2_reg_848">1, 0, 1, 0</column>
<column name="tmp_33_reg_852">4, 0, 4, 0</column>
<column name="tmp_34_reg_857">1, 0, 1, 0</column>
<column name="tmp_37_reg_865">4, 0, 10, 6</column>
<column name="tmp_3_reg_898">1, 0, 1, 0</column>
<column name="tmp_55_reg_902">32, 0, 32, 0</column>
<column name="tmp_6_reg_907">7, 0, 7, 0</column>
<column name="tmp_9_reg_875">4, 0, 4, 0</column>
<column name="tmp_reg_894">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, setPath, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, setPath, return value</column>
<column name="ap_start">in, 1, ap_ctrl_none, setPath, return value</column>
<column name="ap_done">out, 1, ap_ctrl_none, setPath, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_none, setPath, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_none, setPath, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_none, setPath, return value</column>
<column name="demux2setPathValue_V_dout">in, 66, ap_fifo, demux2setPathValue_V, pointer</column>
<column name="demux2setPathValue_V_empty_n">in, 1, ap_fifo, demux2setPathValue_V, pointer</column>
<column name="demux2setPathValue_V_read">out, 1, ap_fifo, demux2setPathValue_V, pointer</column>
<column name="demux2setPathMetadat_1_dout">in, 45, ap_fifo, demux2setPathMetadat_1, pointer</column>
<column name="demux2setPathMetadat_1_empty_n">in, 1, ap_fifo, demux2setPathMetadat_1, pointer</column>
<column name="demux2setPathMetadat_1_read">out, 1, ap_fifo, demux2setPathMetadat_1, pointer</column>
<column name="filterPopSet_V_V_din">out, 1, ap_fifo, filterPopSet_V_V, pointer</column>
<column name="filterPopSet_V_V_full_n">in, 1, ap_fifo, filterPopSet_V_V, pointer</column>
<column name="filterPopSet_V_V_write">out, 1, ap_fifo, filterPopSet_V_V, pointer</column>
<column name="memWrData_V_V_TREADY">in, 1, axis, memWrData_V_V, pointer</column>
<column name="memWrData_V_V_TDATA">out, 512, axis, memWrData_V_V, pointer</column>
<column name="memWrData_V_V_TVALID">out, 1, axis, memWrData_V_V, pointer</column>
<column name="memWrCmd_V_TREADY">in, 1, axis, memWrCmd_V, pointer</column>
<column name="memWrCmd_V_TDATA">out, 40, axis, memWrCmd_V, pointer</column>
<column name="memWrCmd_V_TVALID">out, 1, axis, memWrCmd_V, pointer</column>
</table>
</item>
</section>
</profile>
