 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : flatten_benes_simple_seq
Version: J-2014.09-SP3
Date   : Sat Jun 19 04:31:41 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: tcbn28hpcplusbwp30p140tt0p8v25c
Wire Load Model Mode: segmented

  Startpoint: i_cmd[142] (input port clocked by clk)
  Endpoint: first_half_stages_0__sw_group_0__bottom_group_12__first_stage_sec_half_bottom_sw_first_stage/o_fwd/data_mux/o_data_bus_inner_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mux_2x1_simple_seq_DATA_WIDTH32_COMMMAND_WIDTH1_1750
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  merge_2x1_simple_seq_DATA_WIDTH32_COMMMAND_WIDTH1_1750
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  flatten_benes_simple_seq
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_3x3_simple_seq_DATA_WIDTH32_COMMMAND_WIDTH5_292
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.06       0.06 r
  i_cmd[142] (in)                                         0.00       0.06 r
  first_half_stages_0__sw_group_0__bottom_group_12__first_stage_sec_half_bottom_sw_first_stage/i_cmd[2] (distribute_3x3_simple_seq_DATA_WIDTH32_COMMMAND_WIDTH5_292)
                                                          0.00       0.06 r
  first_half_stages_0__sw_group_0__bottom_group_12__first_stage_sec_half_bottom_sw_first_stage/o_fwd/i_cmd[0] (merge_2x1_simple_seq_DATA_WIDTH32_COMMMAND_WIDTH1_1750)
                                                          0.00       0.06 r
  first_half_stages_0__sw_group_0__bottom_group_12__first_stage_sec_half_bottom_sw_first_stage/o_fwd/data_mux/i_cmd[0] (mux_2x1_simple_seq_DATA_WIDTH32_COMMMAND_WIDTH1_1750)
                                                          0.00       0.06 r
  first_half_stages_0__sw_group_0__bottom_group_12__first_stage_sec_half_bottom_sw_first_stage/o_fwd/data_mux/U26/ZN (INVD1BWP30P140)
                                                          0.01       0.07 f
  first_half_stages_0__sw_group_0__bottom_group_12__first_stage_sec_half_bottom_sw_first_stage/o_fwd/data_mux/U5/ZN (NR3D1P5BWP30P140)
                                                          0.01       0.08 r
  first_half_stages_0__sw_group_0__bottom_group_12__first_stage_sec_half_bottom_sw_first_stage/o_fwd/data_mux/U4/ZN (INVD2BWP30P140)
                                                          0.01       0.09 f
  first_half_stages_0__sw_group_0__bottom_group_12__first_stage_sec_half_bottom_sw_first_stage/o_fwd/data_mux/U15/ZN (INVD2BWP30P140)
                                                          0.01       0.10 r
  first_half_stages_0__sw_group_0__bottom_group_12__first_stage_sec_half_bottom_sw_first_stage/o_fwd/data_mux/U34/Z (AO22D0BWP30P140)
                                                          0.03       0.13 r
  first_half_stages_0__sw_group_0__bottom_group_12__first_stage_sec_half_bottom_sw_first_stage/o_fwd/data_mux/o_data_bus_inner_reg_12_/D (DFQD1BWP30P140)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock clk (rise edge)                                   0.30       0.30
  clock network delay (ideal)                             0.00       0.30
  clock uncertainty                                      -0.15       0.15
  first_half_stages_0__sw_group_0__bottom_group_12__first_stage_sec_half_bottom_sw_first_stage/o_fwd/data_mux/o_data_bus_inner_reg_12_/CP (DFQD1BWP30P140)
                                                          0.00       0.15 r
  library setup time                                     -0.02       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
