{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@158.42.250.86 " "Can't contact license server \"1717@158.42.250.86\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1652041525606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652041525610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652041525614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 22:25:25 2022 " "Processing started: Sun May 08 22:25:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652041525614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041525614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Quartus_Simulations -c Quartus_Simulations " "Command: quartus_map --read_settings_files=on --write_settings_files=off Quartus_Simulations -c Quartus_Simulations" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041525614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652041526451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652041526451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_filter_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file sec_filter_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEC_FILTER_WRAP " "Found entity 1: SEC_FILTER_WRAP" {  } { { "SEC_FILTER_WRAP.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/SEC_FILTER_WRAP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652041542574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041542574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file sec_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEC_FILTER " "Found entity 1: SEC_FILTER" {  } { { "SEC_FILTER.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/SEC_FILTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652041542605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041542605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652041542622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041542622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_MUX " "Found entity 1: REG_MUX" {  } { { "REG_MUX.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/REG_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652041542644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041542644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_acc.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT_ACC " "Found entity 1: MULT_ACC" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652041542650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041542650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652041542673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041542673 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(17) " "Verilog HDL Parameter Declaration warning at CONTROL.v(17): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "CONTROL.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/CONTROL.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1652041542700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SEC_FILTER_WRAP " "Elaborating entity \"SEC_FILTER_WRAP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652041543145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEC_FILTER SEC_FILTER:SEC_FILTER1 " "Elaborating entity \"SEC_FILTER\" for hierarchy \"SEC_FILTER:SEC_FILTER1\"" {  } { { "SEC_FILTER_WRAP.v" "SEC_FILTER1" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/SEC_FILTER_WRAP.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652041543266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT_ACC SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0 " "Elaborating entity \"MULT_ACC\" for hierarchy \"SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\"" {  } { { "SEC_FILTER.v" "MULT_ACC0" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/SEC_FILTER.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652041543291 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] MULT_ACC.v(20) " "Inferred latch for \"dout\[0\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543315 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] MULT_ACC.v(20) " "Inferred latch for \"dout\[1\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543315 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] MULT_ACC.v(20) " "Inferred latch for \"dout\[2\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543315 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] MULT_ACC.v(20) " "Inferred latch for \"dout\[3\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] MULT_ACC.v(20) " "Inferred latch for \"dout\[4\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] MULT_ACC.v(20) " "Inferred latch for \"dout\[5\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] MULT_ACC.v(20) " "Inferred latch for \"dout\[6\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] MULT_ACC.v(20) " "Inferred latch for \"dout\[7\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] MULT_ACC.v(20) " "Inferred latch for \"dout\[8\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] MULT_ACC.v(20) " "Inferred latch for \"dout\[9\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] MULT_ACC.v(20) " "Inferred latch for \"dout\[10\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] MULT_ACC.v(20) " "Inferred latch for \"dout\[11\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] MULT_ACC.v(20) " "Inferred latch for \"dout\[12\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] MULT_ACC.v(20) " "Inferred latch for \"dout\[13\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] MULT_ACC.v(20) " "Inferred latch for \"dout\[14\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] MULT_ACC.v(20) " "Inferred latch for \"dout\[15\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[16\] MULT_ACC.v(20) " "Inferred latch for \"dout\[16\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[17\] MULT_ACC.v(20) " "Inferred latch for \"dout\[17\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[18\] MULT_ACC.v(20) " "Inferred latch for \"dout\[18\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[19\] MULT_ACC.v(20) " "Inferred latch for \"dout\[19\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[20\] MULT_ACC.v(20) " "Inferred latch for \"dout\[20\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[21\] MULT_ACC.v(20) " "Inferred latch for \"dout\[21\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[22\] MULT_ACC.v(20) " "Inferred latch for \"dout\[22\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[23\] MULT_ACC.v(20) " "Inferred latch for \"dout\[23\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543316 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[24\] MULT_ACC.v(20) " "Inferred latch for \"dout\[24\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543317 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[25\] MULT_ACC.v(20) " "Inferred latch for \"dout\[25\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543317 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[26\] MULT_ACC.v(20) " "Inferred latch for \"dout\[26\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543317 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[27\] MULT_ACC.v(20) " "Inferred latch for \"dout\[27\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543317 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[28\] MULT_ACC.v(20) " "Inferred latch for \"dout\[28\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543317 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[29\] MULT_ACC.v(20) " "Inferred latch for \"dout\[29\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543317 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[30\] MULT_ACC.v(20) " "Inferred latch for \"dout\[30\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543317 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[31\] MULT_ACC.v(20) " "Inferred latch for \"dout\[31\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543317 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[32\] MULT_ACC.v(20) " "Inferred latch for \"dout\[32\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543317 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[33\] MULT_ACC.v(20) " "Inferred latch for \"dout\[33\]\" at MULT_ACC.v(20)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041543317 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|MULT_ACC:MULT_ACC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_MUX SEC_FILTER:SEC_FILTER1\|REG_MUX:REG_MUX0 " "Elaborating entity \"REG_MUX\" for hierarchy \"SEC_FILTER:SEC_FILTER1\|REG_MUX:REG_MUX0\"" {  } { { "SEC_FILTER.v" "REG_MUX0" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/SEC_FILTER.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652041543319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM SEC_FILTER:SEC_FILTER1\|ROM:ROM0 " "Elaborating entity \"ROM\" for hierarchy \"SEC_FILTER:SEC_FILTER1\|ROM:ROM0\"" {  } { { "SEC_FILTER.v" "ROM0" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/SEC_FILTER.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652041543346 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 ROM.v(10) " "Net \"ROM.data_a\" at ROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/ROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652041543396 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|ROM:ROM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 ROM.v(10) " "Net \"ROM.waddr_a\" at ROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/ROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652041543396 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|ROM:ROM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 ROM.v(10) " "Net \"ROM.we_a\" at ROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/ROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652041543396 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|ROM:ROM0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0 " "Elaborating entity \"CONTROL\" for hierarchy \"SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\"" {  } { { "SEC_FILTER.v" "CONTROL0" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/SEC_FILTER.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652041543399 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SEC_FILTER:SEC_FILTER1\|ROM:ROM0\|ROM " "RAM logic \"SEC_FILTER:SEC_FILTER1\|ROM:ROM0\|ROM\" is uninferred due to inappropriate RAM size" {  } { { "ROM.v" "ROM" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/ROM.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1652041545572 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652041545572 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 17 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/db/Quartus_Simulations.ram0_ROM_8a37aa91.hdl.mif " "Memory depth (32) in the design file differs from memory depth (17) in the Memory Initialization File \"C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/db/Quartus_Simulations.ram0_ROM_8a37aa91.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1652041545850 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|Mult0\"" {  } { { "MULT_ACC.v" "Mult0" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652041546164 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652041546164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|lpm_mult:Mult0\"" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652041546707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|lpm_mult:Mult0 " "Instantiated megafunction \"SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652041546707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652041546707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652041546707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652041546707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652041546707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652041546707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652041546707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652041546707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652041546707 ""}  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652041546707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/db/mult_86t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652041546926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041546926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652041548270 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652041551807 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652041551807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "727 " "Implemented 727 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652041553157 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652041553157 ""} { "Info" "ICUT_CUT_TM_LCELLS" "686 " "Implemented 686 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652041553157 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1652041553157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652041553157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652041553185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 22:25:53 2022 " "Processing ended: Sun May 08 22:25:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652041553185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652041553185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652041553185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652041553185 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@158.42.250.86 " "Can't contact license server \"1717@158.42.250.86\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652041559625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652041559982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652041559986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 22:25:59 2022 " "Processing started: Sun May 08 22:25:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652041559986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652041559986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Quartus_Simulations -c Quartus_Simulations " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Quartus_Simulations -c Quartus_Simulations" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652041559986 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1652041560256 ""}
{ "Info" "0" "" "Project  = Quartus_Simulations" {  } {  } 0 0 "Project  = Quartus_Simulations" 0 0 "Fitter" 0 0 1652041560257 ""}
{ "Info" "0" "" "Revision = Quartus_Simulations" {  } {  } 0 0 "Revision = Quartus_Simulations" 0 0 "Fitter" 0 0 1652041560257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652041560402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652041560402 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Quartus_Simulations EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Quartus_Simulations\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652041560424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652041560514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652041560514 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652041561271 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652041561435 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652041563074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652041563074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652041563074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652041563074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652041563074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652041563074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652041563074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652041563074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652041563074 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652041563074 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652041563221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652041563221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652041563221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652041563221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 1017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652041563221 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652041563221 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652041563623 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "No exact pin location assignment(s) for 39 pins of 39 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652041565595 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1652041566576 ""}
{ "Info" "ISTA_SDC_FOUND" "SEC_FILTER.sdc " "Reading SDC File: 'SEC_FILTER.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1652041566594 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1652041566599 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc " "Node: SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|dout\[0\] SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc " "Latch SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|dout\[0\] is being clocked by SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652041566623 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1652041566623 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|CONTROL:CONTROL0|ce_Acc"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1652041566632 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1652041566669 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652041566700 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652041566700 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000          clk " "   8.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652041566700 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1652041566700 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652041566890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc " "Destination node SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc" {  } { { "CONTROL.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/CONTROL.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652041566890 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652041566890 ""}  } { { "SEC_FILTER_WRAP.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/SEC_FILTER_WRAP.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652041566890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc  " "Automatically promoted node SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652041566890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[33\] " "Destination node SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[33\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652041566890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[32\] " "Destination node SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[32\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652041566890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[31\] " "Destination node SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[31\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652041566890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[30\] " "Destination node SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[30\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652041566890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[29\] " "Destination node SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[29\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652041566890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[28\] " "Destination node SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[28\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652041566890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[27\] " "Destination node SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[27\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652041566890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[26\] " "Destination node SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[26\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652041566890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[25\] " "Destination node SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[25\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652041566890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[24\] " "Destination node SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|mult_res_reg\[24\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/MULT_ACC.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652041566890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1652041566890 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652041566890 ""}  } { { "CONTROL.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/CONTROL.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652041566890 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652041567603 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652041567605 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652041567605 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652041567607 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652041567609 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652041567612 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652041567746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "34 Embedded multiplier block " "Packed 34 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1652041567748 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Created 2 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1652041567748 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652041567748 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 2.5V 18 20 0 " "Number of I/O pins in group: 38 (unused VREF, 2.5V VCCIO, 18 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1652041567785 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1652041567785 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1652041567785 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652041567786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652041567786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652041567786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652041567786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652041567786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652041567786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652041567786 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652041567786 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1652041567786 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1652041567786 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652041568040 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652041568242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652041572979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652041573465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652041573631 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652041575519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652041575519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652041576032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X34_Y12 X45_Y23 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23" {  } { { "loc" "" { Generic "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23"} { { 12 { 0 ""} 34 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652041580413 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652041580413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652041581177 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1652041581177 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652041581177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652041581179 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652041581690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652041581809 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652041582357 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652041582357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652041582762 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652041583436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/output_files/Quartus_Simulations.fit.smsg " "Generated suppressed messages file C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/output_files/Quartus_Simulations.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652041584560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5452 " "Peak virtual memory: 5452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652041585245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 22:26:25 2022 " "Processing ended: Sun May 08 22:26:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652041585245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652041585245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652041585245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652041585245 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@158.42.250.86 " "Can't contact license server \"1717@158.42.250.86\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1652041589487 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652041589491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652041589495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 22:26:29 2022 " "Processing started: Sun May 08 22:26:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652041589495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652041589495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Quartus_Simulations -c Quartus_Simulations " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Quartus_Simulations -c Quartus_Simulations" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652041589495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652041589931 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652041592793 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652041592929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652041593434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 22:26:33 2022 " "Processing ended: Sun May 08 22:26:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652041593434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652041593434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652041593434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652041593434 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652041594700 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@158.42.250.86 " "Can't contact license server \"1717@158.42.250.86\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1652041596359 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652041596671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652041596675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 22:26:36 2022 " "Processing started: Sun May 08 22:26:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652041596675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041596675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Quartus_Simulations -c Quartus_Simulations " "Command: quartus_sta Quartus_Simulations -c Quartus_Simulations" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041596675 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1652041596901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041597434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041597434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041597511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041597511 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598038 ""}
{ "Info" "ISTA_SDC_FOUND" "SEC_FILTER.sdc " "Reading SDC File: 'SEC_FILTER.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598070 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598077 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc " "Node: SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|dout\[0\] SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc " "Latch SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|dout\[0\] is being clocked by SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652041598084 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598084 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|CONTROL:CONTROL0|ce_Acc"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598088 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1652041598089 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1652041598103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.397 " "Worst-case setup slack is 1.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.397               0.000 clk  " "    1.397               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.430 " "Worst-case hold slack is 0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 clk  " "    0.430               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.498 " "Worst-case minimum pulse width slack is 3.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.498               0.000 clk  " "    3.498               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598198 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041598237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041598237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041598237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041598237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.148 ns " "Worst Case Available Settling Time: 8.148 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041598237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041598237 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598237 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1652041598243 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598270 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598681 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc " "Node: SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|dout\[0\] SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc " "Latch SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|dout\[0\] is being clocked by SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652041598749 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598749 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|CONTROL:CONTROL0|ce_Acc"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.876 " "Worst-case setup slack is 1.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.876               0.000 clk  " "    1.876               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.396 " "Worst-case hold slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 clk  " "    0.396               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598794 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.531 " "Worst-case minimum pulse width slack is 3.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.531               0.000 clk  " "    3.531               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041598816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598816 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041598869 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041598869 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041598869 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041598869 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.753 ns " "Worst Case Available Settling Time: 8.753 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041598869 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041598869 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041598869 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1652041598878 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc " "Node: SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|dout\[0\] SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc " "Latch SEC_FILTER:SEC_FILTER1\|MULT_ACC:MULT_ACC0\|dout\[0\] is being clocked by SEC_FILTER:SEC_FILTER1\|CONTROL:CONTROL0\|ce_Acc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652041599024 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041599024 "|SEC_FILTER_WRAP|SEC_FILTER:SEC_FILTER1|CONTROL:CONTROL0|ce_Acc"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041599026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.643 " "Worst-case setup slack is 4.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041599033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041599033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.643               0.000 clk  " "    4.643               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041599033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041599033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.190 " "Worst-case hold slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041599040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041599040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clk  " "    0.190               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041599040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041599040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041599048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041599054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.414 " "Worst-case minimum pulse width slack is 3.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041599061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041599061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.414               0.000 clk  " "    3.414               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652041599061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041599061 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041599103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041599103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041599103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041599103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.032 ns " "Worst Case Available Settling Time: 12.032 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041599103 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652041599103 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041599103 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041599870 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041599885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652041599970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 22:26:39 2022 " "Processing ended: Sun May 08 22:26:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652041599970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652041599970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652041599970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041599970 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@158.42.250.86 " "Can't contact license server \"1717@158.42.250.86\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041602178 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1652041602182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652041602185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 22:26:41 2022 " "Processing started: Sun May 08 22:26:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652041602185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652041602185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Quartus_Simulations -c Quartus_Simulations " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Quartus_Simulations -c Quartus_Simulations" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652041602185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1652041603084 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations_7_1200mv_85c_slow.vo C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations_7_1200mv_85c_slow.vo in folder \"C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652041603402 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations_7_1200mv_0c_slow.vo C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations_7_1200mv_0c_slow.vo in folder \"C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652041603543 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations_min_1200mv_0c_fast.vo C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations_min_1200mv_0c_fast.vo in folder \"C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652041603663 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations.vo C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations.vo in folder \"C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652041603774 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations_7_1200mv_85c_v_slow.sdo C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652041603855 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations_7_1200mv_0c_v_slow.sdo C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652041603950 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations_min_1200mv_0c_v_fast.sdo C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652041604051 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Quartus_Simulations_v.sdo C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/ simulation " "Generated file Quartus_Simulations_v.sdo in folder \"C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica4/E4_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652041604162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652041604240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 22:26:44 2022 " "Processing ended: Sun May 08 22:26:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652041604240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652041604240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652041604240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652041604240 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652041604908 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1717@158.42.250.86 " "Can't contact license server \"1717@158.42.250.86\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1652043203009 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652043203012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652043203015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 22:53:22 2022 " "Processing started: Sun May 08 22:53:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652043203015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1652043203015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Quartus_Simulations -c Quartus_Simulations --netlist_type=atom_fit " "Command: quartus_npp Quartus_Simulations -c Quartus_Simulations --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1652043203015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1652043203320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 2 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652043203393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 22:53:23 2022 " "Processing ended: Sun May 08 22:53:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652043203393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652043203393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652043203393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1652043203393 ""}
