initSidebarItems({"enum":[["SYSCFGRST_A","SYSCFG and COMP reset"]],"struct":[["ADCRST_W","Write proxy for field `ADCRST`"],["DBGMCURST_W","Write proxy for field `DBGMCURST`"],["SPI1RST_W","Write proxy for field `SPI1RST`"],["SYSCFGRST_W","Write proxy for field `SYSCFGRST`"],["TIM15RST_W","Write proxy for field `TIM15RST`"],["TIM16RST_W","Write proxy for field `TIM16RST`"],["TIM17RST_W","Write proxy for field `TIM17RST`"],["TIM1RST_W","Write proxy for field `TIM1RST`"],["USART1RST_W","Write proxy for field `USART1RST`"],["USART6RST_W","Write proxy for field `USART6RST`"],["USART7RST_W","Write proxy for field `USART7RST`"],["USART8RST_W","Write proxy for field `USART8RST`"]],"type":[["ADCRST_A","ADC interface reset"],["ADCRST_R","Reader of field `ADCRST`"],["DBGMCURST_A","Debug MCU reset"],["DBGMCURST_R","Reader of field `DBGMCURST`"],["R","Reader of register APB2RSTR"],["SPI1RST_A","SPI 1 reset"],["SPI1RST_R","Reader of field `SPI1RST`"],["SYSCFGRST_R","Reader of field `SYSCFGRST`"],["TIM15RST_A","TIM15 timer reset"],["TIM15RST_R","Reader of field `TIM15RST`"],["TIM16RST_A","TIM16 timer reset"],["TIM16RST_R","Reader of field `TIM16RST`"],["TIM17RST_A","TIM17 timer reset"],["TIM17RST_R","Reader of field `TIM17RST`"],["TIM1RST_A","TIM1 timer reset"],["TIM1RST_R","Reader of field `TIM1RST`"],["USART1RST_A","USART1 reset"],["USART1RST_R","Reader of field `USART1RST`"],["USART6RST_A","USART6 reset"],["USART6RST_R","Reader of field `USART6RST`"],["USART7RST_A","USART7 reset"],["USART7RST_R","Reader of field `USART7RST`"],["USART8RST_A","USART8 reset"],["USART8RST_R","Reader of field `USART8RST`"],["W","Writer for register APB2RSTR"]]});