	component PLL is
		port (
			clkin_clk   : in  std_logic := 'X'; -- clk
			clkout1_clk : out std_logic;        -- clk
			clkout2_clk : out std_logic;        -- clk
			reset_reset : in  std_logic := 'X'  -- reset
		);
	end component PLL;

