# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do cache_controller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/M_tech/IITB/Projects/Cache\ Controller/I-Cache/Source_Files {F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:41 on Jul 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files" F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v 
# -- Compiling module cache_controller
# 
# Top level modules:
# 	cache_controller
# End time: 00:05:42 on Jul 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/M_tech/IITB/Projects/Cache\ Controller/I-Cache/Design_Files/../Source_Files {F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files/tb_cache_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:42 on Jul 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files" F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files/tb_cache_controller.v 
# -- Compiling module tb_cache_controller
# 
# Top level modules:
# 	tb_cache_controller
# End time: 00:05:42 on Jul 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_cache_controller
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_cache_controller 
# Start time: 00:05:42 on Jul 27,2024
# Loading work.tb_cache_controller
# Loading work.cache_controller
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files/tb_cache_controller.v(66)
#    Time: 240 ns  Iteration: 0  Instance: /tb_cache_controller
# 1
# Break in Module tb_cache_controller at F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files/tb_cache_controller.v line 66
add wave -position insertpoint  \
sim:/tb_cache_controller/DUT/cache_VALID \
sim:/tb_cache_controller/DUT/cache_TAG \
sim:/tb_cache_controller/DUT/cache_DATA
add wave -position insertpoint  \
sim:/tb_cache_controller/DUT/address \
sim:/tb_cache_controller/DUT/VALID \
sim:/tb_cache_controller/DUT/TAG \
sim:/tb_cache_controller/DUT/DATA
add wave -position insertpoint  \
sim:/tb_cache_controller/DUT/compare \
sim:/tb_cache_controller/DUT/HIT
add wave -position insertpoint  \
sim:/tb_cache_controller/DUT/state
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run -all
# ** Note: $finish    : F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files/tb_cache_controller.v(66)
#    Time: 240 ns  Iteration: 0  Instance: /tb_cache_controller
# 1
# Break in Module tb_cache_controller at F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files/tb_cache_controller.v line 66
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files/tb_cache_controller.v(66)
#    Time: 240 ns  Iteration: 0  Instance: /tb_cache_controller
# 1
# Break in Module tb_cache_controller at F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files/tb_cache_controller.v line 66
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run -all
# ** Note: $finish    : F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files/tb_cache_controller.v(66)
#    Time: 240 ns  Iteration: 0  Instance: /tb_cache_controller
# 1
# Break in Module tb_cache_controller at F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files/tb_cache_controller.v line 66
restart
do cache_controller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/M_tech/IITB/Projects/Cache\ Controller/I-Cache/Source_Files {F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:56 on Jul 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files" F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Source_Files/cache_controller.v 
# -- Compiling module cache_controller
# 
# Top level modules:
# 	cache_controller
# End time: 00:12:56 on Jul 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/M_tech/IITB/Projects/Cache\ Controller/I-Cache/Design_Files/../Source_Files {F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files/tb_cache_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:56 on Jul 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files" F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files/tb_cache_controller.v 
# -- Compiling module tb_cache_controller
# 
# Top level modules:
# 	tb_cache_controller
# End time: 00:12:56 on Jul 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_cache_controller
# End time: 00:13:00 on Jul 27,2024, Elapsed time: 0:07:18
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_cache_controller 
# Start time: 00:13:00 on Jul 27,2024
# Loading work.tb_cache_controller
# Loading work.cache_controller
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files/tb_cache_controller.v(66)
#    Time: 240 ns  Iteration: 0  Instance: /tb_cache_controller
# 1
# Break in Module tb_cache_controller at F:/M_tech/IITB/Projects/Cache Controller/I-Cache/Design_Files/../Source_Files/tb_cache_controller.v line 66
# End time: 00:13:47 on Jul 27,2024, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
