$date
	Sat Aug 08 19:25:40 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! AL1 $end
$var reg 1 " AR1 $end
$var reg 1 # SM1 $end
$var reg 1 $ SV1 $end
$scope module g1 $end
$var wire 1 " A $end
$var wire 1 $ B $end
$var wire 1 # C $end
$var wire 1 ! Y1 $end
$var wire 1 % notA $end
$var wire 1 & notB $end
$var wire 1 ' notC $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$var wire 1 * w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
1'
1&
1%
0$
0#
0"
0!
$end
#1
0'
1#
#2
1'
0&
0#
1$
#3
0'
1#
#4
1!
1(
1'
1&
0%
0#
0$
1"
#5
0(
0'
1)
1#
#6
0!
1'
0)
0&
0#
1$
#7
1!
0'
1*
1#
