// Seed: 1489741267
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1 or posedge 1);
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output tri id_2,
    output wor id_3,
    output wire id_4,
    output uwire id_5,
    input wire id_6,
    output supply0 id_7,
    output wand id_8,
    output logic id_9,
    input wand id_10
    , id_21,
    output tri id_11,
    input supply1 id_12,
    input tri id_13,
    output uwire id_14,
    input tri id_15,
    output tri0 id_16,
    input tri0 id_17,
    output supply0 id_18,
    input wand id_19
);
  if (id_6 / 1) begin : id_22
  end else always id_9 = #1 1;
  module_0(
      id_21, id_21, id_21, id_21
  );
  assign id_21 = 1;
  wire id_23;
  wire id_24;
endmodule
