module fenpin(clk,rst,outclk);
input clk,rst;
output outclk;
reg [3:0]cnt; //计数子
reg outclk //输出640khz的时钟

always @(posedge clk or negedge rst)
begin if(!rst)
		cnt<=0;
		outclk<=0;
		else if(cnt==16)
		begin
		outclk<=~outclk;
		cnt<=0;
		end
		else
		cnt<=cnt+1;
end
