
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 472.555 ; gain = 187.457
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/downloads/.xinstall/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16692
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 1344.383 ; gain = 439.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'SCIG_CIF_0_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SCIG_CIF_0_1_inElem_RAM_S2P_LUTRAM_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_inElem_RAM_S2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'SCIG_CIF_0_1_inElem_RAM_S2P_LUTRAM_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_inElem_RAM_S2P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SCIG_CIF_0_1_mul_32s_16ns_32_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_mul_32s_16ns_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SCIG_CIF_0_1_mul_32s_16ns_32_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_mul_32s_16ns_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'SCIG_CIF_0_1_mul_32s_32s_32_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SCIG_CIF_0_1_mul_32s_32s_32_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'SCIG_CIF_0_1_regslice_both' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'SCIG_CIF_0_1_regslice_both' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'SCIG_CIF_0_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port reset in module SCIG_CIF_0_1_mul_32s_16ns_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[63] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[62] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[61] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[60] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[59] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[58] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[57] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[56] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[55] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[54] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[53] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[52] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[51] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[50] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[49] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[48] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[47] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[46] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[45] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[44] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[43] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[42] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[41] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[40] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[39] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[38] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[37] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[36] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[35] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[34] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[33] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[32] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[31] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[30] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[29] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[28] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[27] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[26] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[25] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[24] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[23] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[22] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[21] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[20] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[19] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[18] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[17] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_r_TDATA[16] in module SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module SCIG_CIF_0_1_inElem_RAM_S2P_LUTRAM_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[31] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[30] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[29] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[28] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[27] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[26] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[25] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[24] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[23] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[22] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[21] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[20] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[19] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[18] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[17] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[16] in module SCIG_CIF_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 1467.422 ; gain = 562.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 1467.422 ; gain = 562.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 1467.422 ; gain = 562.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1467.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/SCIG_CIF_0_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/SCIG_CIF_0_1_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1563.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.534 . Memory (MB): peak = 1564.621 ; gain = 0.688
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:01:01 . Memory (MB): peak = 1564.621 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:01:01 . Memory (MB): peak = 1564.621 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:01:01 . Memory (MB): peak = 1564.621 ; gain = 659.395
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'inp_5_reg_839_reg' and it is trimmed from '32' to '13' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e20a/hdl/verilog/SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1.v:466]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "SCIG_CIF_0_1_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_inputBuf_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:01:03 . Memory (MB): peak = 1564.621 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   3 Input   13 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 3     
	   4 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 18    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               13 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Multipliers : 
	              17x32  Multipliers := 1     
	              32x32  Multipliers := 3     
+---RAMs : 
	              90K Bit	(5760 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 6     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port padValue[31] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[30] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[29] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[28] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[27] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[26] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[25] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[24] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[23] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[22] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[21] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[20] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[19] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[18] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[17] in module SCIG_CIF_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port padValue[16] in module SCIG_CIF_0_1 is either unconnected or has no load
INFO: [Synth 8-3971] The signal "inst/grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103/inputBuf_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:24 . Memory (MB): peak = 1564.621 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103/inputBuf_U/ram_reg | 5 K x 16(READ_FIRST)   | W | R | 5 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
+------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------+----------------+----------------------+-------------+
|Module Name | RTL Object       | Inference      | Size (Depth x Width) | Primitives  | 
+------------+------------------+----------------+----------------------+-------------+
|inst        | inElem_U/ram_reg | User Attribute | 4 x 16               | RAM32M x 3  | 
+------------+------------------+----------------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:34 . Memory (MB): peak = 1564.621 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:36 . Memory (MB): peak = 1564.621 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103/inputBuf_U/ram_reg | 5 K x 16(READ_FIRST)   | W | R | 5 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
+------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+------------------+----------------+----------------------+-------------+
|Module Name | RTL Object       | Inference      | Size (Depth x Width) | Primitives  | 
+------------+------------------+----------------+----------------------+-------------+
|inst        | inElem_U/ram_reg | User Attribute | 4 x 16               | RAM32M x 3  | 
+------------+------------------+----------------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103/inputBuf_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103/inputBuf_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103/inputBuf_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103/inputBuf_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103/inputBuf_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103/inputBuf_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103/inputBuf_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103/inputBuf_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:39 . Memory (MB): peak = 1564.621 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:49 . Memory (MB): peak = 1564.621 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:49 . Memory (MB): peak = 1564.621 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:49 . Memory (MB): peak = 1564.621 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:49 . Memory (MB): peak = 1564.621 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:50 . Memory (MB): peak = 1564.621 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:50 . Memory (MB): peak = 1564.621 ; gain = 659.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   383|
|2     |LUT1     |    19|
|3     |LUT2     |   673|
|4     |LUT3     |   539|
|5     |LUT4     |   197|
|6     |LUT5     |   138|
|7     |LUT6     |  1288|
|8     |RAM32M   |     3|
|9     |RAMB36E1 |     4|
|10    |FDRE     |  1180|
|11    |FDSE     |    64|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:50 . Memory (MB): peak = 1564.621 ; gain = 659.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:01:37 . Memory (MB): peak = 1564.621 ; gain = 562.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:50 . Memory (MB): peak = 1564.621 ; gain = 659.395
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1574.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1577.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances

The system cannot find the path specified.
Synth Design complete | Checksum: a592c636
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:02:07 . Memory (MB): peak = 1577.910 ; gain = 1088.734
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1577.910 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = ffe5b92654b6dac9
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1577.910 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 13:40:47 2024...
