{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 21:54:20 2012 " "Info: Processing started: Tue Feb 28 21:54:20 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off target -c target --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off target -c target --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "direction~latch " "Warning: Node \"direction~latch\" is a latch" {  } { { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 7 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 2 3 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register count\[4\] register count\[1\] 270.49 MHz 3.697 ns Internal " "Info: Clock \"clock\" has Internal fmax of 270.49 MHz between source register \"count\[4\]\" and destination register \"count\[1\]\" (period= 3.697 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.458 ns + Longest register register " "Info: + Longest register to register delay is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[4\] 1 REG LCFF_X13_Y7_N15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N15; Fanout = 7; REG Node = 'count\[4\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[4] } "NODE_NAME" } } { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.516 ns) 0.898 ns _~3 2 COMB LCCOMB_X13_Y7_N28 1 " "Info: 2: + IC(0.382 ns) + CELL(0.516 ns) = 0.898 ns; Loc. = LCCOMB_X13_Y7_N28; Fanout = 1; COMB Node = '_~3'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { count[4] _~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.491 ns) 1.687 ns _~4 3 COMB LCCOMB_X13_Y7_N30 2 " "Info: 3: + IC(0.298 ns) + CELL(0.491 ns) = 1.687 ns; Loc. = LCCOMB_X13_Y7_N30; Fanout = 2; COMB Node = '_~4'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { _~3 _~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.461 ns) 2.456 ns direction~head_lut 4 COMB LCCOMB_X13_Y7_N0 9 " "Info: 4: + IC(0.308 ns) + CELL(0.461 ns) = 2.456 ns; Loc. = LCCOMB_X13_Y7_N0; Fanout = 9; COMB Node = 'direction~head_lut'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { _~4 direction~head_lut } "NODE_NAME" } } { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 7 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.740 ns) 3.458 ns count\[1\] 5 REG LCFF_X13_Y7_N9 6 " "Info: 5: + IC(0.262 ns) + CELL(0.740 ns) = 3.458 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 6; REG Node = 'count\[1\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { direction~head_lut count[1] } "NODE_NAME" } } { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.208 ns ( 63.85 % ) " "Info: Total cell delay = 2.208 ns ( 63.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.250 ns ( 36.15 % ) " "Info: Total interconnect delay = 1.250 ns ( 36.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { count[4] _~3 _~4 direction~head_lut count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { count[4] {} _~3 {} _~4 {} direction~head_lut {} count[1] {} } { 0.000ns 0.382ns 0.298ns 0.308ns 0.262ns } { 0.000ns 0.516ns 0.491ns 0.461ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.846 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 2 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 2 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.846 ns count\[1\] 3 REG LCFF_X13_Y7_N9 6 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 6; REG Node = 'count\[1\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clock~clkctrl count[1] } "NODE_NAME" } } { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.846 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 2 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 2 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.846 ns count\[4\] 3 REG LCFF_X13_Y7_N15 7 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X13_Y7_N15; Fanout = 7; REG Node = 'count\[4\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clock~clkctrl count[4] } "NODE_NAME" } } { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl count[4] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} count[4] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl count[4] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} count[4] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { count[4] _~3 _~4 direction~head_lut count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { count[4] {} _~3 {} _~4 {} direction~head_lut {} count[1] {} } { 0.000ns 0.382ns 0.298ns 0.308ns 0.262ns } { 0.000ns 0.516ns 0.491ns 0.461ns 0.740ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl count[4] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} count[4] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock position\[0\] count\[0\] 9.701 ns register " "Info: tco from clock \"clock\" to destination pin \"position\[0\]\" through register \"count\[0\]\" is 9.701 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.846 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 2 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 2 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.846 ns count\[0\] 3 REG LCFF_X12_Y7_N1 6 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X12_Y7_N1; Fanout = 6; REG Node = 'count\[0\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clock~clkctrl count[0] } "NODE_NAME" } } { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl count[0] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.578 ns + Longest register pin " "Info: + Longest register to pin delay is 6.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCFF_X12_Y7_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y7_N1; Fanout = 6; REG Node = 'count\[0\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 6 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.728 ns) + CELL(2.850 ns) 6.578 ns position\[0\] 2 PIN PIN_V22 0 " "Info: 2: + IC(3.728 ns) + CELL(2.850 ns) = 6.578 ns; Loc. = PIN_V22; Fanout = 0; PIN Node = 'position\[0\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.578 ns" { count[0] position[0] } "NODE_NAME" } } { "target.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/Target/target.tdf" 3 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 43.33 % ) " "Info: Total cell delay = 2.850 ns ( 43.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.728 ns ( 56.67 % ) " "Info: Total interconnect delay = 3.728 ns ( 56.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.578 ns" { count[0] position[0] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.578 ns" { count[0] {} position[0] {} } { 0.000ns 3.728ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock clock~clkctrl count[0] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clock {} clock~combout {} clock~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.578 ns" { count[0] position[0] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.578 ns" { count[0] {} position[0] {} } { 0.000ns 3.728ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 21:54:20 2012 " "Info: Processing ended: Tue Feb 28 21:54:20 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
