
*** Running vivado
    with args -log design_1_Inverter_3lvl_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Inverter_3lvl_wrapper_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_Inverter_3lvl_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_Inverter_3lvl_wrapper_0_0 -part xc7a50tftg256-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tftg256-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9308 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 806.840 ; gain = 177.379
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Inverter_3lvl_wrapper_0_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/synth/design_1_Inverter_3lvl_wrapper_0_0.vhd:76]
INFO: [Synth 8-3491] module 'Inverter_3lvl_wrapper' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/hdl/Inverter_3lvl_wrapper.vhd:14' bound to instance 'U0' of component 'Inverter_3lvl_wrapper' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/synth/design_1_Inverter_3lvl_wrapper_0_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_wrapper' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/hdl/Inverter_3lvl_wrapper.vhd:34]
INFO: [Synth 8-3491] module 'Inverter_3lvl' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:14' bound to instance 'Inverter_3lvl_i' of component 'Inverter_3lvl' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/hdl/Inverter_3lvl_wrapper.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:38]
INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16IN_0_0' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16IN_0_0/synth/Inverter_3lvl_BUS_16IN_0_0.vhd:56' bound to instance 'BUS_16IN_0' of component 'Inverter_3lvl_BUS_16IN_0_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:416]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_0_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16IN_0_0/synth/Inverter_3lvl_BUS_16IN_0_0.vhd:78]
INFO: [Synth 8-3491] module 'BUS_16IN' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/f296/BUS_16IN.vhd:36' bound to instance 'U0' of component 'BUS_16IN' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16IN_0_0/synth/Inverter_3lvl_BUS_16IN_0_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'BUS_16IN' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/f296/BUS_16IN.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'BUS_16IN' (1#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/f296/BUS_16IN.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_BUS_16IN_0_0' (2#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16IN_0_0/synth/Inverter_3lvl_BUS_16IN_0_0.vhd:78]
INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16IN_1_0' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16IN_1_0/synth/Inverter_3lvl_BUS_16IN_1_0.vhd:56' bound to instance 'BUS_16IN_1' of component 'Inverter_3lvl_BUS_16IN_1_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:436]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16IN_1_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16IN_1_0/synth/Inverter_3lvl_BUS_16IN_1_0.vhd:78]
INFO: [Synth 8-3491] module 'BUS_16IN' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/f296/BUS_16IN.vhd:36' bound to instance 'U0' of component 'BUS_16IN' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16IN_1_0/synth/Inverter_3lvl_BUS_16IN_1_0.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_BUS_16IN_1_0' (3#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16IN_1_0/synth/Inverter_3lvl_BUS_16IN_1_0.vhd:78]
INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_0_0' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16OUT_0_0/synth/Inverter_3lvl_BUS_16OUT_0_0.vhd:56' bound to instance 'BUS_16OUT_0' of component 'Inverter_3lvl_BUS_16OUT_0_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:456]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_0_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16OUT_0_0/synth/Inverter_3lvl_BUS_16OUT_0_0.vhd:79]
INFO: [Synth 8-3491] module 'BUS_16OUT' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/4861/BUS_16OUT.vhd:36' bound to instance 'U0' of component 'BUS_16OUT' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16OUT_0_0/synth/Inverter_3lvl_BUS_16OUT_0_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'BUS_16OUT' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/4861/BUS_16OUT.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'BUS_16OUT' (4#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/4861/BUS_16OUT.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_BUS_16OUT_0_0' (5#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16OUT_0_0/synth/Inverter_3lvl_BUS_16OUT_0_0.vhd:79]
INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_0_1' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16OUT_0_1/synth/Inverter_3lvl_BUS_16OUT_0_1.vhd:56' bound to instance 'BUS_16OUT_1' of component 'Inverter_3lvl_BUS_16OUT_0_1' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:477]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_0_1' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16OUT_0_1/synth/Inverter_3lvl_BUS_16OUT_0_1.vhd:79]
INFO: [Synth 8-3491] module 'BUS_16OUT' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/4861/BUS_16OUT.vhd:36' bound to instance 'U0' of component 'BUS_16OUT' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16OUT_0_1/synth/Inverter_3lvl_BUS_16OUT_0_1.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_BUS_16OUT_0_1' (6#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16OUT_0_1/synth/Inverter_3lvl_BUS_16OUT_0_1.vhd:79]
INFO: [Synth 8-3491] module 'Inverter_3lvl_BUS_16OUT_1_0' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16OUT_1_0/synth/Inverter_3lvl_BUS_16OUT_1_0.vhd:56' bound to instance 'BUS_16OUT_2' of component 'Inverter_3lvl_BUS_16OUT_1_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:498]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_BUS_16OUT_1_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16OUT_1_0/synth/Inverter_3lvl_BUS_16OUT_1_0.vhd:79]
INFO: [Synth 8-3491] module 'BUS_16OUT' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/4861/BUS_16OUT.vhd:36' bound to instance 'U0' of component 'BUS_16OUT' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16OUT_1_0/synth/Inverter_3lvl_BUS_16OUT_1_0.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_BUS_16OUT_1_0' (7#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_BUS_16OUT_1_0/synth/Inverter_3lvl_BUS_16OUT_1_0.vhd:79]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_0' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_0/synth/Inverter_3lvl_P0N_3lvl_0_0.vhd:56' bound to instance 'P0N_3lvl_0' of component 'Inverter_3lvl_P0N_3lvl_0_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:519]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_0/synth/Inverter_3lvl_P0N_3lvl_0_0.vhd:76]
INFO: [Synth 8-3491] module 'P0N_3lvl' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/ada7/P0N_3lvl.vhd:36' bound to instance 'U0' of component 'P0N_3lvl' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_0/synth/Inverter_3lvl_P0N_3lvl_0_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'P0N_3lvl' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/ada7/P0N_3lvl.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element TKin0_prev_reg was removed.  [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/ada7/P0N_3lvl.vhd:154]
WARNING: [Synth 8-6014] Unused sequential element TKin1_prev_reg was removed.  [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/ada7/P0N_3lvl.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'P0N_3lvl' (8#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/ada7/P0N_3lvl.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_0' (9#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_0/synth/Inverter_3lvl_P0N_3lvl_0_0.vhd:76]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_1_0' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_1_0/synth/Inverter_3lvl_P0N_3lvl_1_0.vhd:56' bound to instance 'P0N_3lvl_1' of component 'Inverter_3lvl_P0N_3lvl_1_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:537]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_1_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_1_0/synth/Inverter_3lvl_P0N_3lvl_1_0.vhd:76]
INFO: [Synth 8-3491] module 'P0N_3lvl' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/ada7/P0N_3lvl.vhd:36' bound to instance 'U0' of component 'P0N_3lvl' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_1_0/synth/Inverter_3lvl_P0N_3lvl_1_0.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_1_0' (10#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_1_0/synth/Inverter_3lvl_P0N_3lvl_1_0.vhd:76]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_1_1' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_1_1/synth/Inverter_3lvl_P0N_3lvl_1_1.vhd:56' bound to instance 'P0N_3lvl_2' of component 'Inverter_3lvl_P0N_3lvl_1_1' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:555]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_1_1' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_1_1/synth/Inverter_3lvl_P0N_3lvl_1_1.vhd:76]
INFO: [Synth 8-3491] module 'P0N_3lvl' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/ada7/P0N_3lvl.vhd:36' bound to instance 'U0' of component 'P0N_3lvl' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_1_1/synth/Inverter_3lvl_P0N_3lvl_1_1.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_1_1' (11#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_1_1/synth/Inverter_3lvl_P0N_3lvl_1_1.vhd:76]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_1' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_1/synth/Inverter_3lvl_P0N_3lvl_0_1.vhd:56' bound to instance 'P0N_3lvl_3' of component 'Inverter_3lvl_P0N_3lvl_0_1' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:573]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_1' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_1/synth/Inverter_3lvl_P0N_3lvl_0_1.vhd:76]
INFO: [Synth 8-3491] module 'P0N_3lvl' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/ada7/P0N_3lvl.vhd:36' bound to instance 'U0' of component 'P0N_3lvl' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_1/synth/Inverter_3lvl_P0N_3lvl_0_1.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_1' (12#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_1/synth/Inverter_3lvl_P0N_3lvl_0_1.vhd:76]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_2' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_2/synth/Inverter_3lvl_P0N_3lvl_0_2.vhd:56' bound to instance 'P0N_3lvl_4' of component 'Inverter_3lvl_P0N_3lvl_0_2' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:591]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_2' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_2/synth/Inverter_3lvl_P0N_3lvl_0_2.vhd:76]
INFO: [Synth 8-3491] module 'P0N_3lvl' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/ada7/P0N_3lvl.vhd:36' bound to instance 'U0' of component 'P0N_3lvl' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_2/synth/Inverter_3lvl_P0N_3lvl_0_2.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_2' (13#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_2/synth/Inverter_3lvl_P0N_3lvl_0_2.vhd:76]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_3' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_3/synth/Inverter_3lvl_P0N_3lvl_0_3.vhd:56' bound to instance 'P0N_3lvl_5' of component 'Inverter_3lvl_P0N_3lvl_0_3' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:609]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_3' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_3/synth/Inverter_3lvl_P0N_3lvl_0_3.vhd:76]
INFO: [Synth 8-3491] module 'P0N_3lvl' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/ada7/P0N_3lvl.vhd:36' bound to instance 'U0' of component 'P0N_3lvl' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_3/synth/Inverter_3lvl_P0N_3lvl_0_3.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_3' (14#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_3/synth/Inverter_3lvl_P0N_3lvl_0_3.vhd:76]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_4' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_4/synth/Inverter_3lvl_P0N_3lvl_0_4.vhd:56' bound to instance 'P0N_3lvl_6' of component 'Inverter_3lvl_P0N_3lvl_0_4' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:627]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_4' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_4/synth/Inverter_3lvl_P0N_3lvl_0_4.vhd:76]
INFO: [Synth 8-3491] module 'P0N_3lvl' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/ada7/P0N_3lvl.vhd:36' bound to instance 'U0' of component 'P0N_3lvl' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_4/synth/Inverter_3lvl_P0N_3lvl_0_4.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_4' (15#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_4/synth/Inverter_3lvl_P0N_3lvl_0_4.vhd:76]
INFO: [Synth 8-3491] module 'Inverter_3lvl_P0N_3lvl_0_5' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_5/synth/Inverter_3lvl_P0N_3lvl_0_5.vhd:56' bound to instance 'P0N_3lvl_7' of component 'Inverter_3lvl_P0N_3lvl_0_5' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:645]
INFO: [Synth 8-638] synthesizing module 'Inverter_3lvl_P0N_3lvl_0_5' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_5/synth/Inverter_3lvl_P0N_3lvl_0_5.vhd:76]
INFO: [Synth 8-3491] module 'P0N_3lvl' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/ada7/P0N_3lvl.vhd:36' bound to instance 'U0' of component 'P0N_3lvl' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_5/synth/Inverter_3lvl_P0N_3lvl_0_5.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_P0N_3lvl_0_5' (16#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ip/Inverter_3lvl_P0N_3lvl_0_5/synth/Inverter_3lvl_P0N_3lvl_0_5.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl' (17#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/synth/Inverter_3lvl.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Inverter_3lvl_wrapper' (18#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/7832/hdl/Inverter_3lvl_wrapper.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'design_1_Inverter_3lvl_wrapper_0_0' (19#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/synth/design_1_Inverter_3lvl_wrapper_0_0.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 876.125 ; gain = 246.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 876.125 ; gain = 246.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 876.125 ; gain = 246.664
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/Inverter_3lvl_ooc.xdc] for cell 'U0/Inverter_3lvl_i'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/Inverter_3lvl_ooc.xdc] for cell 'U0/Inverter_3lvl_i'
Parsing XDC File [D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_Inverter_3lvl_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_Inverter_3lvl_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 989.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 991.770 ; gain = 2.516
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 991.770 ; gain = 362.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tftg256-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 991.770 ; gain = 362.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/Inverter_3lvl_i/P0N_3lvl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Inverter_3lvl_i/P0N_3lvl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Inverter_3lvl_i/P0N_3lvl_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Inverter_3lvl_i/P0N_3lvl_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Inverter_3lvl_i/P0N_3lvl_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Inverter_3lvl_i/P0N_3lvl_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Inverter_3lvl_i/P0N_3lvl_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Inverter_3lvl_i/P0N_3lvl_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Inverter_3lvl_i/BUS_16IN_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Inverter_3lvl_i/BUS_16IN_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Inverter_3lvl_i/BUS_16OUT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Inverter_3lvl_i/BUS_16OUT_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Inverter_3lvl_i/BUS_16OUT_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 991.770 ; gain = 362.309
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'minTimeEr_sig_reg' into 'minTimeEr_reg' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_Inverter_3lvl_wrapper_0_0/ipshared/ada7/P0N_3lvl.vhd:98]
INFO: [Synth 8-802] inferred FSM for state register 'lineconfig_reg' in module 'P0N_3lvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  closed |                          0000001 |                              000
                       n |                          0000010 |                              110
             tech_closed |                          0000100 |                              001
                       p |                          0001000 |                              101
                  zero_p |                          0010000 |                              011
                    zero |                          0100000 |                              010
                  zero_n |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lineconfig_reg' using encoding 'one-hot' in module 'P0N_3lvl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 991.770 ; gain = 362.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 152   
+---Muxes : 
	   7 Input      7 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 128   
	   2 Input      1 Bit        Muxes := 376   
	   7 Input      1 Bit        Muxes := 80    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module P0N_3lvl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 19    
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 47    
	   7 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 991.770 ; gain = 362.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 991.770 ; gain = 362.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 991.770 ; gain = 362.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 995.066 ; gain = 365.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 371.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 371.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 371.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 371.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 371.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 371.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   288|
|2     |LUT1   |    32|
|3     |LUT2   |   104|
|4     |LUT3   |    32|
|5     |LUT4   |   864|
|6     |LUT5   |    56|
|7     |LUT6   |   184|
|8     |FDRE   |   968|
|9     |FDSE   |     8|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+----------------------------+------+
|      |Instance            |Module                      |Cells |
+------+--------------------+----------------------------+------+
|1     |top                 |                            |  2536|
|2     |  U0                |Inverter_3lvl_wrapper       |  2536|
|3     |    Inverter_3lvl_i |Inverter_3lvl               |  2536|
|4     |      BUS_16IN_0    |Inverter_3lvl_BUS_16IN_0_0  |     0|
|5     |      BUS_16IN_1    |Inverter_3lvl_BUS_16IN_1_0  |     0|
|6     |      BUS_16OUT_0   |Inverter_3lvl_BUS_16OUT_0_0 |    16|
|7     |        U0          |BUS_16OUT_8                 |    16|
|8     |      BUS_16OUT_1   |Inverter_3lvl_BUS_16OUT_0_1 |    16|
|9     |        U0          |BUS_16OUT_7                 |    16|
|10    |      BUS_16OUT_2   |Inverter_3lvl_BUS_16OUT_1_0 |    16|
|11    |        U0          |BUS_16OUT                   |    16|
|12    |      P0N_3lvl_0    |Inverter_3lvl_P0N_3lvl_0_0  |   311|
|13    |        U0          |P0N_3lvl_6                  |   311|
|14    |      P0N_3lvl_1    |Inverter_3lvl_P0N_3lvl_1_0  |   311|
|15    |        U0          |P0N_3lvl_5                  |   311|
|16    |      P0N_3lvl_2    |Inverter_3lvl_P0N_3lvl_1_1  |   311|
|17    |        U0          |P0N_3lvl_4                  |   311|
|18    |      P0N_3lvl_3    |Inverter_3lvl_P0N_3lvl_0_1  |   311|
|19    |        U0          |P0N_3lvl_3                  |   311|
|20    |      P0N_3lvl_4    |Inverter_3lvl_P0N_3lvl_0_2  |   311|
|21    |        U0          |P0N_3lvl_2                  |   311|
|22    |      P0N_3lvl_5    |Inverter_3lvl_P0N_3lvl_0_3  |   311|
|23    |        U0          |P0N_3lvl_1                  |   311|
|24    |      P0N_3lvl_6    |Inverter_3lvl_P0N_3lvl_0_4  |   311|
|25    |        U0          |P0N_3lvl_0                  |   311|
|26    |      P0N_3lvl_7    |Inverter_3lvl_P0N_3lvl_0_5  |   311|
|27    |        U0          |P0N_3lvl                    |   311|
+------+--------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 371.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1000.855 ; gain = 255.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.855 ; gain = 371.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1012.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1012.141 ; gain = 623.621
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1012.141 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_Inverter_3lvl_wrapper_0_0_synth_1/design_1_Inverter_3lvl_wrapper_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Inverter_3lvl_wrapper_0_0, cache-ID = 2fb7435de7345ca2
INFO: [Coretcl 2-1174] Renamed 26 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1012.141 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_Inverter_3lvl_wrapper_0_0_synth_1/design_1_Inverter_3lvl_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Inverter_3lvl_wrapper_0_0_utilization_synth.rpt -pb design_1_Inverter_3lvl_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  3 12:03:29 2023...
