{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426278050662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426278050663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 15:20:49 2015 " "Processing started: Fri Mar 13 15:20:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426278050663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426278050663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426278050663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1426278051169 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab6.v(64) " "Verilog HDL warning at lab6.v(64): extended using \"x\" or \"z\"" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1426278051259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.v 6 6 " "Found 6 design units, including 6 entities, in source file lab6.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6 " "Found entity 1: lab6" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426278051261 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_shot " "Found entity 2: one_shot" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426278051261 ""} { "Info" "ISGN_ENTITY_NAME" "3 count_enabler " "Found entity 3: count_enabler" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426278051261 ""} { "Info" "ISGN_ENTITY_NAME" "4 bcd_counter " "Found entity 4: bcd_counter" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426278051261 ""} { "Info" "ISGN_ENTITY_NAME" "5 d_ff " "Found entity 5: d_ff" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426278051261 ""} { "Info" "ISGN_ENTITY_NAME" "6 d_ff_16_en " "Found entity 6: d_ff_16_en" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426278051261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426278051261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6 " "Elaborating entity \"lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426278051312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_enabler count_enabler:C0 " "Elaborating entity \"count_enabler\" for hierarchy \"count_enabler:C0\"" {  } { { "lab6.v" "C0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426278051343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab6.v(105) " "Verilog HDL assignment warning at lab6.v(105): truncated value with size 32 to match size of target (16)" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426278051344 "|lab6|count_enabler:C0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab6.v(111) " "Verilog HDL assignment warning at lab6.v(111): truncated value with size 32 to match size of target (16)" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426278051344 "|lab6|count_enabler:C0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab6.v(116) " "Verilog HDL assignment warning at lab6.v(116): truncated value with size 32 to match size of target (16)" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426278051344 "|lab6|count_enabler:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff d_ff:C1 " "Elaborating entity \"d_ff\" for hierarchy \"d_ff:C1\"" {  } { { "lab6.v" "C1" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426278051361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter bcd_counter:C2 " "Elaborating entity \"bcd_counter\" for hierarchy \"bcd_counter:C2\"" {  } { { "lab6.v" "C2" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426278051371 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doClear lab6.v(133) " "Verilog HDL or VHDL warning at lab6.v(133): object \"doClear\" assigned a value but never read" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1426278051371 "|lab6|bcd_counter:C2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doCount lab6.v(134) " "Verilog HDL or VHDL warning at lab6.v(134): object \"doCount\" assigned a value but never read" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1426278051371 "|lab6|bcd_counter:C2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab6.v(142) " "Verilog HDL assignment warning at lab6.v(142): truncated value with size 32 to match size of target (4)" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426278051372 "|lab6|bcd_counter:C2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab6.v(147) " "Verilog HDL assignment warning at lab6.v(147): truncated value with size 32 to match size of target (4)" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426278051372 "|lab6|bcd_counter:C2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab6.v(152) " "Verilog HDL assignment warning at lab6.v(152): truncated value with size 32 to match size of target (4)" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426278051372 "|lab6|bcd_counter:C2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff_16_en d_ff_16_en:C3 " "Elaborating entity \"d_ff_16_en\" for hierarchy \"d_ff_16_en:C3\"" {  } { { "lab6.v" "C3" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426278051385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot one_shot:C4 " "Elaborating entity \"one_shot\" for hierarchy \"one_shot:C4\"" {  } { { "lab6.v" "C4" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426278051396 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 97 -1 0 } } { "lab6.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/lab6.v" 109 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1426278052357 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1426278052357 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1426278052840 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/output_files/lab6.map.smsg " "Generated suppressed messages file C:/Users/csb0019/Documents/uah/cpe322_324/lab06/part1_template/output_files/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1426278053238 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1426278053402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426278053402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426278053511 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426278053511 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426278053511 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426278053511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426278053570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 15:20:53 2015 " "Processing ended: Fri Mar 13 15:20:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426278053570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426278053570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426278053570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426278053570 ""}
