{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699232166800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699232166808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 16:56:06 2023 " "Processing started: Sun Nov 05 16:56:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699232166808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699232166808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699232166809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699232167442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699232167442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_X vga_x task4.sv(8) " "Verilog HDL Declaration information at task4.sv(8): object \"VGA_X\" differs only in case from object \"vga_x\" in the same scope" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699232178535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_Y vga_y task4.sv(8) " "Verilog HDL Declaration information at task4.sv(8): object \"VGA_Y\" differs only in case from object \"vga_y\" in the same scope" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699232178535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_PLOT vga_plot task4.sv(9) " "Verilog HDL Declaration information at task4.sv(9): object \"VGA_PLOT\" differs only in case from object \"vga_plot\" in the same scope" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699232178535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_COLOUR vga_colour task4.sv(9) " "Verilog HDL Declaration information at task4.sv(9): object \"VGA_COLOUR\" differs only in case from object \"vga_colour\" in the same scope" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699232178535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task4 " "Found entity 1: task4" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699232178536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699232178536 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reuleaux.sv(41) " "Verilog HDL information at reuleaux.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699232178540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reuleaux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reuleaux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reuleaux " "Found entity 1: reuleaux" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699232178541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699232178541 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "blackscreen.sv(12) " "Verilog HDL information at blackscreen.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "blackscreen.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/blackscreen.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699232178544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file blackscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blackscreen " "Found entity 1: blackscreen" {  } { { "blackscreen.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/blackscreen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699232178544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699232178544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task4 " "Elaborating entity \"task4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699232178600 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR task4.sv(3) " "Output port \"LEDR\" at task4.sv(3) has no driver" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699232178609 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 task4.sv(4) " "Output port \"HEX0\" at task4.sv(4) has no driver" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699232178609 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 task4.sv(4) " "Output port \"HEX1\" at task4.sv(4) has no driver" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699232178609 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 task4.sv(4) " "Output port \"HEX2\" at task4.sv(4) has no driver" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699232178609 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 task4.sv(5) " "Output port \"HEX3\" at task4.sv(5) has no driver" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699232178609 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 task4.sv(5) " "Output port \"HEX4\" at task4.sv(5) has no driver" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699232178609 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 task4.sv(5) " "Output port \"HEX5\" at task4.sv(5) has no driver" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699232178609 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R task4.sv(6) " "Output port \"VGA_R\" at task4.sv(6) has no driver" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699232178609 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G task4.sv(6) " "Output port \"VGA_G\" at task4.sv(6) has no driver" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699232178609 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B task4.sv(6) " "Output port \"VGA_B\" at task4.sv(6) has no driver" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699232178609 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS task4.sv(7) " "Output port \"VGA_HS\" at task4.sv(7) has no driver" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699232178609 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS task4.sv(7) " "Output port \"VGA_VS\" at task4.sv(7) has no driver" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699232178609 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK task4.sv(7) " "Output port \"VGA_CLK\" at task4.sv(7) has no driver" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699232178609 "|task4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reuleaux reuleaux:c " "Elaborating entity \"reuleaux\" for hierarchy \"reuleaux:c\"" {  } { { "task4.sv" "c" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699232178639 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 reuleaux.sv(31) " "Verilog HDL assignment warning at reuleaux.sv(31): truncated value with size 32 to match size of target (9)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178641 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 reuleaux.sv(32) " "Verilog HDL assignment warning at reuleaux.sv(32): truncated value with size 32 to match size of target (9)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178641 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 reuleaux.sv(33) " "Verilog HDL assignment warning at reuleaux.sv(33): truncated value with size 32 to match size of target (9)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178641 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 reuleaux.sv(34) " "Verilog HDL assignment warning at reuleaux.sv(34): truncated value with size 32 to match size of target (9)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178641 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 reuleaux.sv(35) " "Verilog HDL assignment warning at reuleaux.sv(35): truncated value with size 32 to match size of target (9)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178642 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(62) " "Verilog HDL assignment warning at reuleaux.sv(62): truncated value with size 32 to match size of target (10)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178642 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(70) " "Verilog HDL assignment warning at reuleaux.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178642 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(72) " "Verilog HDL assignment warning at reuleaux.sv(72): truncated value with size 32 to match size of target (10)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178643 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(74) " "Verilog HDL assignment warning at reuleaux.sv(74): truncated value with size 32 to match size of target (10)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178643 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(75) " "Verilog HDL assignment warning at reuleaux.sv(75): truncated value with size 32 to match size of target (10)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178643 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(84) " "Verilog HDL assignment warning at reuleaux.sv(84): truncated value with size 32 to match size of target (10)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178643 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(93) " "Verilog HDL assignment warning at reuleaux.sv(93): truncated value with size 32 to match size of target (10)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178643 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(95) " "Verilog HDL assignment warning at reuleaux.sv(95): truncated value with size 32 to match size of target (10)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178644 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(97) " "Verilog HDL assignment warning at reuleaux.sv(97): truncated value with size 32 to match size of target (10)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178644 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(98) " "Verilog HDL assignment warning at reuleaux.sv(98): truncated value with size 32 to match size of target (10)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178644 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(107) " "Verilog HDL assignment warning at reuleaux.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178644 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(116) " "Verilog HDL assignment warning at reuleaux.sv(116): truncated value with size 32 to match size of target (10)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178644 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(118) " "Verilog HDL assignment warning at reuleaux.sv(118): truncated value with size 32 to match size of target (10)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178644 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(120) " "Verilog HDL assignment warning at reuleaux.sv(120): truncated value with size 32 to match size of target (10)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178644 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 reuleaux.sv(121) " "Verilog HDL assignment warning at reuleaux.sv(121): truncated value with size 32 to match size of target (10)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178645 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 reuleaux.sv(171) " "Verilog HDL assignment warning at reuleaux.sv(171): truncated value with size 9 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178646 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 reuleaux.sv(172) " "Verilog HDL assignment warning at reuleaux.sv(172): truncated value with size 32 to match size of target (7)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178646 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 reuleaux.sv(187) " "Verilog HDL assignment warning at reuleaux.sv(187): truncated value with size 9 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178646 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 reuleaux.sv(188) " "Verilog HDL assignment warning at reuleaux.sv(188): truncated value with size 32 to match size of target (7)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178647 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 reuleaux.sv(203) " "Verilog HDL assignment warning at reuleaux.sv(203): truncated value with size 9 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178647 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 reuleaux.sv(204) " "Verilog HDL assignment warning at reuleaux.sv(204): truncated value with size 32 to match size of target (7)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178647 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 reuleaux.sv(218) " "Verilog HDL assignment warning at reuleaux.sv(218): truncated value with size 9 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178648 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 reuleaux.sv(219) " "Verilog HDL assignment warning at reuleaux.sv(219): truncated value with size 32 to match size of target (7)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178648 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 reuleaux.sv(235) " "Verilog HDL assignment warning at reuleaux.sv(235): truncated value with size 9 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178648 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 reuleaux.sv(236) " "Verilog HDL assignment warning at reuleaux.sv(236): truncated value with size 9 to match size of target (7)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178648 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 reuleaux.sv(252) " "Verilog HDL assignment warning at reuleaux.sv(252): truncated value with size 9 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178650 "|task4|reuleaux:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 reuleaux.sv(253) " "Verilog HDL assignment warning at reuleaux.sv(253): truncated value with size 9 to match size of target (7)" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178650 "|task4|reuleaux:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blackscreen blackscreen:b " "Elaborating entity \"blackscreen\" for hierarchy \"blackscreen:b\"" {  } { { "task4.sv" "b" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699232178684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 blackscreen.sv(51) " "Verilog HDL assignment warning at blackscreen.sv(51): truncated value with size 32 to match size of target (7)" {  } { { "blackscreen.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/blackscreen.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178686 "|task4|blackscreen:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 blackscreen.sv(59) " "Verilog HDL assignment warning at blackscreen.sv(59): truncated value with size 32 to match size of target (8)" {  } { { "blackscreen.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/blackscreen.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178686 "|task4|blackscreen:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 blackscreen.sv(64) " "Verilog HDL assignment warning at blackscreen.sv(64): truncated value with size 32 to match size of target (7)" {  } { { "blackscreen.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/blackscreen.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699232178686 "|task4|blackscreen:b"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "blackscreen.sv(81) " "Verilog HDL Case Statement information at blackscreen.sv(81): all case item expressions in this case statement are onehot" {  } { { "blackscreen.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/blackscreen.sv" 81 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1699232178687 "|task4|blackscreen:b"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "reuleaux:c\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"reuleaux:c\|Div0\"" {  } { { "reuleaux.sv" "Div0" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699232179313 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699232179313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reuleaux:c\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"reuleaux:c\|lpm_divide:Div0\"" {  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699232179598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reuleaux:c\|lpm_divide:Div0 " "Instantiated megafunction \"reuleaux:c\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699232179599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699232179599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699232179599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699232179599 ""}  } { { "reuleaux.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/reuleaux.sv" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699232179599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2dm " "Found entity 1: lpm_divide_2dm" {  } { { "db/lpm_divide_2dm.tdf" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/db/lpm_divide_2dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699232179682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699232179682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699232179712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699232179712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/db/alt_u_div_m2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699232179751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699232179751 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_COLOUR\[0\] GND " "Pin \"VGA_COLOUR\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_COLOUR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_COLOUR\[2\] GND " "Pin \"VGA_COLOUR\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699232180109 "|task4|VGA_COLOUR[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699232180109 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699232180201 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699232180730 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/School/CPEN 311/CPEN311-lab4/task4/output_files/task4.map.smsg " "Generated suppressed messages file C:/School/CPEN 311/CPEN311-lab4/task4/output_files/task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699232180782 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699232181006 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699232181006 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699232181282 "|task4|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699232181282 "|task4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699232181282 "|task4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699232181282 "|task4|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699232181282 "|task4|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699232181282 "|task4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699232181282 "|task4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699232181282 "|task4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699232181282 "|task4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699232181282 "|task4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699232181282 "|task4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699232181282 "|task4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "task4.sv" "" { Text "C:/School/CPEN 311/CPEN311-lab4/task4/task4.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699232181282 "|task4|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699232181282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "681 " "Implemented 681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699232181284 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699232181284 ""} { "Info" "ICUT_CUT_TM_LCELLS" "567 " "Implemented 567 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699232181284 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1699232181284 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699232181284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699232181312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 16:56:21 2023 " "Processing ended: Sun Nov 05 16:56:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699232181312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699232181312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699232181312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699232181312 ""}
