{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 02 18:22:48 2025 " "Info: Processing started: Wed Jul 02 18:22:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off puc251 -c puc251 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off puc251 -c puc251 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 376 1488 1656 392 "clk" "" } { 440 2696 2752 456 "clk" "" } { 1376 1760 1824 1392 "clk" "" } { 1192 1760 1816 1208 "clk" "" } { 1160 2688 2728 1176 "clk" "" } { 360 1664 1840 376 "clk" "" } { 856 1760 1824 872 "clk" "" } { 616 1768 1832 632 "clk" "" } { 1240 2144 2200 1256 "clk" "" } { 776 2448 2512 792 "clk" "" } } } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory rom:inst15\|altsyncram:altsyncram_component\|altsyncram_0371:auto_generated\|q_a\[7\] register ram_2048x8:inst5\|memory\[733\]\[3\] 53.4 MHz 18.727 ns Internal " "Info: Clock \"clk\" has Internal fmax of 53.4 MHz between source memory \"rom:inst15\|altsyncram:altsyncram_component\|altsyncram_0371:auto_generated\|q_a\[7\]\" and destination register \"ram_2048x8:inst5\|memory\[733\]\[3\]\" (period= 18.727 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.499 ns + Longest memory register " "Info: + Longest memory to register delay is 18.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom:inst15\|altsyncram:altsyncram_component\|altsyncram_0371:auto_generated\|q_a\[7\] 1 MEM M4K_X26_Y17 1678 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y17; Fanout = 1678; MEM Node = 'rom:inst15\|altsyncram:altsyncram_component\|altsyncram_0371:auto_generated\|q_a\[7\]'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:inst15|altsyncram:altsyncram_component|altsyncram_0371:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_0371.tdf" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/db/altsyncram_0371.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.182 ns) + CELL(0.420 ns) 2.690 ns ram_2048x8:inst5\|Mux4~1166 2 COMB LCCOMB_X35_Y33_N18 1 " "Info: 2: + IC(2.182 ns) + CELL(0.420 ns) = 2.690 ns; Loc. = LCCOMB_X35_Y33_N18; Fanout = 1; COMB Node = 'ram_2048x8:inst5\|Mux4~1166'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { rom:inst15|altsyncram:altsyncram_component|altsyncram_0371:auto_generated|q_a[7] ram_2048x8:inst5|Mux4~1166 } "NODE_NAME" } } { "../ram_2048x8/ram_2048x8.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/ram_2048x8/ram_2048x8.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.150 ns) 4.997 ns ram_2048x8:inst5\|Mux4~1167 3 COMB LCCOMB_X63_Y17_N18 1 " "Info: 3: + IC(2.157 ns) + CELL(0.150 ns) = 4.997 ns; Loc. = LCCOMB_X63_Y17_N18; Fanout = 1; COMB Node = 'ram_2048x8:inst5\|Mux4~1167'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { ram_2048x8:inst5|Mux4~1166 ram_2048x8:inst5|Mux4~1167 } "NODE_NAME" } } { "../ram_2048x8/ram_2048x8.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/ram_2048x8/ram_2048x8.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.150 ns) 6.664 ns ram_2048x8:inst5\|Mux4~1168 4 COMB LCCOMB_X41_Y16_N22 1 " "Info: 4: + IC(1.517 ns) + CELL(0.150 ns) = 6.664 ns; Loc. = LCCOMB_X41_Y16_N22; Fanout = 1; COMB Node = 'ram_2048x8:inst5\|Mux4~1168'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { ram_2048x8:inst5|Mux4~1167 ram_2048x8:inst5|Mux4~1168 } "NODE_NAME" } } { "../ram_2048x8/ram_2048x8.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/ram_2048x8/ram_2048x8.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.150 ns) 8.458 ns ram_2048x8:inst5\|Mux4~1179 5 COMB LCCOMB_X50_Y27_N2 1 " "Info: 5: + IC(1.644 ns) + CELL(0.150 ns) = 8.458 ns; Loc. = LCCOMB_X50_Y27_N2; Fanout = 1; COMB Node = 'ram_2048x8:inst5\|Mux4~1179'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { ram_2048x8:inst5|Mux4~1168 ram_2048x8:inst5|Mux4~1179 } "NODE_NAME" } } { "../ram_2048x8/ram_2048x8.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/ram_2048x8/ram_2048x8.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 8.849 ns ram_2048x8:inst5\|Mux4~1190 6 COMB LCCOMB_X50_Y27_N24 1 " "Info: 6: + IC(0.241 ns) + CELL(0.150 ns) = 8.849 ns; Loc. = LCCOMB_X50_Y27_N24; Fanout = 1; COMB Node = 'ram_2048x8:inst5\|Mux4~1190'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { ram_2048x8:inst5|Mux4~1179 ram_2048x8:inst5|Mux4~1190 } "NODE_NAME" } } { "../ram_2048x8/ram_2048x8.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/ram_2048x8/ram_2048x8.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.150 ns) 10.389 ns ram_2048x8:inst5\|Mux4~1191 7 COMB LCCOMB_X50_Y16_N2 1 " "Info: 7: + IC(1.390 ns) + CELL(0.150 ns) = 10.389 ns; Loc. = LCCOMB_X50_Y16_N2; Fanout = 1; COMB Node = 'ram_2048x8:inst5\|Mux4~1191'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { ram_2048x8:inst5|Mux4~1190 ram_2048x8:inst5|Mux4~1191 } "NODE_NAME" } } { "../ram_2048x8/ram_2048x8.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/ram_2048x8/ram_2048x8.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.150 ns) 12.123 ns ram_2048x8:inst5\|Mux4~1192 8 COMB LCCOMB_X49_Y28_N28 1 " "Info: 8: + IC(1.584 ns) + CELL(0.150 ns) = 12.123 ns; Loc. = LCCOMB_X49_Y28_N28; Fanout = 1; COMB Node = 'ram_2048x8:inst5\|Mux4~1192'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { ram_2048x8:inst5|Mux4~1191 ram_2048x8:inst5|Mux4~1192 } "NODE_NAME" } } { "../ram_2048x8/ram_2048x8.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/ram_2048x8/ram_2048x8.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 12.520 ns ram_2048x8:inst5\|Mux4~1363 9 COMB LCCOMB_X49_Y28_N18 1 " "Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 12.520 ns; Loc. = LCCOMB_X49_Y28_N18; Fanout = 1; COMB Node = 'ram_2048x8:inst5\|Mux4~1363'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { ram_2048x8:inst5|Mux4~1192 ram_2048x8:inst5|Mux4~1363 } "NODE_NAME" } } { "../ram_2048x8/ram_2048x8.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/ram_2048x8/ram_2048x8.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(0.271 ns) 14.784 ns ram_2048x8:inst5\|dio\[3\]~4 10 COMB LCCOMB_X34_Y16_N22 1 " "Info: 10: + IC(1.993 ns) + CELL(0.271 ns) = 14.784 ns; Loc. = LCCOMB_X34_Y16_N22; Fanout = 1; COMB Node = 'ram_2048x8:inst5\|dio\[3\]~4'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { ram_2048x8:inst5|Mux4~1363 ram_2048x8:inst5|dio[3]~4 } "NODE_NAME" } } { "../ram_2048x8/ram_2048x8.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/ram_2048x8/ram_2048x8.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 15.183 ns inst11\[3\]~18 11 COMB LCCOMB_X34_Y16_N6 1 " "Info: 11: + IC(0.249 ns) + CELL(0.150 ns) = 15.183 ns; Loc. = LCCOMB_X34_Y16_N6; Fanout = 1; COMB Node = 'inst11\[3\]~18'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { ram_2048x8:inst5|dio[3]~4 inst11[3]~18 } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 600 2320 2368 632 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 15.578 ns inst11\[3\]~19 12 COMB LCCOMB_X34_Y16_N20 2054 " "Info: 12: + IC(0.245 ns) + CELL(0.150 ns) = 15.578 ns; Loc. = LCCOMB_X34_Y16_N20; Fanout = 2054; COMB Node = 'inst11\[3\]~19'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { inst11[3]~18 inst11[3]~19 } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 600 2320 2368 632 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.555 ns) + CELL(0.366 ns) 18.499 ns ram_2048x8:inst5\|memory\[733\]\[3\] 13 REG LCFF_X8_Y8_N13 1 " "Info: 13: + IC(2.555 ns) + CELL(0.366 ns) = 18.499 ns; Loc. = LCFF_X8_Y8_N13; Fanout = 1; REG Node = 'ram_2048x8:inst5\|memory\[733\]\[3\]'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { inst11[3]~19 ram_2048x8:inst5|memory[733][3] } "NODE_NAME" } } { "../ram_2048x8/ram_2048x8.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/ram_2048x8/ram_2048x8.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.495 ns ( 13.49 % ) " "Info: Total cell delay = 2.495 ns ( 13.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.004 ns ( 86.51 % ) " "Info: Total interconnect delay = 16.004 ns ( 86.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.499 ns" { rom:inst15|altsyncram:altsyncram_component|altsyncram_0371:auto_generated|q_a[7] ram_2048x8:inst5|Mux4~1166 ram_2048x8:inst5|Mux4~1167 ram_2048x8:inst5|Mux4~1168 ram_2048x8:inst5|Mux4~1179 ram_2048x8:inst5|Mux4~1190 ram_2048x8:inst5|Mux4~1191 ram_2048x8:inst5|Mux4~1192 ram_2048x8:inst5|Mux4~1363 ram_2048x8:inst5|dio[3]~4 inst11[3]~18 inst11[3]~19 ram_2048x8:inst5|memory[733][3] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.499 ns" { rom:inst15|altsyncram:altsyncram_component|altsyncram_0371:auto_generated|q_a[7] {} ram_2048x8:inst5|Mux4~1166 {} ram_2048x8:inst5|Mux4~1167 {} ram_2048x8:inst5|Mux4~1168 {} ram_2048x8:inst5|Mux4~1179 {} ram_2048x8:inst5|Mux4~1190 {} ram_2048x8:inst5|Mux4~1191 {} ram_2048x8:inst5|Mux4~1192 {} ram_2048x8:inst5|Mux4~1363 {} ram_2048x8:inst5|dio[3]~4 {} inst11[3]~18 {} inst11[3]~19 {} ram_2048x8:inst5|memory[733][3] {} } { 0.000ns 2.182ns 2.157ns 1.517ns 1.644ns 0.241ns 1.390ns 1.584ns 0.247ns 1.993ns 0.249ns 0.245ns 2.555ns } { 0.088ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.055 ns - Smallest " "Info: - Smallest clock skew is -0.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.671 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 376 1488 1656 392 "clk" "" } { 440 2696 2752 456 "clk" "" } { 1376 1760 1824 1392 "clk" "" } { 1192 1760 1816 1208 "clk" "" } { 1160 2688 2728 1176 "clk" "" } { 360 1664 1840 376 "clk" "" } { 856 1760 1824 872 "clk" "" } { 616 1768 1832 632 "clk" "" } { 1240 2144 2200 1256 "clk" "" } { 776 2448 2512 792 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 16678 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 16678; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 376 1488 1656 392 "clk" "" } { 440 2696 2752 456 "clk" "" } { 1376 1760 1824 1392 "clk" "" } { 1192 1760 1816 1208 "clk" "" } { 1160 2688 2728 1176 "clk" "" } { 360 1664 1840 376 "clk" "" } { 856 1760 1824 872 "clk" "" } { 616 1768 1832 632 "clk" "" } { 1240 2144 2200 1256 "clk" "" } { 776 2448 2512 792 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns ram_2048x8:inst5\|memory\[733\]\[3\] 3 REG LCFF_X8_Y8_N13 1 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X8_Y8_N13; Fanout = 1; REG Node = 'ram_2048x8:inst5\|memory\[733\]\[3\]'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clk~clkctrl ram_2048x8:inst5|memory[733][3] } "NODE_NAME" } } { "../ram_2048x8/ram_2048x8.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/ram_2048x8/ram_2048x8.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk clk~clkctrl ram_2048x8:inst5|memory[733][3] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk {} clk~combout {} clk~clkctrl {} ram_2048x8:inst5|memory[733][3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.726 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 376 1488 1656 392 "clk" "" } { 440 2696 2752 456 "clk" "" } { 1376 1760 1824 1392 "clk" "" } { 1192 1760 1816 1208 "clk" "" } { 1160 2688 2728 1176 "clk" "" } { 360 1664 1840 376 "clk" "" } { 856 1760 1824 872 "clk" "" } { 616 1768 1832 632 "clk" "" } { 1240 2144 2200 1256 "clk" "" } { 776 2448 2512 792 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 16678 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 16678; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 376 1488 1656 392 "clk" "" } { 440 2696 2752 456 "clk" "" } { 1376 1760 1824 1392 "clk" "" } { 1192 1760 1816 1208 "clk" "" } { 1160 2688 2728 1176 "clk" "" } { 360 1664 1840 376 "clk" "" } { 856 1760 1824 872 "clk" "" } { 616 1768 1832 632 "clk" "" } { 1240 2144 2200 1256 "clk" "" } { 776 2448 2512 792 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.635 ns) 2.726 ns rom:inst15\|altsyncram:altsyncram_component\|altsyncram_0371:auto_generated\|q_a\[7\] 3 MEM M4K_X26_Y17 1678 " "Info: 3: + IC(0.974 ns) + CELL(0.635 ns) = 2.726 ns; Loc. = M4K_X26_Y17; Fanout = 1678; MEM Node = 'rom:inst15\|altsyncram:altsyncram_component\|altsyncram_0371:auto_generated\|q_a\[7\]'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { clk~clkctrl rom:inst15|altsyncram:altsyncram_component|altsyncram_0371:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_0371.tdf" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/db/altsyncram_0371.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 59.94 % ) " "Info: Total cell delay = 1.634 ns ( 59.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns ( 40.06 % ) " "Info: Total interconnect delay = 1.092 ns ( 40.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl rom:inst15|altsyncram:altsyncram_component|altsyncram_0371:auto_generated|q_a[7] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} rom:inst15|altsyncram:altsyncram_component|altsyncram_0371:auto_generated|q_a[7] {} } { 0.000ns 0.000ns 0.118ns 0.974ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk clk~clkctrl ram_2048x8:inst5|memory[733][3] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk {} clk~combout {} clk~clkctrl {} ram_2048x8:inst5|memory[733][3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl rom:inst15|altsyncram:altsyncram_component|altsyncram_0371:auto_generated|q_a[7] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} rom:inst15|altsyncram:altsyncram_component|altsyncram_0371:auto_generated|q_a[7] {} } { 0.000ns 0.000ns 0.118ns 0.974ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_0371.tdf" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/db/altsyncram_0371.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ram_2048x8/ram_2048x8.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/ram_2048x8/ram_2048x8.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.499 ns" { rom:inst15|altsyncram:altsyncram_component|altsyncram_0371:auto_generated|q_a[7] ram_2048x8:inst5|Mux4~1166 ram_2048x8:inst5|Mux4~1167 ram_2048x8:inst5|Mux4~1168 ram_2048x8:inst5|Mux4~1179 ram_2048x8:inst5|Mux4~1190 ram_2048x8:inst5|Mux4~1191 ram_2048x8:inst5|Mux4~1192 ram_2048x8:inst5|Mux4~1363 ram_2048x8:inst5|dio[3]~4 inst11[3]~18 inst11[3]~19 ram_2048x8:inst5|memory[733][3] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.499 ns" { rom:inst15|altsyncram:altsyncram_component|altsyncram_0371:auto_generated|q_a[7] {} ram_2048x8:inst5|Mux4~1166 {} ram_2048x8:inst5|Mux4~1167 {} ram_2048x8:inst5|Mux4~1168 {} ram_2048x8:inst5|Mux4~1179 {} ram_2048x8:inst5|Mux4~1190 {} ram_2048x8:inst5|Mux4~1191 {} ram_2048x8:inst5|Mux4~1192 {} ram_2048x8:inst5|Mux4~1363 {} ram_2048x8:inst5|dio[3]~4 {} inst11[3]~18 {} inst11[3]~19 {} ram_2048x8:inst5|memory[733][3] {} } { 0.000ns 2.182ns 2.157ns 1.517ns 1.644ns 0.241ns 1.390ns 1.584ns 0.247ns 1.993ns 0.249ns 0.245ns 2.555ns } { 0.088ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk clk~clkctrl ram_2048x8:inst5|memory[733][3] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk {} clk~combout {} clk~clkctrl {} ram_2048x8:inst5|memory[733][3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk clk~clkctrl rom:inst15|altsyncram:altsyncram_component|altsyncram_0371:auto_generated|q_a[7] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk {} clk~combout {} clk~clkctrl {} rom:inst15|altsyncram:altsyncram_component|altsyncram_0371:auto_generated|q_a[7] {} } { 0.000ns 0.000ns 0.118ns 0.974ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "port_io:inst6\|latch\[3\] sw\[3\] clk 5.144 ns register " "Info: tsu for register \"port_io:inst6\|latch\[3\]\" (data pin = \"sw\[3\]\", clock pin = \"clk\") is 5.144 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.845 ns + Longest pin register " "Info: + Longest pin to register delay is 7.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sw\[3\] 1 PIN PIN_T7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'sw\[3\]'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[3] } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 960 2056 2232 976 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns sw~4 2 COMB IOC_X0_Y11_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X0_Y11_N0; Fanout = 1; COMB Node = 'sw~4'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { sw[3] sw~4 } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 960 2056 2232 976 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.491 ns) + CELL(0.438 ns) 7.761 ns port_io:inst6\|latch\[3\]~4 3 COMB LCCOMB_X33_Y16_N12 1 " "Info: 3: + IC(6.491 ns) + CELL(0.438 ns) = 7.761 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 1; COMB Node = 'port_io:inst6\|latch\[3\]~4'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.929 ns" { sw~4 port_io:inst6|latch[3]~4 } "NODE_NAME" } } { "../port_io/port_io.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/port_io/port_io.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.845 ns port_io:inst6\|latch\[3\] 4 REG LCFF_X33_Y16_N13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.845 ns; Loc. = LCFF_X33_Y16_N13; Fanout = 2; REG Node = 'port_io:inst6\|latch\[3\]'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { port_io:inst6|latch[3]~4 port_io:inst6|latch[3] } "NODE_NAME" } } { "../port_io/port_io.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/port_io/port_io.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.354 ns ( 17.26 % ) " "Info: Total cell delay = 1.354 ns ( 17.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.491 ns ( 82.74 % ) " "Info: Total interconnect delay = 6.491 ns ( 82.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.845 ns" { sw[3] sw~4 port_io:inst6|latch[3]~4 port_io:inst6|latch[3] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.845 ns" { sw[3] {} sw~4 {} port_io:inst6|latch[3]~4 {} port_io:inst6|latch[3] {} } { 0.000ns 0.000ns 6.491ns 0.000ns } { 0.000ns 0.832ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../port_io/port_io.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/port_io/port_io.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.665 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 376 1488 1656 392 "clk" "" } { 440 2696 2752 456 "clk" "" } { 1376 1760 1824 1392 "clk" "" } { 1192 1760 1816 1208 "clk" "" } { 1160 2688 2728 1176 "clk" "" } { 360 1664 1840 376 "clk" "" } { 856 1760 1824 872 "clk" "" } { 616 1768 1832 632 "clk" "" } { 1240 2144 2200 1256 "clk" "" } { 776 2448 2512 792 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 16678 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 16678; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 376 1488 1656 392 "clk" "" } { 440 2696 2752 456 "clk" "" } { 1376 1760 1824 1392 "clk" "" } { 1192 1760 1816 1208 "clk" "" } { 1160 2688 2728 1176 "clk" "" } { 360 1664 1840 376 "clk" "" } { 856 1760 1824 872 "clk" "" } { 616 1768 1832 632 "clk" "" } { 1240 2144 2200 1256 "clk" "" } { 776 2448 2512 792 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns port_io:inst6\|latch\[3\] 3 REG LCFF_X33_Y16_N13 2 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X33_Y16_N13; Fanout = 2; REG Node = 'port_io:inst6\|latch\[3\]'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { clk~clkctrl port_io:inst6|latch[3] } "NODE_NAME" } } { "../port_io/port_io.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/port_io/port_io.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { clk clk~clkctrl port_io:inst6|latch[3] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { clk {} clk~combout {} clk~clkctrl {} port_io:inst6|latch[3] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.845 ns" { sw[3] sw~4 port_io:inst6|latch[3]~4 port_io:inst6|latch[3] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.845 ns" { sw[3] {} sw~4 {} port_io:inst6|latch[3]~4 {} port_io:inst6|latch[3] {} } { 0.000ns 0.000ns 6.491ns 0.000ns } { 0.000ns 0.832ns 0.438ns 0.084ns } "" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { clk clk~clkctrl port_io:inst6|latch[3] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { clk {} clk~combout {} clk~clkctrl {} port_io:inst6|latch[3] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led\[7\] port_io:inst8\|port_reg\[7\] 10.160 ns register " "Info: tco from clock \"clk\" to destination pin \"led\[7\]\" through register \"port_io:inst8\|port_reg\[7\]\" is 10.160 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.667 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 376 1488 1656 392 "clk" "" } { 440 2696 2752 456 "clk" "" } { 1376 1760 1824 1392 "clk" "" } { 1192 1760 1816 1208 "clk" "" } { 1160 2688 2728 1176 "clk" "" } { 360 1664 1840 376 "clk" "" } { 856 1760 1824 872 "clk" "" } { 616 1768 1832 632 "clk" "" } { 1240 2144 2200 1256 "clk" "" } { 776 2448 2512 792 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 16678 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 16678; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 376 1488 1656 392 "clk" "" } { 440 2696 2752 456 "clk" "" } { 1376 1760 1824 1392 "clk" "" } { 1192 1760 1816 1208 "clk" "" } { 1160 2688 2728 1176 "clk" "" } { 360 1664 1840 376 "clk" "" } { 856 1760 1824 872 "clk" "" } { 616 1768 1832 632 "clk" "" } { 1240 2144 2200 1256 "clk" "" } { 776 2448 2512 792 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns port_io:inst8\|port_reg\[7\] 3 REG LCFF_X35_Y16_N27 1 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X35_Y16_N27; Fanout = 1; REG Node = 'port_io:inst8\|port_reg\[7\]'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk~clkctrl port_io:inst8|port_reg[7] } "NODE_NAME" } } { "../port_io/port_io.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/port_io/port_io.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl port_io:inst8|port_reg[7] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} port_io:inst8|port_reg[7] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../port_io/port_io.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/port_io/port_io.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.243 ns + Longest register pin " "Info: + Longest register to pin delay is 7.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_io:inst8\|port_reg\[7\] 1 REG LCFF_X35_Y16_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y16_N27; Fanout = 1; REG Node = 'port_io:inst8\|port_reg\[7\]'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst8|port_reg[7] } "NODE_NAME" } } { "../port_io/port_io.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/port_io/port_io.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.445 ns) + CELL(2.798 ns) 7.243 ns led\[7\] 2 PIN PIN_AC21 0 " "Info: 2: + IC(4.445 ns) + CELL(2.798 ns) = 7.243 ns; Loc. = PIN_AC21; Fanout = 0; PIN Node = 'led\[7\]'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { port_io:inst8|port_reg[7] led[7] } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 728 1848 2024 744 "led\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 38.63 % ) " "Info: Total cell delay = 2.798 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.445 ns ( 61.37 % ) " "Info: Total interconnect delay = 4.445 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { port_io:inst8|port_reg[7] led[7] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.243 ns" { port_io:inst8|port_reg[7] {} led[7] {} } { 0.000ns 4.445ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl port_io:inst8|port_reg[7] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} port_io:inst8|port_reg[7] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { port_io:inst8|port_reg[7] led[7] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.243 ns" { port_io:inst8|port_reg[7] {} led[7] {} } { 0.000ns 4.445ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "port_io:inst8\|latch\[6\] led\[6\] clk -2.945 ns register " "Info: th for register \"port_io:inst8\|latch\[6\]\" (data pin = \"led\[6\]\", clock pin = \"clk\") is -2.945 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.694 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 376 1488 1656 392 "clk" "" } { 440 2696 2752 456 "clk" "" } { 1376 1760 1824 1392 "clk" "" } { 1192 1760 1816 1208 "clk" "" } { 1160 2688 2728 1176 "clk" "" } { 360 1664 1840 376 "clk" "" } { 856 1760 1824 872 "clk" "" } { 616 1768 1832 632 "clk" "" } { 1240 2144 2200 1256 "clk" "" } { 776 2448 2512 792 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 16678 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 16678; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 376 1488 1656 392 "clk" "" } { 440 2696 2752 456 "clk" "" } { 1376 1760 1824 1392 "clk" "" } { 1192 1760 1816 1208 "clk" "" } { 1160 2688 2728 1176 "clk" "" } { 360 1664 1840 376 "clk" "" } { 856 1760 1824 872 "clk" "" } { 616 1768 1832 632 "clk" "" } { 1240 2144 2200 1256 "clk" "" } { 776 2448 2512 792 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns port_io:inst8\|latch\[6\] 3 REG LCFF_X60_Y4_N23 2 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X60_Y4_N23; Fanout = 2; REG Node = 'port_io:inst8\|latch\[6\]'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clk~clkctrl port_io:inst8|latch[6] } "NODE_NAME" } } { "../port_io/port_io.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/port_io/port_io.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clk clk~clkctrl port_io:inst8|latch[6] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { clk {} clk~combout {} clk~clkctrl {} port_io:inst8|latch[6] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../port_io/port_io.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/port_io/port_io.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.905 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led\[6\] 1 PIN PIN_AD21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AD21; Fanout = 1; PIN Node = 'led\[6\]'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[6] } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 728 1848 2024 744 "led\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns led~1 2 COMB IOC_X61_Y0_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X61_Y0_N2; Fanout = 1; COMB Node = 'led~1'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { led[6] led~1 } "NODE_NAME" } } { "puc251_board.bdf" "" { Schematic "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/puc251/puc251_board.bdf" { { 728 1848 2024 744 "led\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.821 ns) + CELL(0.150 ns) 5.821 ns port_io:inst8\|latch\[6\]~1 3 COMB LCCOMB_X60_Y4_N22 1 " "Info: 3: + IC(4.821 ns) + CELL(0.150 ns) = 5.821 ns; Loc. = LCCOMB_X60_Y4_N22; Fanout = 1; COMB Node = 'port_io:inst8\|latch\[6\]~1'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.971 ns" { led~1 port_io:inst8|latch[6]~1 } "NODE_NAME" } } { "../port_io/port_io.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/port_io/port_io.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.905 ns port_io:inst8\|latch\[6\] 4 REG LCFF_X60_Y4_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 5.905 ns; Loc. = LCFF_X60_Y4_N23; Fanout = 2; REG Node = 'port_io:inst8\|latch\[6\]'" {  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { port_io:inst8|latch[6]~1 port_io:inst8|latch[6] } "NODE_NAME" } } { "../port_io/port_io.vhd" "" { Text "C:/Users/gabri/Downloads/tp1reconfiguraveis/reconfiguraveis/port_io/port_io.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.084 ns ( 18.36 % ) " "Info: Total cell delay = 1.084 ns ( 18.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.821 ns ( 81.64 % ) " "Info: Total interconnect delay = 4.821 ns ( 81.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.905 ns" { led[6] led~1 port_io:inst8|latch[6]~1 port_io:inst8|latch[6] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.905 ns" { led[6] {} led~1 {} port_io:inst8|latch[6]~1 {} port_io:inst8|latch[6] {} } { 0.000ns 0.000ns 4.821ns 0.000ns } { 0.000ns 0.850ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clk clk~clkctrl port_io:inst8|latch[6] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { clk {} clk~combout {} clk~clkctrl {} port_io:inst8|latch[6] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.905 ns" { led[6] led~1 port_io:inst8|latch[6]~1 port_io:inst8|latch[6] } "NODE_NAME" } } { "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabri/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.905 ns" { led[6] {} led~1 {} port_io:inst8|latch[6]~1 {} port_io:inst8|latch[6] {} } { 0.000ns 0.000ns 4.821ns 0.000ns } { 0.000ns 0.850ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Info: Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 02 18:23:35 2025 " "Info: Processing ended: Wed Jul 02 18:23:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Info: Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Info: Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
