\hypertarget{group___r_c_c___system___clock___source}{}\doxysection{System Clock Source}
\label{group___r_c_c___system___clock___source}\index{System Clock Source@{System Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SE}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+C\+LK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+P\+LL}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga1fa5dbd16ee193b62cfc42418a62f48d}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+R\+C\+LK}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+1}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\begin{DoxyNote}{Note}
The R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+R\+C\+LK parameter is available only for S\+T\+M32\+F446xx devices. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}\label{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}} 
\index{System Clock Source@{System Clock Source}!RCC\_SYSCLKSOURCE\_HSE@{RCC\_SYSCLKSOURCE\_HSE}}
\index{RCC\_SYSCLKSOURCE\_HSE@{RCC\_SYSCLKSOURCE\_HSE}!System Clock Source@{System Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_HSE}{RCC\_SYSCLKSOURCE\_HSE}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SE}}}



Definition at line 204 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___system___clock___source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}\label{group___r_c_c___system___clock___source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}} 
\index{System Clock Source@{System Clock Source}!RCC\_SYSCLKSOURCE\_HSI@{RCC\_SYSCLKSOURCE\_HSI}}
\index{RCC\_SYSCLKSOURCE\_HSI@{RCC\_SYSCLKSOURCE\_HSI}!System Clock Source@{System Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_HSI}{RCC\_SYSCLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+H\+SI}}}



Definition at line 203 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}\label{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}} 
\index{System Clock Source@{System Clock Source}!RCC\_SYSCLKSOURCE\_PLLCLK@{RCC\_SYSCLKSOURCE\_PLLCLK}}
\index{RCC\_SYSCLKSOURCE\_PLLCLK@{RCC\_SYSCLKSOURCE\_PLLCLK}!System Clock Source@{System Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_PLLCLK}{RCC\_SYSCLKSOURCE\_PLLCLK}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+C\+LK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+P\+LL}}}



Definition at line 205 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___system___clock___source_ga1fa5dbd16ee193b62cfc42418a62f48d}\label{group___r_c_c___system___clock___source_ga1fa5dbd16ee193b62cfc42418a62f48d}} 
\index{System Clock Source@{System Clock Source}!RCC\_SYSCLKSOURCE\_PLLRCLK@{RCC\_SYSCLKSOURCE\_PLLRCLK}}
\index{RCC\_SYSCLKSOURCE\_PLLRCLK@{RCC\_SYSCLKSOURCE\_PLLRCLK}!System Clock Source@{System Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_PLLRCLK}{RCC\_SYSCLKSOURCE\_PLLRCLK}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+L\+L\+R\+C\+LK~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+S\+W\+\_\+1}}))}



Definition at line 206 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

