// BSD 2-Clause License
//
// Copyright (c) 2024, Styx Emulator Project
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// 1. Redistributions of source code must retain the above copyright notice, this
//    list of conditions and the following disclaimer.
//
// 2. Redistributions in binary form must reproduce the above copyright notice,
//    this list of conditions and the following disclaimer in the documentation
//    and/or other materials provided with the distribution.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//! Generic top level container for ARM64 registers.
use std::num::NonZeroUsize;

use crate::{
    arch::{CpuRegister, RegisterValue},
    macros::create_basic_register_enums,
    macros::create_special_register_enums,
};

create_basic_register_enums!(
    Aarch64,
    // general purpose 32 bit regs
    (W0, 32),
    (W1, 32),
    (W2, 32),
    (W3, 32),
    (W4, 32),
    (W5, 32),
    (W6, 32),
    (W7, 32),
    (W8, 32),
    (W9, 32),
    (W10, 32),
    (W11, 32),
    (W12, 32),
    (W13, 32),
    (W14, 32),
    (W15, 32),
    (W16, 32),
    (W17, 32),
    (W18, 32),
    (W19, 32),
    (W20, 32),
    (W21, 32),
    (W22, 32),
    (W23, 32),
    (W24, 32),
    (W25, 32),
    (W26, 32),
    (W27, 32),
    (W28, 32),
    (W29, 32),
    (W30, 32),
    (WZR, 32),
    // general purpose 64 bit regs
    (X0, 64),
    (X1, 64),
    (X2, 64),
    (X3, 64),
    (X4, 64),
    (X5, 64),
    (X6, 64),
    (X7, 64),
    (X8, 64),
    (X9, 64),
    (X10, 64),
    (X11, 64),
    (X12, 64),
    (X13, 64),
    (X14, 64),
    (X15, 64),
    (X16, 64),
    (X17, 64),
    (X18, 64),
    (X19, 64),
    (X20, 64),
    (X21, 64),
    (X22, 64),
    (X23, 64),
    (X24, 64),
    (X25, 64),
    (X26, 64),
    (X27, 64),
    (X28, 64),
    (X29, 64),
    (X30, 64),
    (XZR, 64),
    // VFP 8 bit regs
    (B0, 8),
    (B1, 8),
    (B2, 8),
    (B3, 8),
    (B4, 8),
    (B5, 8),
    (B6, 8),
    (B7, 8),
    (B8, 8),
    (B9, 8),
    (B10, 8),
    (B11, 8),
    (B12, 8),
    (B13, 8),
    (B14, 8),
    (B15, 8),
    (B16, 8),
    (B17, 8),
    (B18, 8),
    (B19, 8),
    (B20, 8),
    (B21, 8),
    (B22, 8),
    (B23, 8),
    (B24, 8),
    (B25, 8),
    (B26, 8),
    (B27, 8),
    (B28, 8),
    (B29, 8),
    (B30, 8),
    (B31, 8),
    // VFP 16 bit regs
    (H0, 16),
    (H1, 16),
    (H2, 16),
    (H3, 16),
    (H4, 16),
    (H5, 16),
    (H6, 16),
    (H7, 16),
    (H8, 16),
    (H9, 16),
    (H10, 16),
    (H11, 16),
    (H12, 16),
    (H13, 16),
    (H14, 16),
    (H15, 16),
    (H16, 16),
    (H17, 16),
    (H18, 16),
    (H19, 16),
    (H20, 16),
    (H21, 16),
    (H22, 16),
    (H23, 16),
    (H24, 16),
    (H25, 16),
    (H26, 16),
    (H27, 16),
    (H28, 16),
    (H29, 16),
    (H30, 16),
    (H31, 16),
    // VFP 32 bit regs
    (S0, 32),
    (S1, 32),
    (S2, 32),
    (S3, 32),
    (S4, 32),
    (S5, 32),
    (S6, 32),
    (S7, 32),
    (S8, 32),
    (S9, 32),
    (S10, 32),
    (S11, 32),
    (S12, 32),
    (S13, 32),
    (S14, 32),
    (S15, 32),
    (S16, 32),
    (S17, 32),
    (S18, 32),
    (S19, 32),
    (S20, 32),
    (S21, 32),
    (S22, 32),
    (S23, 32),
    (S24, 32),
    (S25, 32),
    (S26, 32),
    (S27, 32),
    (S28, 32),
    (S29, 32),
    (S30, 32),
    (S31, 32),
    // VFP 64 bit regs
    (D0, 64),
    (D1, 64),
    (D2, 64),
    (D3, 64),
    (D4, 64),
    (D5, 64),
    (D6, 64),
    (D7, 64),
    (D8, 64),
    (D9, 64),
    (D10, 64),
    (D11, 64),
    (D12, 64),
    (D13, 64),
    (D14, 64),
    (D15, 64),
    (D16, 64),
    (D17, 64),
    (D18, 64),
    (D19, 64),
    (D20, 64),
    (D21, 64),
    (D22, 64),
    (D23, 64),
    (D24, 64),
    (D25, 64),
    (D26, 64),
    (D27, 64),
    (D28, 64),
    (D29, 64),
    (D30, 64),
    (D31, 64),
    // VFP 128 bit regs
    (Q0, 128),
    (Q1, 128),
    (Q2, 128),
    (Q3, 128),
    (Q4, 128),
    (Q5, 128),
    (Q6, 128),
    (Q7, 128),
    (Q8, 128),
    (Q9, 128),
    (Q10, 128),
    (Q11, 128),
    (Q12, 128),
    (Q13, 128),
    (Q14, 128),
    (Q15, 128),
    (Q16, 128),
    (Q17, 128),
    (Q18, 128),
    (Q19, 128),
    (Q20, 128),
    (Q21, 128),
    (Q22, 128),
    (Q23, 128),
    (Q24, 128),
    (Q25, 128),
    (Q26, 128),
    (Q27, 128),
    (Q28, 128),
    (Q29, 128),
    (Q30, 128),
    (Q31, 128),
    // VFP full bit regs
    (V0, 128),
    (V1, 128),
    (V2, 128),
    (V3, 128),
    (V4, 128),
    (V5, 128),
    (V6, 128),
    (V7, 128),
    (V8, 128),
    (V9, 128),
    (V10, 128),
    (V11, 128),
    (V12, 128),
    (V13, 128),
    (V14, 128),
    (V15, 128),
    (V16, 128),
    (V17, 128),
    (V18, 128),
    (V19, 128),
    (V20, 128),
    (V21, 128),
    (V22, 128),
    (V23, 128),
    (V24, 128),
    (V25, 128),
    (V26, 128),
    (V27, 128),
    (V28, 128),
    (V29, 128),
    (V30, 128),
    (V31, 128),
    // System registers
    (PC, 64),
    (LR, 64),
    (SP, 64),
    (Cpsr, 32),
);

create_special_register_enums!(Aarch64);
