Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu May 16 19:28:38 2024
| Host         : lumusen running 64-bit Arch Linux
| Command      : report_timing_summary -file timing_report.log
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-14  Critical Warning  LUT on the clock tree                               3           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
LUTAR-1    Warning           LUT drives async reset alert                        14          
TIMING-20  Warning           Non-clocked latch                                   275         
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6914)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3236)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6914)
---------------------------
 There are 689 register/latch pins with no clock driven by root clock pin: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_interrupt_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/do_nothing_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[27]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tuser_reg[0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tuser_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ls_rd_data_bk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ls_wr_data_done_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/next_ss_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_mb_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_ss_complete_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_unsupp_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/secnd_data_ss_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/send_bk_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ss_wr_data_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_int_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rstart_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_wdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_wstart_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/bk_valid_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_arvalid_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_awvalid_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_wvalid_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/cc_up_enable_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir_U0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir_U0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir_U0/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir_U0/arready_reg_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir_U0/last_rready_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir_U0/last_rvalid_reg/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_interrupt_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/do_nothing_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[27]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tuser_reg[0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tuser_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ls_rd_data_bk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ls_wr_data_done_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/next_ss_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_mb_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_ss_complete_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_unsupp_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/send_bk_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ss_wr_data_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_int_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rstart_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_wdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_wstart_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/sm/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/sm/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/bk_valid_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3236)
---------------------------------------------------
 There are 3236 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.656        0.000                      0                38897        0.050        0.000                      0                38897        0.000        0.000                       0                 15856  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 2.000}        4.000           250.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 2.000}        4.000           250.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 100.000}      200.000         5.000           
  clk_out2_design_1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                           1.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    0.833        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         94.498        0.000                      0                31120        0.050        0.000                      0                31120       13.360        0.000                       0                 15015  
  clk_out2_design_1_clk_wiz_0_0         18.043        0.000                      0                 1168        0.069        0.000                      0                 1168       24.500        0.000                       0                   836  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       11.656        0.000                      0                 3088        0.171        0.000                      0                 3088  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       21.810        0.000                      0                  120        0.088        0.000                      0                  120  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       91.186        0.000                      0                 4138        0.546        0.000                      0                 4138  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       20.557        0.000                      0                  108       24.659        0.000                      0                  108  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       18.154        0.000                      0                  832        0.502        0.000                      0                  832  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       43.211        0.000                      0                  208        0.151        0.000                      0                  208  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y26  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       94.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.498ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_latchdata_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        4.896ns  (logic 2.578ns (52.658%)  route 2.318ns (47.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 201.558 - 200.000 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 101.834 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       1.834   101.834    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg_0
    RAMB18_X4Y12         RAMB18E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.454   104.288 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/DOBDO[12]
                         net (fo=2, routed)           2.318   106.606    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/dout1[28]
    SLICE_X73Y41         LUT4 (Prop_lut4_I3_O)        0.124   106.730 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/fifo_latchdata[28]_i_1/O
                         net (fo=1, routed)           0.000   106.730    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_latchdata0_in[28]
    SLICE_X73Y41         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_latchdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       1.558   201.558    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/clock
    SLICE_X73Y41         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_latchdata_reg[28]/C
                         clock pessimism              0.105   201.663    
                         clock uncertainty           -0.464   201.199    
    SLICE_X73Y41         FDCE (Setup_fdce_C_D)        0.029   201.228    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_latchdata_reg[28]
  -------------------------------------------------------------------
                         required time                        201.228    
                         arrival time                        -106.730    
  -------------------------------------------------------------------
                         slack                                 94.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.115%)  route 0.229ns (61.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       0.557     0.557    design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/clock
    SLICE_X48Y36         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[10]/Q
                         net (fo=5, routed)           0.229     0.927    design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/s_araddr[10]
    SLICE_X50Y38         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       0.823     0.823    design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/axi_clk
    SLICE_X50Y38         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[10]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X50Y38         FDCE (Hold_fdce_C_D)         0.059     0.877    design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X4Y12     design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y41     design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y41     design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.043ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.319ns  (logic 0.735ns (31.693%)  route 1.584ns (68.307%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 51.588 - 50.000 ) 
    Source Clock Delay      (SCD):    5.951ns = ( 30.951 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.142    27.142    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X55Y50         LUT2 (Prop_lut2_I0_O)        0.124    27.266 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.050    28.316    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X49Y50         LUT6 (Prop_lut6_I5_O)        0.124    28.440 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.708    29.148    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    29.249 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.702    30.951    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/serial_rclk
    SLICE_X88Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDCE (Prop_fdce_C_Q)         0.459    31.410 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[2]/Q
                         net (fo=2, routed)           0.687    32.097    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg_n_0_[2]
    SLICE_X89Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.221 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg[3]_i_2__7/O
                         net (fo=1, routed)           0.897    33.118    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg[3]_i_2__7_n_0
    SLICE_X90Y75         LUT3 (Prop_lut3_I2_O)        0.152    33.270 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg[3]_i_1__7/O
                         net (fo=1, routed)           0.000    33.270    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg[3]_i_1__7_n_0
    SLICE_X90Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.588    51.588    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/ioclk
    SLICE_X90Y75         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.578    
                         clock uncertainty           -0.382    51.196    
    SLICE_X90Y75         FDCE (Setup_fdce_C_D)        0.118    51.314    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.314    
                         arrival time                         -33.270    
  -------------------------------------------------------------------
                         slack                                 18.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        4.763ns  (logic 0.828ns (17.382%)  route 3.935ns (82.618%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 30.952 - 25.000 ) 
    Source Clock Delay      (SCD):    1.540ns = ( 26.540 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.540    26.540    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X61Y53         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.370    26.910 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          1.263    28.173    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X55Y55         LUT2 (Prop_lut2_I1_O)        0.100    28.273 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_txd[11]_INST_0/O
                         net (fo=1, routed)           1.526    29.799    design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_txd[0]
    SLICE_X48Y71         LUT3 (Prop_lut3_I2_O)        0.095    29.894 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           1.146    31.040    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/serial_rxd[0]
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.263    31.303 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[1]_i_1/O
                         net (fo=1, routed)           0.000    31.303    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[1]_i_1_n_0
    SLICE_X56Y82         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.142    27.142    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X55Y50         LUT2 (Prop_lut2_I0_O)        0.124    27.266 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.050    28.316    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X49Y50         LUT6 (Prop_lut6_I5_O)        0.124    28.440 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.708    29.148    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    29.249 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.703    30.952    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/serial_rclk
    SLICE_X56Y82         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.010    30.962    
    SLICE_X56Y82         FDCE (Hold_fdce_C_D)         0.272    31.234    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                        -31.234    
                         arrival time                          31.303    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X77Y38     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X77Y38     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y23   design_1_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.656ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        12.255ns  (logic 1.567ns (12.786%)  route 10.688ns (87.214%))
  Logic Levels:           7  (BUFG=1 LUT2=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 201.472 - 200.000 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 176.711 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.711   176.711    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X57Y92         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.459   177.170 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          4.000   181.170    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.124   181.294 r  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.401   182.696    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101   182.797 r  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         2.129   184.925    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[21]
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.124   185.049 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_21/O
                         net (fo=1, routed)           0.000   185.049    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_21_n_0
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I0_O)      0.212   185.261 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[5]_i_11/O
                         net (fo=1, routed)           0.696   185.957    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[5]_i_11_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.299   186.256 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_6/O
                         net (fo=1, routed)           0.495   186.751    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_6_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I0_O)        0.124   186.875 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_3/O
                         net (fo=4, routed)           0.837   187.713    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_3_n_0
    SLICE_X50Y51         LUT4 (Prop_lut4_I2_O)        0.124   187.837 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=2, routed)           1.130   188.966    design_1_i/caravel_0/inst/housekeeping/hkspi_n_139
    SLICE_X51Y31         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       1.472   201.472    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X51Y31         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]/C
                         clock pessimism             -0.204   201.269    
                         clock uncertainty           -0.584   200.685    
    SLICE_X51Y31         FDSE (Setup_fdse_C_D)       -0.062   200.623    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]
  -------------------------------------------------------------------
                         required time                        200.623    
                         arrival time                        -188.966    
  -------------------------------------------------------------------
                         slack                                 11.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.334ns (13.480%)  route 2.144ns (86.520%))
  Logic Levels:           6  (BUFG=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.711     0.711    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[36]
    SLICE_X55Y61         LUT5 (Prop_lut5_I2_O)        0.045     0.756 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_21/O
                         net (fo=1, routed)           0.108     0.864    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_21_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.909 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_14/O
                         net (fo=1, routed)           0.318     1.227    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_14_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.272 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_8/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_8_n_0
    SLICE_X41Y59         MUXF7 (Prop_muxf7_I1_O)      0.065     1.337 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[4]_i_3/O
                         net (fo=4, routed)           0.310     1.647    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[4]_i_3_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I1_O)        0.108     1.755 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[12]_i_1/O
                         net (fo=1, routed)           0.000     1.755    design_1_i/caravel_0/inst/housekeeping/hkspi_n_148
    SLICE_X50Y51         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       0.821     0.821    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X50Y51         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]/C
                         clock pessimism              0.059     0.880    
                         clock uncertainty            0.584     1.463    
    SLICE_X50Y51         FDSE (Hold_fdse_C_D)         0.121     1.584    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.810ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/txen_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.608ns (29.222%)  route 1.473ns (70.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 26.536 - 25.000 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       1.907     1.907    design_1_i/ps_axil_0/inst/PL_IS/axi_clk
    SLICE_X60Y102        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDCE (Prop_fdce_C_Q)         0.456     2.363 r  design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/Q
                         net (fo=2, routed)           1.473     3.836    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/axi_rdata[0]
    SLICE_X57Y92         LUT5 (Prop_lut5_I2_O)        0.152     3.988 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/txen_i_1/O
                         net (fo=1, routed)           0.000     3.988    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0_n_1
    SLICE_X57Y92         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.536    26.536    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X57Y92         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.332    
                         clock uncertainty           -0.584    25.748    
    SLICE_X57Y92         FDCE (Setup_fdce_C_D)        0.050    25.798    design_1_i/ps_axil_0/inst/PL_IS/txen_reg
  -------------------------------------------------------------------
                         required time                         25.798    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                 21.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[30]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.019ns  (logic 0.133ns (13.058%)  route 0.886ns (86.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 100.847 - 100.000 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 100.577 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       0.577   100.577    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X57Y96         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDCE (Prop_fdce_C_Q)         0.133   100.710 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[30]/Q
                         net (fo=1, routed)           0.886   101.595    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[30]
    SLICE_X56Y96         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.847   100.847    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X56Y96         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[30]/C
                         clock pessimism              0.058   100.905    
                         clock uncertainty            0.584   101.489    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.018   101.507    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[30]
  -------------------------------------------------------------------
                         required time                       -101.507    
                         arrival time                         101.595    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       91.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.546ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.186ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 0.580ns (7.500%)  route 7.154ns (92.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 101.540 - 100.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       1.744     1.744    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X21Y31         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.456     2.200 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          6.234     8.434    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X56Y92         LUT2 (Prop_lut2_I0_O)        0.124     8.558 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          0.920     9.478    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X61Y96         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       1.540   101.540    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X61Y96         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.530    
                         clock uncertainty           -0.464   101.066    
    SLICE_X61Y96         FDCE (Recov_fdce_C_CLR)     -0.402   100.664    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[10]
  -------------------------------------------------------------------
                         required time                        100.664    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                 91.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/bk_data_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (24.986%)  route 0.558ns (75.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       0.582     0.582    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X57Y42         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_rep/Q
                         net (fo=173, routed)         0.353     1.075    design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/axis_rst_n
    SLICE_X61Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.120 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/axis_tdata[31]_i_2/O
                         net (fo=76, routed)          0.206     1.326    design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/axi_reset_nr_reg[2]_rep
    SLICE_X58Y53         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/bk_data_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       0.847     0.847    design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/axis_clk
    SLICE_X58Y53         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/bk_data_reg[29]/C
                         clock pessimism              0.000     0.847    
    SLICE_X58Y53         FDCE (Remov_fdce_C_CLR)     -0.067     0.780    design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/bk_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.546    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       24.659ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.557ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        2.895ns  (logic 0.577ns (19.932%)  route 2.318ns (80.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 101.557 - 100.000 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 76.714 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.714    76.714    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X61Y53         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.459    77.173 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.759    77.932    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.118    78.050 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.559    79.609    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2_n_0
    SLICE_X80Y36         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       1.557   101.557    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X80Y36         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.354    
                         clock uncertainty           -0.584   100.770    
    SLICE_X80Y36         FDCE (Recov_fdce_C_CLR)     -0.604   100.166    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[13]
  -------------------------------------------------------------------
                         required time                        100.166    
                         arrival time                         -79.609    
  -------------------------------------------------------------------
                         slack                                 20.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.659ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.508ns  (logic 0.191ns (37.563%)  route 0.317ns (62.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 100.846 - 100.000 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 125.576 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.576   125.576    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X57Y92         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.146   125.722 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.132   125.854    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X56Y92         LUT2 (Prop_lut2_I1_O)        0.045   125.899 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          0.185   126.084    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X58Y92         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       0.846   100.846    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X58Y92         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.904    
                         clock uncertainty            0.584   101.488    
    SLICE_X58Y92         FDCE (Remov_fdce_C_CLR)     -0.063   101.425    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       -101.425    
                         arrival time                         126.084    
  -------------------------------------------------------------------
                         slack                                 24.659    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.154ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 0.580ns (10.523%)  route 4.932ns (89.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 26.600 - 25.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       1.744     1.744    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X21Y31         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.456     2.200 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          3.075     5.275    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.399 f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         1.856     7.256    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg_reg[0]_0
    SLICE_X91Y86         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.600    26.600    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/ioclk
    SLICE_X91Y86         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.396    
                         clock uncertainty           -0.584    25.812    
    SLICE_X91Y86         FDCE (Recov_fdce_C_CLR)     -0.402    25.410    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.410    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                 18.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.186ns (14.120%)  route 1.131ns (85.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=15018, routed)       0.582     0.582    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X57Y42         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_rep/Q
                         net (fo=173, routed)         0.647     1.370    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.415 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         0.484     1.899    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X61Y60         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.846     0.846    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X61Y60         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[0]/C
                         clock pessimism              0.059     0.905    
                         clock uncertainty            0.584     1.488    
    SLICE_X61Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.396    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.502    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       43.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.211ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        8.944ns  (logic 0.612ns (6.843%)  route 8.332ns (93.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 79.820 - 75.000 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 26.714 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.714    26.714    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X61Y54         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.459    27.173 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.102    31.275    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X61Y54         LUT2 (Prop_lut2_I1_O)        0.153    31.428 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         4.229    35.658    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X66Y66         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.882    76.882    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.100    76.982 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.213    78.196    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    78.287 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.534    79.820    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X66Y66         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.810    
                         clock uncertainty           -0.382    79.428    
    SLICE_X66Y66         FDCE (Recov_fdce_C_CLR)     -0.559    78.869    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/w_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         78.869    
                         arrival time                         -35.658    
  -------------------------------------------------------------------
                         slack                                 43.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.230ns  (logic 0.191ns (8.564%)  route 2.039ns (91.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 27.783 - 25.000 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 25.576 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.576    25.576    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X57Y92         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.146    25.722 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           0.936    26.658    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X57Y92         LUT2 (Prop_lut2_I1_O)        0.045    26.703 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.103    27.806    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X62Y92         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.014    26.014    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X55Y50         LUT2 (Prop_lut2_I0_O)        0.056    26.070 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.487    26.557    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X49Y50         LUT6 (Prop_lut6_I5_O)        0.056    26.613 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.294    26.907    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    26.936 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.847    27.783    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X62Y92         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.783    
    SLICE_X62Y92         FDCE (Remov_fdce_C_CLR)     -0.128    27.655    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                        -27.655    
                         arrival time                          27.806    
  -------------------------------------------------------------------
                         slack                                  0.151    





