{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566675734817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566675734819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 25 00:42:14 2019 " "Processing started: Sun Aug 25 00:42:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566675734819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566675734819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566675734820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1566675735365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm " "Found entity 1: ramlpm" {  } { { "ramlpm.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/ramlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675735474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566675735474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 3 3 " "Found 3 design units, including 3 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675735476 ""} { "Info" "ISGN_ENTITY_NAME" "2 display " "Found entity 2: display" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675735476 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_to_seven " "Found entity 3: hex_to_seven" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675735476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566675735476 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part1.v(20) " "Verilog HDL Instantiation warning at part1.v(20): instance has no name" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1566675735477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566675735552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramlpm ramlpm:first " "Elaborating entity \"ramlpm\" for hierarchy \"ramlpm:first\"" {  } { { "part1.v" "first" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramlpm:first\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramlpm:first\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "altsyncram_component" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/ramlpm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramlpm:first\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramlpm:first\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/ramlpm.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566675735676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramlpm:first\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramlpm:first\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735676 ""}  } { { "ramlpm.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/ramlpm.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566675735676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dlc1 " "Found entity 1: altsyncram_dlc1" {  } { { "db/altsyncram_dlc1.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/altsyncram_dlc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675735729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566675735729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dlc1 ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated " "Elaborating entity \"altsyncram_dlc1\" for hierarchy \"ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/omar/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:comb_13 " "Elaborating entity \"display\" for hierarchy \"display:comb_13\"" {  } { { "part1.v" "comb_13" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735734 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part1.v(32) " "Verilog HDL assignment warning at part1.v(32): truncated value with size 32 to match size of target (4)" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566675735735 "|part1|display:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part1.v(33) " "Verilog HDL assignment warning at part1.v(33): truncated value with size 32 to match size of target (4)" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566675735735 "|part1|display:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part1.v(34) " "Verilog HDL assignment warning at part1.v(34): truncated value with size 32 to match size of target (4)" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566675735735 "|part1|display:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seven display:comb_13\|hex_to_seven:zero " "Elaborating entity \"hex_to_seven\" for hierarchy \"display:comb_13\|hex_to_seven:zero\"" {  } { { "part1.v" "zero" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735741 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part1.v(46) " "Verilog HDL Case Statement warning at part1.v(46): incomplete case statement has no default case item" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1566675735742 "|part1|display:comb_13|hex_to_seven:zero"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex part1.v(46) " "Verilog HDL Always Construct warning at part1.v(46): inferring latch(es) for variable \"hex\", which holds its previous value in one or more paths through the always construct" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1566675735742 "|part1|display:comb_13|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] part1.v(46) " "Inferred latch for \"hex\[0\]\" at part1.v(46)" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566675735742 "|part1|display:comb_13|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] part1.v(46) " "Inferred latch for \"hex\[1\]\" at part1.v(46)" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566675735742 "|part1|display:comb_13|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] part1.v(46) " "Inferred latch for \"hex\[2\]\" at part1.v(46)" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566675735742 "|part1|display:comb_13|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] part1.v(46) " "Inferred latch for \"hex\[3\]\" at part1.v(46)" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566675735742 "|part1|display:comb_13|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] part1.v(46) " "Inferred latch for \"hex\[4\]\" at part1.v(46)" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566675735743 "|part1|display:comb_13|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] part1.v(46) " "Inferred latch for \"hex\[5\]\" at part1.v(46)" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566675735743 "|part1|display:comb_13|hex_to_seven:zero"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] part1.v(46) " "Inferred latch for \"hex\[6\]\" at part1.v(46)" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566675735743 "|part1|display:comb_13|hex_to_seven:zero"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:comb_13\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:comb_13\|Mod1\"" {  } { { "part1.v" "Mod1" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566675735900 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:comb_13\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:comb_13\|Mod0\"" {  } { { "part1.v" "Mod0" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566675735900 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:comb_13\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:comb_13\|Div1\"" {  } { { "part1.v" "Div1" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566675735900 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:comb_13\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:comb_13\|Div0\"" {  } { { "part1.v" "Div0" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566675735900 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1566675735900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:comb_13\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display:comb_13\|lpm_divide:Mod1\"" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566675735936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:comb_13\|lpm_divide:Mod1 " "Instantiated megafunction \"display:comb_13\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675735936 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566675735936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675735982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566675735982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675735986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566675735986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675735993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566675735993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675736039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566675736039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675736081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566675736081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:comb_13\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display:comb_13\|lpm_divide:Mod0\"" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566675736094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:comb_13\|lpm_divide:Mod0 " "Instantiated megafunction \"display:comb_13\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675736094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675736094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675736094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675736094 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566675736094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675736139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566675736139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675736144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566675736144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675736153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566675736153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:comb_13\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"display:comb_13\|lpm_divide:Div1\"" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566675736187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:comb_13\|lpm_divide:Div1 " "Instantiated megafunction \"display:comb_13\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675736187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675736187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675736187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675736187 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566675736187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675736231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566675736231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675736238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566675736238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675736246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566675736246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:comb_13\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display:comb_13\|lpm_divide:Div0\"" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566675736272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:comb_13\|lpm_divide:Div0 " "Instantiated megafunction \"display:comb_13\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675736272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675736272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675736272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566675736272 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566675736272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566675736314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566675736314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_13\|hex_to_seven:two\|hex\[0\] " "LATCH primitive \"display:comb_13\|hex_to_seven:two\|hex\[0\]\" is permanently enabled" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566675736372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_13\|hex_to_seven:two\|hex\[2\] " "LATCH primitive \"display:comb_13\|hex_to_seven:two\|hex\[2\]\" is permanently enabled" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566675736372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_13\|hex_to_seven:two\|hex\[3\] " "LATCH primitive \"display:comb_13\|hex_to_seven:two\|hex\[3\]\" is permanently enabled" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566675736372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_13\|hex_to_seven:two\|hex\[4\] " "LATCH primitive \"display:comb_13\|hex_to_seven:two\|hex\[4\]\" is permanently enabled" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566675736372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_13\|hex_to_seven:two\|hex\[5\] " "LATCH primitive \"display:comb_13\|hex_to_seven:two\|hex\[5\]\" is permanently enabled" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566675736373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:comb_13\|hex_to_seven:two\|hex\[6\] " "LATCH primitive \"display:comb_13\|hex_to_seven:two\|hex\[6\]\" is permanently enabled" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1566675736373 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1566675736641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_13\|hex_to_seven:zero\|hex\[0\] " "Latch display:comb_13\|hex_to_seven:zero\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|q_a\[1\] " "Ports D and ENA on the latch are fed by the same signal ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_dlc1.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/altsyncram_dlc1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566675736660 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566675736660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_13\|hex_to_seven:zero\|hex\[1\] " "Latch display:comb_13\|hex_to_seven:zero\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|q_a\[1\] " "Ports D and ENA on the latch are fed by the same signal ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_dlc1.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/altsyncram_dlc1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566675736660 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566675736660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_13\|hex_to_seven:zero\|hex\[2\] " "Latch display:comb_13\|hex_to_seven:zero\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|q_a\[1\] " "Ports D and ENA on the latch are fed by the same signal ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_dlc1.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/altsyncram_dlc1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566675736660 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566675736660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_13\|hex_to_seven:zero\|hex\[3\] " "Latch display:comb_13\|hex_to_seven:zero\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|q_a\[1\] " "Ports D and ENA on the latch are fed by the same signal ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_dlc1.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/altsyncram_dlc1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566675736660 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566675736660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_13\|hex_to_seven:zero\|hex\[4\] " "Latch display:comb_13\|hex_to_seven:zero\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|q_a\[1\] " "Ports D and ENA on the latch are fed by the same signal ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_dlc1.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/altsyncram_dlc1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566675736660 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566675736660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_13\|hex_to_seven:zero\|hex\[5\] " "Latch display:comb_13\|hex_to_seven:zero\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|q_a\[1\] " "Ports D and ENA on the latch are fed by the same signal ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_dlc1.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/altsyncram_dlc1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566675736660 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566675736660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_13\|hex_to_seven:zero\|hex\[6\] " "Latch display:comb_13\|hex_to_seven:zero\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|q_a\[1\] " "Ports D and ENA on the latch are fed by the same signal ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_dlc1.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/altsyncram_dlc1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566675736660 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566675736660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_13\|hex_to_seven:one\|hex\[0\] " "Latch display:comb_13\|hex_to_seven:one\|hex\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:comb_13\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:comb_13\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566675736661 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566675736661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_13\|hex_to_seven:one\|hex\[1\] " "Latch display:comb_13\|hex_to_seven:one\|hex\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:comb_13\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:comb_13\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/alt_u_div_mve.tdf" 46 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566675736661 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566675736661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_13\|hex_to_seven:one\|hex\[2\] " "Latch display:comb_13\|hex_to_seven:one\|hex\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:comb_13\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:comb_13\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566675736661 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566675736661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_13\|hex_to_seven:one\|hex\[3\] " "Latch display:comb_13\|hex_to_seven:one\|hex\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:comb_13\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:comb_13\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566675736661 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566675736661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_13\|hex_to_seven:one\|hex\[4\] " "Latch display:comb_13\|hex_to_seven:one\|hex\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:comb_13\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:comb_13\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566675736661 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566675736661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_13\|hex_to_seven:one\|hex\[5\] " "Latch display:comb_13\|hex_to_seven:one\|hex\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:comb_13\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:comb_13\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566675736661 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566675736661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:comb_13\|hex_to_seven:one\|hex\[6\] " "Latch display:comb_13\|hex_to_seven:one\|hex\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display:comb_13\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal display:comb_13\|lpm_divide:Div1\|lpm_divide_0dm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/alt_u_div_mve.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566675736661 ""}  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566675736661 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566675736714 "|part1|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1566675736714 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ramlpm:first\|altsyncram:altsyncram_component\|altsyncram_dlc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_dlc1.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/db/altsyncram_dlc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/omar/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramlpm.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/ramlpm.v" 85 0 0 } } { "part1.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab8/part1/part1.v" 11 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566675736804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566675737021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566675737021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566675737123 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566675737123 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566675737123 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1566675737123 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566675737123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "680 " "Peak virtual memory: 680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566675737157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 25 00:42:17 2019 " "Processing ended: Sun Aug 25 00:42:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566675737157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566675737157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566675737157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566675737157 ""}
