Jaume Abella , Antonio González, On Reducing Register Pressure and Energy in Multiple-Banked Register Files, Proceedings of the 21st International Conference on Computer Design, p.14, October 13-15, 2003
Andrew W. Appel , Jens Palsberg, Modern Compiler Implementation in Java, Cambridge University Press, New York, NY, 2003
Rajeev Balasubramonian , Sandhya Dwarkadas , David H. Albonesi, Reducing the complexity of the register file in dynamic superscalar processors, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Eric Borch , Srilatha Manne , Joel Emer , Eric Tune, Loose Loops Sink Chips, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.299, February 02-06, 2002
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Burger, D. and Austin, T. 1997. The simple-scalar tool set, version 2.0. Tech. rep. TR1342, University of Wisconsin-Madison.
Jeffrey Adam Butts , Gurindar S. Sohi, Optimizing inter-instruction value communication through degree of use prediction, The University of Wisconsin - Madison, 2004
J. Adam Butts , Gurindar S. Sohi, Use-Based Register Caching with Decoupled Indexing, Proceedings of the 31st annual international symposium on Computer architecture, p.302, June 19-23, 2004, München, Germany
Ramon Canal , Antonio González, Reducing the complexity of the issue logic, Proceedings of the 15th international conference on Supercomputing, p.312-320, June 2001, Sorrento, Italy[doi>10.1145/377792.377854]
José-Lorenzo Cruz , Antonio González , Mateo Valero , Nigel P. Topham, Multiple-banked register file architectures, Proceedings of the 27th annual international symposium on Computer architecture, p.316-325, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339708]
Emer, J. 2001. Ev8: The post-ultimate alpha. In Proceedings of the 10th International Conference on Parallel Architectures and Compilation Techniques (PACT'01). (Keynote.) ACM, New York.
Oguz Ergin , Deniz Balkan , Kanad Ghose , Dmitry Ponomarev, Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.304-315, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.29]
Oguz Ergin , Deniz Balkan , Dmitry Ponomarev , Kanad Ghose, Increasing Processor Performance Through Early Register Release, Proceedings of the IEEE International Conference on Computer Design, p.480-487, October 11-13, 2004
Manoj Franklin , Gurindar S. Sohi, Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors, Proceedings of the 25th annual international symposium on Microarchitecture, p.236-245, December 01-04, 1992, Portland, Oregon, USA
A. González , J. González , M. Valero, Virtual-Physical Registers, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.175, January 31-February 04, 1998
Gunther, S. H., Binns, F., Carmean, D. M., and Hall, J. C. 2001. Managing the impact of increasing microprocessor power consumption. Intel Tech. J. Q1.
Hu, Z. and Martonosi, M. 2000. Reducing register file power consumption by exploiting value lifetime. In Proceedings of the Workshop on Complexity Effective Design (WCED) in Conjunction with the 27th International Symposium on Computer Architecture (ISCA-27). ACM, New York.
Timothy M. Jones , Michael F.  P. O'Boyle , Jaume Abella , Antonio Gonzalez, Software Directed Issue Queue Power Reduction, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.144-153, February 12-16, 2005[doi>10.1109/HPCA.2005.32]
Timothy M. Jones , Michael F. P. O'Boyle , Jaume Abella , Antonio Gonzalez , Oğuz Ergin, Compiler Directed Early Register Release, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.110-122, September 17-21, 2005[doi>10.1109/PACT.2005.14]
Nam Sung Kim , Krisztián Flautner , David Blaauw , Trevor Mudge, Single-vDDand single-vTsuper-drowsy techniques for low-leakage high-performance instruction caches, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013254]
Nam Sung Kim , Trevor Mudge, The microarchitecture of a low power register file, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871602]
Mikko H. Lipasti , Brian R. Mestan , Erika Gunadi, Physical Register Inlining, Proceedings of the 31st annual international symposium on Computer architecture, p.325, June 19-23, 2004, München, Germany
Jack L. Lo , Sujay S. Parekh , Susan J. Eggers , Henry M. Levy , Dean M. Tullisen, Software-Directed Register Deallocation for Simultaneous Multithreaded Processors, IEEE Transactions on Parallel and Distributed Systems, v.10 n.9, p.922-933, September 1999[doi>10.1109/71.798316]
Milo M. Martin , Amir Roth , Charles N. Fischer, Exploiting dead value information, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.125-135, December 01-03, 1997, Research Triangle Park, North Carolina, USA
José F. Martínez , Jose Renau , Michael C. Huang , Milos Prvulovic , Josep Torrellas, Cherry: checkpointed early resource recycling in out-of-order microprocessors, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Teresa Monreal , Víctor Viñals , Antonio González , Mateo Valero, Hardware Schemes for Early Register Release, Proceedings of the 2002 International Conference on Parallel Processing, p.5, August 18-21, 2002
Mayan Moudgill , Keshav Pingali , Stamatis Vassiliadis, Register renaming and dynamic speculation: an alternative approach, Proceedings of the 26th annual international symposium on Microarchitecture, p.202-213, December 01-03, 1993, Austin, Texas, USA
Il Park , Michael D. Powell , T. N. Vijaykumar, Reducing register ports for higher speed and lower energy, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Savransky, G., Ronen, R., and González, A. 2004. Lazy retirement: A power aware register management mechanism. In Proceedings of the Workshop on Complexity Effective Design (WCED) in Conjunction with the 27th International Symposium on Computer Architecture (ISCA-27). ACM, New York.
Smith, M. D. and Holloway, G. 2000. The Machine-SUIF documentation set. http://www.eecs. harvard.edu/machsuif/software/software.html.
Tarjan, D., Thoziyoor, S., and Jouppi, N. P. 2006. CACTI 4.0. Tech. rep. HPL-2006-86, HP Laboratories Palo Alto.
L. Tran , N. Nelson , Fung Ngai , S. Dropsho , M. Huang, Dynamically reducing pressure on the physical register file through simple register sharing, Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software, p.78-87, March 10-12, 2004
Jessica H. Tseng , Krste Asanović, Banked multiported register files for high-frequency superscalar microprocessors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859627]
Steven Wallace , Nader Bagherzadeh, A Scalable Register File Architecture for Dynamically Scheduled Processors, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, p.179, October 20-23, 1996
