{
    "type": "vulnerability",
    "spec_version": "2.1",
    "id": "vulnerability--12bdcd85-778a-424e-b939-dfff77f07815",
    "created": "2024-08-13T16:05:19.799437Z",
    "modified": "2024-08-13T16:05:19.799442Z",
    "name": "No Title Available",
    "description": "The RISC-V Instruction Set Manual contains a documented ambiguity for the Machine Trap Vector Base Address (MTVEC) register that may lead to a vulnerability due to the initial state of the register not being defined, potentially leading to information disclosure, data tampering and denial of service.",
    "external_references": [
        {
            "source_name": "cve",
            "external_id": "CVE-2021-1104"
        }
    ],
    "references": [
        {
            "tags": [
                "x_refsource_CONFIRM"
            ],
            "url": "https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/"
        }
    ]
}