# SV-Skeleton-Testbench-using-Modelsim-
A skeleton testbench demonstarting how to use System Verilog's OOP side to set up a testing framework centered around formal equivalence verification (FEV).
Suitable for small agile development teams where unit testing is sufficient.  

<img width="922" height="962" alt="testbench_flow" src="https://github.com/user-attachments/assets/677c9d94-de8e-4125-b4b0-c91df013caff" />

