{
    "code": "module TopModule (\n    input logic clk,\n    input logic ar,\n    input logic d,\n    output logic q\n);\n\nalways @(posedge clk or posedge ar) begin\n    if (ar)\n        q <= 1'b0;  // Reset output to 0\n    else\n        q <= d;     // Latch input data\nend\n\nendmodule\n\n// VERILOG-EVAL: response did not use [BEGIN]/[DONE] correctly",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}