{"context": " More than 1 year has passed since last update.\n\n\u6982\u8981\nterasic\u306eFPGA\u30dc\u30fc\u30c9DE0-Nano-SoC\u3067\u3001Altera\u306e\u30bd\u30d5\u30c8\u30b3\u30a2\u3067\u3042\u308bNios ii\u3092\u52d5\u304b\u3059\u624b\u9806\u3067\u3059\u3002\nNios ii\u3067\u30b9\u30a4\u30c3\u30c1\u306b\u63a5\u7d9a\u3057\u305fParallel IO\u306eInput\u3092\u76e3\u8996\u3057\u3066\u3001\u5185\u5bb9\u306b\u3088\u3063\u3066LED\u306b\u63a5\u7d9a\u3057\u305fOutput\u306e1/0\u3092\u5207\u308a\u66ff\u3048\u3066\u70b9\u706f\u3055\u305b\u308b\u30d7\u30ed\u30b0\u30e9\u30e0\u3092\u52d5\u304b\u3057\u307e\u3059\u3002\nAtlas-SoC\u306b\u3064\u3044\u3066\u306fAtlas-SoC\u7d20\u6674\u3089\u3057\u3044\u3093\u3058\u3083\u306a\u3044\u306e\u3092\u53c2\u7167\u3002\nAtlas-SoC\u306b\u3064\u3044\u3066\u5927\u96d1\u628a\u306b\u8aac\u660e\u3059\u308b\u3068ARM\u306eCPU(Cortex-A9)\u3068FPGA(Cyclone V)\u304c\u4e57\u3063\u305fSoC\u3068\u3001\u3072\u3068\u3068\u304a\u308a\u306e\u30da\u30ea\u30d5\u30a7\u30e9\u30eb\u304c\u8f09\u3063\u305f\u30dc\u30fc\u30c9\u3067\u3059\u3002$99\u3068Xlinks\u306eZynq\u3088\u308a\u3082\u304a\u624b\u9803\u3002\nterasic\u306e\u8cfc\u5165\u30da\u30fc\u30b8\u3067\u306fAtlas-SoC\u3068DE0-Nano-SoC\u304c\u3042\u308a\u307e\u3059\u304c\u3001\u30cf\u30fc\u30c9\u306f\u540c\u69d8\u3067SD\u30ab\u30fc\u30c9\u306e\u4e2d\u8eab\u304c\u7570\u306a\u308b\u3060\u3051\u306a\u306e\u3067\u3069\u3061\u3089\u3092\u8cb7\u3063\u3066\u3082\u826f\u3044\u3067\u3059\u3002\u79c1\u306fAtlas-SoC\u304cOut of Stock\u3060\u3063\u305f\u305f\u3081DE0-Nano-SoC\u306e\u65b9\u3092\u6ce8\u6587\u3057\u307e\u3057\u305f\u3002\n\n\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u6e96\u5099\nQuartus Prime 15.1 Lite Edition, SoC EDS 15.1\u3092\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3057\u3066\u304a\u304d\u307e\u3059\nSD\u30ab\u30fc\u30c9\u306b\u306fAtlas-SoC\u3092\u713c\u3044\u3066\u304a\u304d\u307e\u3059\nhttp://rocketboards.org/foswiki/view/Documentation/AtlasSoCSdCardImage\nDE0-Nano-SoC CD-ROM\u3092\u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\nhttp://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=941&PartNo=4\nDE0-Nano-SoC CD-ROM\u3092\u89e3\u51cd\u3057\u305f\u4e2d\u306b\u3042\u308bTools/SystemBuilder/DE0_Nano_SoC_SystemBuilder.exe\u3092\u8d77\u52d5\u3057\u307e\u3059\u3002\n\nCLOCK, LED, Button, Switch, Arduino Header\u306b\u30c1\u30a7\u30c3\u30af\u3092\u5165\u308c\u3001\u3053\u3093\u306a\u611f\u3058\u3067Generate\u3057\u307e\u3059\u3002\nGenerate\u3059\u308b\u3068DE0_NANO_SoC_NIOS2.qpf\u304c\u3067\u304d\u308b\u306e\u3067\u3001\u958b\u304f\u3068Quartus Prime\u304c\u7acb\u3061\u4e0a\u304c\u308a\u307e\u3059\u3002\n\nQsys\nQuartus Prime\u306e\u30e1\u30cb\u30e5\u30fc\u304b\u3089Tools\u2192Qsys\u3067Qsys\u3092\u958b\u304d\u307e\u3059\u3002\n\nIP\u306e\u8ffd\u52a0\n\u307e\u305a\u3001Nios II\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\u5de6\u5074\u306b\u8868\u793a\u3055\u308c\u3066\u3044\u308bIP Catalog\u304b\u3089\u3001Nios II Processor\u3092\u30c0\u30d6\u30eb\u30af\u30ea\u30c3\u30af\u3002\nNios II Processor\u306fLibrary -> Processors and Peripherals -> Embedded Processors\u306e\u4e2d\u306b\u3042\u308a\u307e\u3059\u3002\n\u30bf\u30d6\u306eMain\u3067Nios II/e\u3092\u9078\u629e\u3057\u3001\u53f3\u4e0b\u306eFinish\u3092\u62bc\u3059\u3002\n\u6b21\u306b\u30e1\u30e2\u30ea\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\u30e1\u30e2\u30ea\u306fOn-Chip Memory (RAM or ROM)\u3068\u3044\u3046\u540d\u524d\u3067\u3059\u3002\nIP Catalog\u306e\u4e2d\u306eLibrary -> Basic Function -> On Chip Memory \u306e\u4e2d\u306b\u3042\u308a\u307e\u3059\u3002\nSize\u309216384 bytes\u306b\u8a2d\u5b9a\u3057\u3001\u53f3\u4e0b\u306eFinish\u3092\u62bc\u3059\u3002\n\u6b21\u306b\u3001Parallel IO\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002Parallel IO\u306fPIO(Parallel I/O)\u3068\u3044\u3046\u540d\u524d\u3067\u3059\u3002\nIP Catalog\u306e\u4e2d\u306eLibrary -> Processors and Peripherals -> Peripherals\u306e\u4e2d\u306b\u3042\u308a\u307e\u3059\u3002\nInput\u3068Output\u304c\u5fc5\u8981\u306a\u306e\u3067\u3001\u5408\u8a082\u3064\u5fc5\u8981\u3068\u306a\u308a\u307e\u3059\u3002\n\u307e\u305aOutput\u304b\u3089\u8ffd\u52a0\u3057\u307e\u3059\u3002\nBasic Settings\u306e\u4e2d\u306eWidth\u30921\u306b\u3057\u3001Direction\u3092Output\u306b\u3057\u307e\u3059\u3002\u305d\u306e\u5f8c\u53f3\u4e0b\u306eFinish\u3092\u62bc\u3059\u3002\n\u6b21\u306bInput\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\n\u3053\u3061\u3089\u3082\u540c\u69d8\u306bBasic Settings\u306e\u4e2d\u306eWidth\u30921\u306b\u3057\u3001Direction\u3092Input\u306b\u3057\u307e\u3059\u3002\u305d\u306e\u5f8c\u53f3\u4e0b\u306eFinish\u3092\u62bc\u3059\u3002\n\u6700\u5f8c\u306b\u3001JTAG UART\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\nIP Catalog\u306e\u4e2d\u306eLibrary -> Interface Protocols -> Serial -> JTAG UART\u306b\u3042\u308a\u307e\u3059\u3002\n\u306a\u306b\u3082\u8a2d\u5b9a\u3092\u5909\u3048\u305a\u3001\u305d\u306e\u307e\u307eFinish\u3092\u62bc\u3057\u307e\u3059\u3002\n\n\u63a5\u7d9a\n\n\u3053\u3093\u306a\u611f\u3058\u306b\u306a\u308b\u3088\u3046\u306b\u3001\u767d\u4e38\u3092\u30dd\u30c1\u30c3\u3068\u30af\u30ea\u30c3\u30af\u3059\u308b\u3068\u9ed2\u4e38\u306b\u306a\u3063\u3066\u63a5\u7d9a\u3055\u308c\u307e\u3059\u3002\n\u6b21\u306bIO\u306e\u63a5\u7d9a\u3092\u3057\u307e\u3059\u3002\npio_0, pio_1\u306eexternal_connection\u306eExport\u306e\u6b04\u306b\u3001\u305d\u308c\u305e\u308cout_port_from_pio_0,in_port_to_pio_1\u3068\u3044\u308c\u307e\u3059\u3002\n\n\u30a2\u30c9\u30ec\u30b9\u306e\u8a2d\u5b9a\n\u30e1\u30cb\u30e5\u30fc\u306eSystem->Assign Base Address\u3092\u9078\u629e\u3059\u308b\u3068\u3001\u826f\u3044\u611f\u3058\u306bBase Address\u304c\u8a2d\u5b9a\u3055\u308c\u307e\u3059\u3002\n\u305d\u306e\u5f8c\u3001nios2_gen_2_0\u3092\u30c0\u30d6\u30eb\u30af\u30ea\u30c3\u30af\u3057\u3001\u30bf\u30d6\u306eVectors\u3067Reset Vector memory\u3092onchip_memory2_0.s 1\u306b\u3001Exception vector memory\u3082onchip_memory_2_0.s 1\u306b\u5909\u66f4\u3002\n\nHDL\u306e\u751f\u6210\n\u30e1\u30cb\u30e5\u30fc\u306eGererate->Generate HDL...\u3092\u9078\u629e\u3057\u3001Generate\u3092\u30af\u30ea\u30c3\u30af\u3002\nVerilog\u304bVHDL\u304b\u306f\u304a\u3053\u306e\u307f\u3067\u3002\u79c1\u306fVerilog\u3092\u9078\u629e\u3057\u307e\u3057\u305f\u3002\nGenerate\u304c\u7d42\u308f\u3063\u305f\u3089\u3001\u30e1\u30cb\u30e5\u30fc\u306eGenerate->Show Instantiation Template\u3092\u9078\u629e\u3057\u3001\u8868\u793a\u3055\u308c\u3066\u3044\u308bExample HDL\u3092\u30e1\u30e2\u3057\u3066\u304a\u304d\u307e\u3059\u3002\n\u3053\u3053\u307e\u3067\u3067\u304d\u305f\u3089Qsys\u3092\u4fdd\u5b58\u3057Quartus Prime\u306b\u623b\u308a\u307e\u3059\u3002\n\n\u5408\u6210\nQuartus Prime\u306b\u623b\u308a\u3001\u5de6\u306b\u8868\u793a\u3055\u308c\u3066\u3044\u308bProject Navigator\u306e\u8868\u793a\u3092Hierarchy\u304b\u3089Files\u306b\u5909\u66f4\u3059\u308b\u3002\nFiles\u3092\u53f3\u30af\u30ea\u30c3\u30af\u3057\u3001Add/Remove Files in Project\u3092\u9078\u629e\u3002\u51fa\u3066\u304d\u305f\u30a6\u30a3\u30f3\u30c9\u30a6\u3067Add All\u3092\u30af\u30ea\u30c3\u30af\u3002\n\n\u3053\u3093\u306a\u611f\u3058\u306b\u30d5\u30a1\u30a4\u30eb\u304c\u8ffd\u52a0\u3055\u308c\u3066\u3044\u308c\u3070\u554f\u984c\u7121\u3044\u3067\u3059\u3002\n\u6b21\u306b\u3001DE0_NANO_SOC_NIOS.v\u3092\u7de8\u96c6\u3057\u307e\u3059\u3002\nREG/WIRE declarations\u306e\u4e0b\u306b\u3001\u4ee5\u4e0b\u306e\u30b3\u30fc\u30c9\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\nwire RSTN = KEY[0];\n\nStructural coding\u306e\u4e0b\u306b\u3001\u5148\u307b\u3069\u30e1\u30e2\u3057\u305fExample HDL\u3092\u30b3\u30d4\u30fc\u3057\u307e\u3059\u3002\n    nios2 u0 (\n        .clk_clk                    (<connected-to-clk_clk>),                    //                 clk.clk\n        .in_port_to_pio_1_export    (<connected-to-in_port_to_pio_1_export>),    //    in_port_to_pio_1.export\n        .out_port_from_pio_0_export (<connected-to-out_port_from_pio_0_export>), // out_port_from_pio_0.export\n        .reset_reset_n              (<connected-to-reset_reset_n>)               //               reset.reset_n\n    );\n\n\uff08\uff09\u306e\u4e2d\u3092\u3001\u9069\u5207\u306a\u30d4\u30f3\u306b\u5909\u66f4\u3057\u307e\u3059\u3002\n\u5909\u66f4\u5f8c\u306f\u4ee5\u4e0b\u306e\u3088\u3046\u306b\u306a\u308b\u306f\u305a\u3067\u3059\u3002\n    nios2 u0 (\n        .clk_clk                    (FPGA_CLK1_50),                    //                 clk.clk\n        .in_port_to_pio_1_export    (SW[0]),    //    in_port_to_pio_1.export\n        .out_port_from_pio_0_export (LED[0]), // out_port_from_pio_0.export\n        .reset_reset_n              (RSTN)               //               reset.reset_n\n    );\n\n\u30e1\u30cb\u30e5\u30fc\u304b\u3089\u3001Processing->Start Compilation\u3092\u9078\u629e\u3057\u307e\u3059\u3002\n\u79c1\u306e\u74b0\u5883\uff08Intel Xeon E3-1220v3)\u3067\u306f\u7d043\u5206\u304f\u3089\u3044\u3067\u7d42\u4e86\u3057\u307e\u3057\u305f\u3002\n\u6700\u5f8c\u306b\u3001FPGA\u306b\u56de\u8def\u3092\u66f8\u304d\u8fbc\u307f\u307e\u3059\u3002\n\u30e1\u30cb\u30e5\u30fc\u304b\u3089\u3001Tools->Programmer\u3092\u9078\u629e\u3057\u307e\u3059\u3002\n\n\u3053\u3093\u306a\u611f\u3058\u306b\u306a\u3063\u3066\u3044\u308c\u3070OK\u3067\u3059\u3002DE-SoC [USB-1]\u3068\u306a\u3063\u3066\u3044\u306a\u3044\u3068\u304d\u306fUSB Blaster\u306eUSB\u30dd\u30fc\u30c8\u304c\u63a5\u7d9a\u3055\u308c\u3066\u3044\u308b\u304b\u78ba\u8a8d\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\u5de6\u306eStart\u3092\u62bc\u3059\u3068\u3001\u56de\u8def\u304c\u66f8\u304d\u8fbc\u307e\u308c\u307e\u3059\u3002\n\u6b21\u306fNios II\u4e0a\u3067\u52d5\u304f\u30d7\u30ed\u30b0\u30e9\u30e0\u3092\u66f8\u304f\u305f\u3081\u306b\u3001Nios II Software Building Tools for Eclipse\u3092\u4f7f\u3044\u307e\u3059\u3002\n\u30e1\u30cb\u30e5\u30fc\u304b\u3089\u3001Tools->Nios II Software Building Tools for Eclipse\u3092\u8d77\u52d5\u3057\u307e\u3059\u3002\n\nNios II \u30d7\u30ed\u30b0\u30e9\u30e0\u306e\u4f5c\u6210\u30fb\u5b9f\u884c\n\u30e1\u30cb\u30e5\u30fc\u304b\u3089\u3001File->New...\u3092\u9078\u629e\u3057\u307e\u3059\u3002\nTarget hardware information\u306eSOPC Information  File name\u306b\u3001Qsys\u3067\u4f5c\u6210\u3055\u308c\u305f.sopcinfo\u30d5\u30a1\u30a4\u30eb\u3092\u9078\u629e\u3057\u307e\u3059\u3002\nProject Template\u306fHello World\u3092\u9078\u629e\u3057\u307e\u3059\u3002\n\n\u3053\u3093\u306a\u611f\u3058\u306b\u306a\u308a\u307e\u3059\u3002Finish\u3092\u62bc\u3057\u307e\u3057\u3087\u3046\u3002\n\u30d7\u30ed\u30b8\u30a7\u30af\u30c8hello\u306e\u4e2d\u306e\u3001hello_world_small.c\u3092\u7de8\u96c6\u3057\u307e\u3059\u3002\n#include \"sys/alt_stdio.h\"\n#include \"system.h\"\n\nint main()\n{ \n  while (1) {\n      int reg = *(volatile unsigned long *)PIO_1_BASE;\n      *(volatile unsigned long *)PIO_0_BASE = reg;\n  }\n\n  return 0;\n}\n\n\u3072\u305f\u3059\u3089\u5165\u529b(PIO_1_BASE)\u306e\u5024\u3092\u51fa\u529b(PIO_0_BASE)\u306b\u53cd\u6620\u3057\u7d9a\u3051\u308b\u3068\u3044\u3046\u30d7\u30ed\u30b0\u30e9\u30e0\u306b\u306a\u3063\u3066\u3044\u307e\u3059\u3002\n\u3044\u3088\u3044\u3088\u30d7\u30ed\u30b0\u30e9\u30e0\u3092\u5b9f\u884c\u3057\u307e\u3059\u3002\n\u30d7\u30ed\u30b8\u30a7\u30af\u30c8hello\u3092\u53f3\u30af\u30ea\u30c3\u30af\u3057\u3001Run As -> Nios II Hardware\u3092\u9078\u629e\u3057\u307e\u3059\u3002\ntarget connection\u30bf\u30d6\u3067\u3001\u30c7\u30d0\u30a4\u30b9\u304c\u63a5\u7d9a\u3055\u308c\u3066\u3044\u308b\u3053\u3068\u3092\u78ba\u8a8d\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n\u53f3\u4e0b\u306eRun\u30dc\u30bf\u30f3\u3092\u62bc\u3059\u3068\u3001FPGA\u3078\u306e\u30d7\u30ed\u30b0\u30e9\u30e0\u306e\u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\u3068\u5b9f\u884c\u304c\u958b\u59cb\u3057\u307e\u3059\u3002\nLED0\u306e\u70b9\u706f\u72b6\u614b\u304c\u304cSW0\u306e\u64cd\u4f5c\u306b\u3088\u3063\u3066\u5207\u308a\u66ff\u308f\u308c\u3070\u6210\u529f\u3067\u3059\u3002\u3046\u307e\u304f\u3044\u304b\u306a\u3044\u5834\u5408\u306fKEY0\u3092\u62bc\u3057\u3066Nios II\u3092\u30ea\u30bb\u30c3\u30c8\u3057\u3066\u307f\u307e\u3057\u3087\u3046\u3002\n\u304a\u75b2\u308c\u69d8\u3067\u3057\u305f\u3002\n\n\u53c2\u8003\nDE1-SoC\u3067Nios II\u30d7\u30ed\u30bb\u30c3\u30b5\u304b\u3089LED\u3092\u5236\u5fa1\u3059\u308b\nDE1-SoC\u306fDE0-nano-SoC\u306e\u4e0a\u4f4d\u7248\u306e\u3088\u3046\u306a\u30dc\u30fc\u30c9\u3067\u3001\u5927\u3044\u306b\u53c2\u8003\u306b\u3055\u305b\u3066\u3044\u305f\u3060\u304d\u307e\u3057\u305f\u3002\n\n## \u6982\u8981\nterasic\u306eFPGA\u30dc\u30fc\u30c9DE0-Nano-SoC\u3067\u3001Altera\u306e\u30bd\u30d5\u30c8\u30b3\u30a2\u3067\u3042\u308bNios ii\u3092\u52d5\u304b\u3059\u624b\u9806\u3067\u3059\u3002\nNios ii\u3067\u30b9\u30a4\u30c3\u30c1\u306b\u63a5\u7d9a\u3057\u305fParallel IO\u306eInput\u3092\u76e3\u8996\u3057\u3066\u3001\u5185\u5bb9\u306b\u3088\u3063\u3066LED\u306b\u63a5\u7d9a\u3057\u305fOutput\u306e1/0\u3092\u5207\u308a\u66ff\u3048\u3066\u70b9\u706f\u3055\u305b\u308b\u30d7\u30ed\u30b0\u30e9\u30e0\u3092\u52d5\u304b\u3057\u307e\u3059\u3002\n\nAtlas-SoC\u306b\u3064\u3044\u3066\u306f[Atlas-SoC\u7d20\u6674\u3089\u3057\u3044\u3093\u3058\u3083\u306a\u3044\u306e](http://qiita.com/yukitaketake/items/96f9fd8607cc1f3c8e7c)\u3092\u53c2\u7167\u3002\nAtlas-SoC\u306b\u3064\u3044\u3066\u5927\u96d1\u628a\u306b\u8aac\u660e\u3059\u308b\u3068ARM\u306eCPU(Cortex-A9)\u3068FPGA(Cyclone V)\u304c\u4e57\u3063\u305fSoC\u3068\u3001\u3072\u3068\u3068\u304a\u308a\u306e\u30da\u30ea\u30d5\u30a7\u30e9\u30eb\u304c\u8f09\u3063\u305f\u30dc\u30fc\u30c9\u3067\u3059\u3002$99\u3068Xlinks\u306eZynq\u3088\u308a\u3082\u304a\u624b\u9803\u3002\nterasic\u306e\u8cfc\u5165\u30da\u30fc\u30b8\u3067\u306fAtlas-SoC\u3068DE0-Nano-SoC\u304c\u3042\u308a\u307e\u3059\u304c\u3001\u30cf\u30fc\u30c9\u306f\u540c\u69d8\u3067SD\u30ab\u30fc\u30c9\u306e\u4e2d\u8eab\u304c\u7570\u306a\u308b\u3060\u3051\u306a\u306e\u3067\u3069\u3061\u3089\u3092\u8cb7\u3063\u3066\u3082\u826f\u3044\u3067\u3059\u3002\u79c1\u306fAtlas-SoC\u304cOut of Stock\u3060\u3063\u305f\u305f\u3081DE0-Nano-SoC\u306e\u65b9\u3092\u6ce8\u6587\u3057\u307e\u3057\u305f\u3002\n\n## \u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u306e\u6e96\u5099\nQuartus Prime 15.1 Lite Edition, SoC EDS 15.1\u3092\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u3057\u3066\u304a\u304d\u307e\u3059\n\nSD\u30ab\u30fc\u30c9\u306b\u306fAtlas-SoC\u3092\u713c\u3044\u3066\u304a\u304d\u307e\u3059\nhttp://rocketboards.org/foswiki/view/Documentation/AtlasSoCSdCardImage\n\nDE0-Nano-SoC CD-ROM\u3092\u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\nhttp://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=941&PartNo=4\n\nDE0-Nano-SoC CD-ROM\u3092\u89e3\u51cd\u3057\u305f\u4e2d\u306b\u3042\u308bTools/SystemBuilder/DE0_Nano_SoC_SystemBuilder.exe\u3092\u8d77\u52d5\u3057\u307e\u3059\u3002\n![2016-02-06.png](https://qiita-image-store.s3.amazonaws.com/0/34215/fff07830-7586-bbf2-0d3d-9c846c859cc0.png)\nCLOCK, LED, Button, Switch, Arduino Header\u306b\u30c1\u30a7\u30c3\u30af\u3092\u5165\u308c\u3001\u3053\u3093\u306a\u611f\u3058\u3067Generate\u3057\u307e\u3059\u3002\n\nGenerate\u3059\u308b\u3068DE0_NANO_SoC_NIOS2.qpf\u304c\u3067\u304d\u308b\u306e\u3067\u3001\u958b\u304f\u3068Quartus Prime\u304c\u7acb\u3061\u4e0a\u304c\u308a\u307e\u3059\u3002\n\n## Qsys\nQuartus Prime\u306e\u30e1\u30cb\u30e5\u30fc\u304b\u3089Tools\u2192Qsys\u3067Qsys\u3092\u958b\u304d\u307e\u3059\u3002\n\n### IP\u306e\u8ffd\u52a0\n\u307e\u305a\u3001Nios II\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\u5de6\u5074\u306b\u8868\u793a\u3055\u308c\u3066\u3044\u308bIP Catalog\u304b\u3089\u3001Nios II Processor\u3092\u30c0\u30d6\u30eb\u30af\u30ea\u30c3\u30af\u3002\nNios II Processor\u306fLibrary -> Processors and Peripherals -> Embedded Processors\u306e\u4e2d\u306b\u3042\u308a\u307e\u3059\u3002\n\u30bf\u30d6\u306eMain\u3067Nios II/e\u3092\u9078\u629e\u3057\u3001\u53f3\u4e0b\u306eFinish\u3092\u62bc\u3059\u3002\n\n\u6b21\u306b\u30e1\u30e2\u30ea\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\u30e1\u30e2\u30ea\u306fOn-Chip Memory (RAM or ROM)\u3068\u3044\u3046\u540d\u524d\u3067\u3059\u3002\nIP Catalog\u306e\u4e2d\u306eLibrary -> Basic Function -> On Chip Memory \u306e\u4e2d\u306b\u3042\u308a\u307e\u3059\u3002\nSize\u309216384 bytes\u306b\u8a2d\u5b9a\u3057\u3001\u53f3\u4e0b\u306eFinish\u3092\u62bc\u3059\u3002\n\n\u6b21\u306b\u3001Parallel IO\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002Parallel IO\u306fPIO(Parallel I/O)\u3068\u3044\u3046\u540d\u524d\u3067\u3059\u3002\nIP Catalog\u306e\u4e2d\u306eLibrary -> Processors and Peripherals -> Peripherals\u306e\u4e2d\u306b\u3042\u308a\u307e\u3059\u3002\nInput\u3068Output\u304c\u5fc5\u8981\u306a\u306e\u3067\u3001\u5408\u8a082\u3064\u5fc5\u8981\u3068\u306a\u308a\u307e\u3059\u3002\n\u307e\u305aOutput\u304b\u3089\u8ffd\u52a0\u3057\u307e\u3059\u3002\nBasic Settings\u306e\u4e2d\u306eWidth\u30921\u306b\u3057\u3001Direction\u3092Output\u306b\u3057\u307e\u3059\u3002\u305d\u306e\u5f8c\u53f3\u4e0b\u306eFinish\u3092\u62bc\u3059\u3002\n\u6b21\u306bInput\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\n\u3053\u3061\u3089\u3082\u540c\u69d8\u306bBasic Settings\u306e\u4e2d\u306eWidth\u30921\u306b\u3057\u3001Direction\u3092**Input**\u306b\u3057\u307e\u3059\u3002\u305d\u306e\u5f8c\u53f3\u4e0b\u306eFinish\u3092\u62bc\u3059\u3002\n\n\u6700\u5f8c\u306b\u3001JTAG UART\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\nIP Catalog\u306e\u4e2d\u306eLibrary -> Interface Protocols -> Serial -> JTAG UART\u306b\u3042\u308a\u307e\u3059\u3002\n\u306a\u306b\u3082\u8a2d\u5b9a\u3092\u5909\u3048\u305a\u3001\u305d\u306e\u307e\u307eFinish\u3092\u62bc\u3057\u307e\u3059\u3002\n\n### \u63a5\u7d9a\n![2016-02-06 (1).png](https://qiita-image-store.s3.amazonaws.com/0/34215/6939114b-2f47-3af7-8026-dfe3f525b7c3.png)\n\u3053\u3093\u306a\u611f\u3058\u306b\u306a\u308b\u3088\u3046\u306b\u3001\u767d\u4e38\u3092\u30dd\u30c1\u30c3\u3068\u30af\u30ea\u30c3\u30af\u3059\u308b\u3068\u9ed2\u4e38\u306b\u306a\u3063\u3066\u63a5\u7d9a\u3055\u308c\u307e\u3059\u3002\n\n\u6b21\u306bIO\u306e\u63a5\u7d9a\u3092\u3057\u307e\u3059\u3002\npio_0, pio_1\u306eexternal_connection\u306eExport\u306e\u6b04\u306b\u3001\u305d\u308c\u305e\u308c`out_port_from_pio_0`,`in_port_to_pio_1`\u3068\u3044\u308c\u307e\u3059\u3002\n\n### \u30a2\u30c9\u30ec\u30b9\u306e\u8a2d\u5b9a\n\u30e1\u30cb\u30e5\u30fc\u306eSystem->Assign Base Address\u3092\u9078\u629e\u3059\u308b\u3068\u3001\u826f\u3044\u611f\u3058\u306bBase Address\u304c\u8a2d\u5b9a\u3055\u308c\u307e\u3059\u3002\n\u305d\u306e\u5f8c\u3001nios2_gen_2_0\u3092\u30c0\u30d6\u30eb\u30af\u30ea\u30c3\u30af\u3057\u3001\u30bf\u30d6\u306eVectors\u3067Reset Vector memory\u3092onchip_memory2_0.s 1\u306b\u3001Exception vector memory\u3082onchip_memory_2_0.s 1\u306b\u5909\u66f4\u3002\n\n### HDL\u306e\u751f\u6210\n\u30e1\u30cb\u30e5\u30fc\u306eGererate->Generate HDL...\u3092\u9078\u629e\u3057\u3001Generate\u3092\u30af\u30ea\u30c3\u30af\u3002\nVerilog\u304bVHDL\u304b\u306f\u304a\u3053\u306e\u307f\u3067\u3002\u79c1\u306fVerilog\u3092\u9078\u629e\u3057\u307e\u3057\u305f\u3002\n\nGenerate\u304c\u7d42\u308f\u3063\u305f\u3089\u3001\u30e1\u30cb\u30e5\u30fc\u306eGenerate->Show Instantiation Template\u3092\u9078\u629e\u3057\u3001\u8868\u793a\u3055\u308c\u3066\u3044\u308bExample HDL\u3092\u30e1\u30e2\u3057\u3066\u304a\u304d\u307e\u3059\u3002\n\u3053\u3053\u307e\u3067\u3067\u304d\u305f\u3089Qsys\u3092\u4fdd\u5b58\u3057Quartus Prime\u306b\u623b\u308a\u307e\u3059\u3002\n\n## \u5408\u6210\nQuartus Prime\u306b\u623b\u308a\u3001\u5de6\u306b\u8868\u793a\u3055\u308c\u3066\u3044\u308bProject Navigator\u306e\u8868\u793a\u3092Hierarchy\u304b\u3089Files\u306b\u5909\u66f4\u3059\u308b\u3002\nFiles\u3092\u53f3\u30af\u30ea\u30c3\u30af\u3057\u3001Add/Remove Files in Project\u3092\u9078\u629e\u3002\u51fa\u3066\u304d\u305f\u30a6\u30a3\u30f3\u30c9\u30a6\u3067Add All\u3092\u30af\u30ea\u30c3\u30af\u3002\n![image](https://qiita-image-store.s3.amazonaws.com/0/34215/fd77089b-e749-690f-4d53-6f97d00510cb.png)\n\u3053\u3093\u306a\u611f\u3058\u306b\u30d5\u30a1\u30a4\u30eb\u304c\u8ffd\u52a0\u3055\u308c\u3066\u3044\u308c\u3070\u554f\u984c\u7121\u3044\u3067\u3059\u3002\n\n\u6b21\u306b\u3001DE0_NANO_SOC_NIOS.v\u3092\u7de8\u96c6\u3057\u307e\u3059\u3002\n` REG/WIRE declarations`\u306e\u4e0b\u306b\u3001\u4ee5\u4e0b\u306e\u30b3\u30fc\u30c9\u3092\u8ffd\u52a0\u3057\u307e\u3059\u3002\n\n```verilog\nwire RSTN = KEY[0];\n```\n\n`Structural coding`\u306e\u4e0b\u306b\u3001\u5148\u307b\u3069\u30e1\u30e2\u3057\u305fExample HDL\u3092\u30b3\u30d4\u30fc\u3057\u307e\u3059\u3002\n\n```verilog\n    nios2 u0 (\n        .clk_clk                    (<connected-to-clk_clk>),                    //                 clk.clk\n        .in_port_to_pio_1_export    (<connected-to-in_port_to_pio_1_export>),    //    in_port_to_pio_1.export\n        .out_port_from_pio_0_export (<connected-to-out_port_from_pio_0_export>), // out_port_from_pio_0.export\n        .reset_reset_n              (<connected-to-reset_reset_n>)               //               reset.reset_n\n    );\n```\n\uff08\uff09\u306e\u4e2d\u3092\u3001\u9069\u5207\u306a\u30d4\u30f3\u306b\u5909\u66f4\u3057\u307e\u3059\u3002\n\u5909\u66f4\u5f8c\u306f\u4ee5\u4e0b\u306e\u3088\u3046\u306b\u306a\u308b\u306f\u305a\u3067\u3059\u3002\n\n```verilog\n    nios2 u0 (\n        .clk_clk                    (FPGA_CLK1_50),                    //                 clk.clk\n        .in_port_to_pio_1_export    (SW[0]),    //    in_port_to_pio_1.export\n        .out_port_from_pio_0_export (LED[0]), // out_port_from_pio_0.export\n        .reset_reset_n              (RSTN)               //               reset.reset_n\n    );\n```\n\u30e1\u30cb\u30e5\u30fc\u304b\u3089\u3001Processing->Start Compilation\u3092\u9078\u629e\u3057\u307e\u3059\u3002\n\u79c1\u306e\u74b0\u5883\uff08Intel Xeon E3-1220v3)\u3067\u306f\u7d043\u5206\u304f\u3089\u3044\u3067\u7d42\u4e86\u3057\u307e\u3057\u305f\u3002\n\n\u6700\u5f8c\u306b\u3001FPGA\u306b\u56de\u8def\u3092\u66f8\u304d\u8fbc\u307f\u307e\u3059\u3002\n\u30e1\u30cb\u30e5\u30fc\u304b\u3089\u3001Tools->Programmer\u3092\u9078\u629e\u3057\u307e\u3059\u3002\n![image](https://qiita-image-store.s3.amazonaws.com/0/34215/bd3b5190-07ce-d254-9378-bd6a55b57790.png)\n\u3053\u3093\u306a\u611f\u3058\u306b\u306a\u3063\u3066\u3044\u308c\u3070OK\u3067\u3059\u3002DE-SoC [USB-1]\u3068\u306a\u3063\u3066\u3044\u306a\u3044\u3068\u304d\u306fUSB Blaster\u306eUSB\u30dd\u30fc\u30c8\u304c\u63a5\u7d9a\u3055\u308c\u3066\u3044\u308b\u304b\u78ba\u8a8d\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\u5de6\u306eStart\u3092\u62bc\u3059\u3068\u3001\u56de\u8def\u304c\u66f8\u304d\u8fbc\u307e\u308c\u307e\u3059\u3002\n\n\u6b21\u306fNios II\u4e0a\u3067\u52d5\u304f\u30d7\u30ed\u30b0\u30e9\u30e0\u3092\u66f8\u304f\u305f\u3081\u306b\u3001Nios II Software Building Tools for Eclipse\u3092\u4f7f\u3044\u307e\u3059\u3002\n\u30e1\u30cb\u30e5\u30fc\u304b\u3089\u3001Tools->Nios II Software Building Tools for Eclipse\u3092\u8d77\u52d5\u3057\u307e\u3059\u3002\n\n## Nios II \u30d7\u30ed\u30b0\u30e9\u30e0\u306e\u4f5c\u6210\u30fb\u5b9f\u884c\n\u30e1\u30cb\u30e5\u30fc\u304b\u3089\u3001File->New...\u3092\u9078\u629e\u3057\u307e\u3059\u3002\nTarget hardware information\u306eSOPC Information  File name\u306b\u3001Qsys\u3067\u4f5c\u6210\u3055\u308c\u305f.sopcinfo\u30d5\u30a1\u30a4\u30eb\u3092\u9078\u629e\u3057\u307e\u3059\u3002\nProject Template\u306fHello World\u3092\u9078\u629e\u3057\u307e\u3059\u3002\n![image](https://qiita-image-store.s3.amazonaws.com/0/34215/c9feb0e3-6045-5ddb-5e40-7f39279c1ec3.png)\n\u3053\u3093\u306a\u611f\u3058\u306b\u306a\u308a\u307e\u3059\u3002Finish\u3092\u62bc\u3057\u307e\u3057\u3087\u3046\u3002\n\n\u30d7\u30ed\u30b8\u30a7\u30af\u30c8hello\u306e\u4e2d\u306e\u3001hello_world_small.c\u3092\u7de8\u96c6\u3057\u307e\u3059\u3002\n\n```c\n#include \"sys/alt_stdio.h\"\n#include \"system.h\"\n\nint main()\n{ \n  while (1) {\n\t  int reg = *(volatile unsigned long *)PIO_1_BASE;\n\t  *(volatile unsigned long *)PIO_0_BASE = reg;\n  }\n\n  return 0;\n}\n```\n\u3072\u305f\u3059\u3089\u5165\u529b(PIO_1_BASE)\u306e\u5024\u3092\u51fa\u529b(PIO_0_BASE)\u306b\u53cd\u6620\u3057\u7d9a\u3051\u308b\u3068\u3044\u3046\u30d7\u30ed\u30b0\u30e9\u30e0\u306b\u306a\u3063\u3066\u3044\u307e\u3059\u3002\n\n\u3044\u3088\u3044\u3088\u30d7\u30ed\u30b0\u30e9\u30e0\u3092\u5b9f\u884c\u3057\u307e\u3059\u3002\n\u30d7\u30ed\u30b8\u30a7\u30af\u30c8hello\u3092\u53f3\u30af\u30ea\u30c3\u30af\u3057\u3001Run As -> Nios II Hardware\u3092\u9078\u629e\u3057\u307e\u3059\u3002\ntarget connection\u30bf\u30d6\u3067\u3001\u30c7\u30d0\u30a4\u30b9\u304c\u63a5\u7d9a\u3055\u308c\u3066\u3044\u308b\u3053\u3068\u3092\u78ba\u8a8d\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n![image](https://qiita-image-store.s3.amazonaws.com/0/34215/02250ce2-0d3b-5283-1c59-e050113cbfaf.png)\n\u53f3\u4e0b\u306eRun\u30dc\u30bf\u30f3\u3092\u62bc\u3059\u3068\u3001FPGA\u3078\u306e\u30d7\u30ed\u30b0\u30e9\u30e0\u306e\u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\u3068\u5b9f\u884c\u304c\u958b\u59cb\u3057\u307e\u3059\u3002\nLED0\u306e\u70b9\u706f\u72b6\u614b\u304c\u304cSW0\u306e\u64cd\u4f5c\u306b\u3088\u3063\u3066\u5207\u308a\u66ff\u308f\u308c\u3070\u6210\u529f\u3067\u3059\u3002\u3046\u307e\u304f\u3044\u304b\u306a\u3044\u5834\u5408\u306fKEY0\u3092\u62bc\u3057\u3066Nios II\u3092\u30ea\u30bb\u30c3\u30c8\u3057\u3066\u307f\u307e\u3057\u3087\u3046\u3002\n\n\u304a\u75b2\u308c\u69d8\u3067\u3057\u305f\u3002\n\n## \u53c2\u8003\n[DE1-SoC\u3067Nios II\u30d7\u30ed\u30bb\u30c3\u30b5\u304b\u3089LED\u3092\u5236\u5fa1\u3059\u308b](http://c0lvlput3r.blogspot.jp/2014/10/controlling-led-from-nios2-processor-on-de1soc.html)\nDE1-SoC\u306fDE0-nano-SoC\u306e\u4e0a\u4f4d\u7248\u306e\u3088\u3046\u306a\u30dc\u30fc\u30c9\u3067\u3001\u5927\u3044\u306b\u53c2\u8003\u306b\u3055\u305b\u3066\u3044\u305f\u3060\u304d\u307e\u3057\u305f\u3002\n", "tags": ["FPGA", "Altera", "Atlas-SoC", "DE0-Nano-SoC"]}