Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Apr 13 15:30:20 2018
| Host         : pedro-H170-Gaming-3 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fxpnahid_timing_summary_routed.rpt -rpx fxpnahid_timing_summary_routed.rpx
| Design       : fxpnahid
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.154        0.000                      0                 4143        0.036        0.000                      0                 4143        1.520        0.000                       0                  2546  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.154        0.000                      0                 4143        0.036        0.000                      0                 4143        1.520        0.000                       0                  2546  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 sh_assign_3_reg_1215_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VyFxp_V_reg_1225_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.439ns (29.581%)  route 3.426ns (70.419%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 6.503 - 5.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.622     1.622    ap_clk
    SLICE_X39Y77         FDRE                                         r  sh_assign_3_reg_1215_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419     2.041 f  sh_assign_3_reg_1215_reg[9]/Q
                         net (fo=13, routed)          0.653     2.694    sh_assign_3_reg_1215[9]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.296     2.990 r  VyFxp_V_reg_1225[21]_i_14/O
                         net (fo=63, routed)          0.771     3.761    VyFxp_V_reg_1225[21]_i_14_n_2
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.150     3.911 r  VyFxp_V_reg_1225[20]_i_23/O
                         net (fo=4, routed)           0.681     4.592    VyFxp_V_reg_1225[20]_i_23_n_2
    SLICE_X38Y77         LUT6 (Prop_lut6_I5_O)        0.326     4.918 r  VyFxp_V_reg_1225[18]_i_8/O
                         net (fo=2, routed)           0.726     5.645    VyFxp_V_reg_1225[18]_i_8_n_2
    SLICE_X39Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.769 r  VyFxp_V_reg_1225[18]_i_3/O
                         net (fo=1, routed)           0.594     6.363    VyFxp_V_reg_1225[18]_i_3_n_2
    SLICE_X38Y76         LUT6 (Prop_lut6_I2_O)        0.124     6.487 r  VyFxp_V_reg_1225[18]_i_1/O
                         net (fo=1, routed)           0.000     6.487    VyFxp_V_reg_1225[18]_i_1_n_2
    SLICE_X38Y76         FDRE                                         r  VyFxp_V_reg_1225_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.503     6.503    ap_clk
    SLICE_X38Y76         FDRE                                         r  VyFxp_V_reg_1225_reg[18]/C
                         clock pessimism              0.096     6.599    
                         clock uncertainty           -0.035     6.564    
    SLICE_X38Y76         FDRE (Setup_fdre_C_D)        0.077     6.641    VyFxp_V_reg_1225_reg[18]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 sh_assign_1_reg_1210_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VxFxp_V_reg_1220_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.341ns (28.345%)  route 3.390ns (71.655%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 6.518 - 5.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.640     1.640    ap_clk
    SLICE_X30Y92         FDRE                                         r  sh_assign_1_reg_1210_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  sh_assign_1_reg_1210_reg[10]/Q
                         net (fo=13, routed)          0.853     3.011    sh_assign_1_reg_1210[10]
    SLICE_X33Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.135 r  VxFxp_V_reg_1220[21]_i_14/O
                         net (fo=63, routed)          0.776     3.911    VxFxp_V_reg_1220[21]_i_14_n_2
    SLICE_X33Y91         LUT4 (Prop_lut4_I2_O)        0.119     4.030 r  VxFxp_V_reg_1220[21]_i_35/O
                         net (fo=3, routed)           0.800     4.830    VxFxp_V_reg_1220[21]_i_35_n_2
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.332     5.162 r  VxFxp_V_reg_1220[21]_i_13/O
                         net (fo=2, routed)           0.538     5.700    VxFxp_V_reg_1220[21]_i_13_n_2
    SLICE_X34Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.824 r  VxFxp_V_reg_1220[13]_i_3/O
                         net (fo=1, routed)           0.423     6.247    VxFxp_V_reg_1220[13]_i_3_n_2
    SLICE_X34Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.371 r  VxFxp_V_reg_1220[13]_i_1/O
                         net (fo=1, routed)           0.000     6.371    VxFxp_V_reg_1220[13]_i_1_n_2
    SLICE_X34Y92         FDRE                                         r  VxFxp_V_reg_1220_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.518     6.518    ap_clk
    SLICE_X34Y92         FDRE                                         r  VxFxp_V_reg_1220_reg[13]/C
                         clock pessimism              0.079     6.597    
                         clock uncertainty           -0.035     6.562    
    SLICE_X34Y92         FDRE (Setup_fdre_C_D)        0.079     6.641    VxFxp_V_reg_1220_reg[13]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 sh_assign_3_reg_1215_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VyFxp_V_reg_1225_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.211ns (25.982%)  route 3.450ns (74.018%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 6.508 - 5.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.622     1.622    ap_clk
    SLICE_X39Y77         FDRE                                         r  sh_assign_3_reg_1215_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419     2.041 f  sh_assign_3_reg_1215_reg[9]/Q
                         net (fo=13, routed)          0.653     2.694    sh_assign_3_reg_1215[9]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.296     2.990 r  VyFxp_V_reg_1225[21]_i_14/O
                         net (fo=63, routed)          0.876     3.866    VyFxp_V_reg_1225[21]_i_14_n_2
    SLICE_X37Y79         LUT4 (Prop_lut4_I2_O)        0.124     3.990 r  VyFxp_V_reg_1225[21]_i_24/O
                         net (fo=4, routed)           0.738     4.728    VyFxp_V_reg_1225[21]_i_24_n_2
    SLICE_X37Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.852 r  VyFxp_V_reg_1225[21]_i_9/O
                         net (fo=2, routed)           0.757     5.608    VyFxp_V_reg_1225[21]_i_9_n_2
    SLICE_X38Y80         LUT6 (Prop_lut6_I1_O)        0.124     5.732 r  VyFxp_V_reg_1225[21]_i_4/O
                         net (fo=1, routed)           0.427     6.159    VyFxp_V_reg_1225[21]_i_4_n_2
    SLICE_X37Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.283 r  VyFxp_V_reg_1225[21]_i_2/O
                         net (fo=1, routed)           0.000     6.283    VyFxp_V_reg_1225[21]_i_2_n_2
    SLICE_X37Y79         FDRE                                         r  VyFxp_V_reg_1225_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.508     6.508    ap_clk
    SLICE_X37Y79         FDRE                                         r  VyFxp_V_reg_1225_reg[21]/C
                         clock pessimism              0.079     6.587    
                         clock uncertainty           -0.035     6.552    
    SLICE_X37Y79         FDRE (Setup_fdre_C_D)        0.029     6.581    VyFxp_V_reg_1225_reg[21]
  -------------------------------------------------------------------
                         required time                          6.581    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 sh_assign_1_reg_1210_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VxFxp_V_reg_1220_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.138ns (24.226%)  route 3.559ns (75.774%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 6.519 - 5.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.640     1.640    ap_clk
    SLICE_X30Y92         FDRE                                         r  sh_assign_1_reg_1210_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  sh_assign_1_reg_1210_reg[10]/Q
                         net (fo=13, routed)          0.853     3.011    sh_assign_1_reg_1210[10]
    SLICE_X33Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.135 r  VxFxp_V_reg_1220[21]_i_14/O
                         net (fo=63, routed)          0.954     4.089    VxFxp_V_reg_1220[21]_i_14_n_2
    SLICE_X32Y91         LUT4 (Prop_lut4_I2_O)        0.124     4.213 r  VxFxp_V_reg_1220[20]_i_34/O
                         net (fo=3, routed)           0.632     4.845    VxFxp_V_reg_1220[20]_i_34_n_2
    SLICE_X30Y90         LUT5 (Prop_lut5_I2_O)        0.124     4.969 r  VxFxp_V_reg_1220[18]_i_11/O
                         net (fo=2, routed)           0.692     5.661    VxFxp_V_reg_1220[18]_i_11_n_2
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.785 r  VxFxp_V_reg_1220[10]_i_2/O
                         net (fo=1, routed)           0.428     6.213    VxFxp_V_reg_1220[10]_i_2_n_2
    SLICE_X30Y91         LUT5 (Prop_lut5_I1_O)        0.124     6.337 r  VxFxp_V_reg_1220[10]_i_1/O
                         net (fo=1, routed)           0.000     6.337    VxFxp_V_reg_1220[10]_i_1_n_2
    SLICE_X30Y91         FDRE                                         r  VxFxp_V_reg_1220_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.519     6.519    ap_clk
    SLICE_X30Y91         FDRE                                         r  VxFxp_V_reg_1220_reg[10]/C
                         clock pessimism              0.096     6.615    
                         clock uncertainty           -0.035     6.580    
    SLICE_X30Y91         FDRE (Setup_fdre_C_D)        0.081     6.661    VxFxp_V_reg_1220_reg[10]
  -------------------------------------------------------------------
                         required time                          6.661    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 sh_assign_3_reg_1215_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VyFxp_V_reg_1225_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.407ns (30.445%)  route 3.214ns (69.555%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 6.501 - 5.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.622     1.622    ap_clk
    SLICE_X39Y77         FDRE                                         r  sh_assign_3_reg_1215_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.419     2.041 f  sh_assign_3_reg_1215_reg[9]/Q
                         net (fo=13, routed)          0.653     2.694    sh_assign_3_reg_1215[9]
    SLICE_X39Y77         LUT5 (Prop_lut5_I2_O)        0.296     2.990 r  VyFxp_V_reg_1225[21]_i_14/O
                         net (fo=63, routed)          0.720     3.710    VyFxp_V_reg_1225[21]_i_14_n_2
    SLICE_X39Y79         LUT4 (Prop_lut4_I2_O)        0.118     3.828 r  VyFxp_V_reg_1225[20]_i_21/O
                         net (fo=4, routed)           1.000     4.828    VyFxp_V_reg_1225[20]_i_21_n_2
    SLICE_X45Y78         LUT6 (Prop_lut6_I0_O)        0.326     5.154 r  VyFxp_V_reg_1225[20]_i_8/O
                         net (fo=2, routed)           0.445     5.599    VyFxp_V_reg_1225[20]_i_8_n_2
    SLICE_X45Y78         LUT6 (Prop_lut6_I1_O)        0.124     5.723 r  VyFxp_V_reg_1225[20]_i_3/O
                         net (fo=1, routed)           0.396     6.119    VyFxp_V_reg_1225[20]_i_3_n_2
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124     6.243 r  VyFxp_V_reg_1225[20]_i_1/O
                         net (fo=1, routed)           0.000     6.243    VyFxp_V_reg_1225[20]_i_1_n_2
    SLICE_X43Y77         FDRE                                         r  VyFxp_V_reg_1225_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.501     6.501    ap_clk
    SLICE_X43Y77         FDRE                                         r  VyFxp_V_reg_1225_reg[20]/C
                         clock pessimism              0.079     6.580    
                         clock uncertainty           -0.035     6.545    
    SLICE_X43Y77         FDRE (Setup_fdre_C_D)        0.031     6.576    VyFxp_V_reg_1225_reg[20]
  -------------------------------------------------------------------
                         required time                          6.576    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 sh_assign_1_reg_1210_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VxFxp_V_reg_1220_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 1.138ns (24.425%)  route 3.521ns (75.575%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 6.518 - 5.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.640     1.640    ap_clk
    SLICE_X30Y92         FDRE                                         r  sh_assign_1_reg_1210_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  sh_assign_1_reg_1210_reg[10]/Q
                         net (fo=13, routed)          0.853     3.011    sh_assign_1_reg_1210[10]
    SLICE_X33Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.135 r  VxFxp_V_reg_1220[21]_i_14/O
                         net (fo=63, routed)          0.765     3.900    VxFxp_V_reg_1220[21]_i_14_n_2
    SLICE_X36Y92         LUT4 (Prop_lut4_I2_O)        0.124     4.024 r  VxFxp_V_reg_1220[21]_i_21/O
                         net (fo=4, routed)           0.836     4.859    VxFxp_V_reg_1220[21]_i_21_n_2
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.983 r  VxFxp_V_reg_1220[15]_i_9/O
                         net (fo=1, routed)           0.773     5.756    VxFxp_V_reg_1220[15]_i_9_n_2
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.880 r  VxFxp_V_reg_1220[15]_i_3/O
                         net (fo=1, routed)           0.295     6.175    VxFxp_V_reg_1220[15]_i_3_n_2
    SLICE_X34Y92         LUT6 (Prop_lut6_I2_O)        0.124     6.299 r  VxFxp_V_reg_1220[15]_i_1/O
                         net (fo=1, routed)           0.000     6.299    VxFxp_V_reg_1220[15]_i_1_n_2
    SLICE_X34Y92         FDRE                                         r  VxFxp_V_reg_1220_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.518     6.518    ap_clk
    SLICE_X34Y92         FDRE                                         r  VxFxp_V_reg_1220_reg[15]/C
                         clock pessimism              0.079     6.597    
                         clock uncertainty           -0.035     6.562    
    SLICE_X34Y92         FDRE (Setup_fdre_C_D)        0.081     6.643    VxFxp_V_reg_1220_reg[15]
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 sh_assign_1_reg_1210_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VxFxp_V_reg_1220_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.138ns (24.676%)  route 3.474ns (75.324%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 6.520 - 5.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.640     1.640    ap_clk
    SLICE_X30Y92         FDRE                                         r  sh_assign_1_reg_1210_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  sh_assign_1_reg_1210_reg[10]/Q
                         net (fo=13, routed)          0.853     3.011    sh_assign_1_reg_1210[10]
    SLICE_X33Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.135 r  VxFxp_V_reg_1220[21]_i_14/O
                         net (fo=63, routed)          0.842     3.977    VxFxp_V_reg_1220[21]_i_14_n_2
    SLICE_X34Y90         LUT4 (Prop_lut4_I2_O)        0.124     4.101 r  VxFxp_V_reg_1220[15]_i_13/O
                         net (fo=2, routed)           0.805     4.906    VxFxp_V_reg_1220[15]_i_13_n_2
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.030 r  VxFxp_V_reg_1220[19]_i_11/O
                         net (fo=2, routed)           0.646     5.676    VxFxp_V_reg_1220[19]_i_11_n_2
    SLICE_X31Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.800 r  VxFxp_V_reg_1220[11]_i_2/O
                         net (fo=1, routed)           0.328     6.128    VxFxp_V_reg_1220[11]_i_2_n_2
    SLICE_X28Y92         LUT5 (Prop_lut5_I1_O)        0.124     6.252 r  VxFxp_V_reg_1220[11]_i_1/O
                         net (fo=1, routed)           0.000     6.252    VxFxp_V_reg_1220[11]_i_1_n_2
    SLICE_X28Y92         FDRE                                         r  VxFxp_V_reg_1220_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.520     6.520    ap_clk
    SLICE_X28Y92         FDRE                                         r  VxFxp_V_reg_1220_reg[11]/C
                         clock pessimism              0.079     6.599    
                         clock uncertainty           -0.035     6.564    
    SLICE_X28Y92         FDRE (Setup_fdre_C_D)        0.032     6.596    VxFxp_V_reg_1220_reg[11]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 sh_assign_1_reg_1210_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VxFxp_V_reg_1220_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.334ns (28.847%)  route 3.290ns (71.153%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 6.519 - 5.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.640     1.640    ap_clk
    SLICE_X30Y92         FDRE                                         r  sh_assign_1_reg_1210_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  sh_assign_1_reg_1210_reg[10]/Q
                         net (fo=13, routed)          0.853     3.011    sh_assign_1_reg_1210[10]
    SLICE_X33Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.135 r  VxFxp_V_reg_1220[21]_i_14/O
                         net (fo=63, routed)          0.603     3.738    VxFxp_V_reg_1220[21]_i_14_n_2
    SLICE_X35Y93         LUT4 (Prop_lut4_I2_O)        0.118     3.856 r  VxFxp_V_reg_1220[21]_i_25/O
                         net (fo=4, routed)           0.693     4.548    VxFxp_V_reg_1220[21]_i_25_n_2
    SLICE_X35Y92         LUT6 (Prop_lut6_I5_O)        0.326     4.874 r  VxFxp_V_reg_1220[19]_i_8/O
                         net (fo=2, routed)           0.744     5.618    VxFxp_V_reg_1220[19]_i_8_n_2
    SLICE_X32Y91         LUT6 (Prop_lut6_I1_O)        0.124     5.742 r  VxFxp_V_reg_1220[19]_i_3/O
                         net (fo=1, routed)           0.398     6.140    VxFxp_V_reg_1220[19]_i_3_n_2
    SLICE_X31Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.264 r  VxFxp_V_reg_1220[19]_i_1/O
                         net (fo=1, routed)           0.000     6.264    VxFxp_V_reg_1220[19]_i_1_n_2
    SLICE_X31Y91         FDRE                                         r  VxFxp_V_reg_1220_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.519     6.519    ap_clk
    SLICE_X31Y91         FDRE                                         r  VxFxp_V_reg_1220_reg[19]/C
                         clock pessimism              0.096     6.615    
                         clock uncertainty           -0.035     6.580    
    SLICE_X31Y91         FDRE (Setup_fdre_C_D)        0.031     6.611    VxFxp_V_reg_1220_reg[19]
  -------------------------------------------------------------------
                         required time                          6.611    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 sh_assign_1_reg_1210_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VxFxp_V_reg_1220_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 1.334ns (28.670%)  route 3.319ns (71.330%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 6.519 - 5.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.640     1.640    ap_clk
    SLICE_X30Y92         FDRE                                         r  sh_assign_1_reg_1210_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  sh_assign_1_reg_1210_reg[10]/Q
                         net (fo=13, routed)          0.853     3.011    sh_assign_1_reg_1210[10]
    SLICE_X33Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.135 r  VxFxp_V_reg_1220[21]_i_14/O
                         net (fo=63, routed)          0.799     3.933    VxFxp_V_reg_1220[21]_i_14_n_2
    SLICE_X32Y94         LUT4 (Prop_lut4_I2_O)        0.118     4.051 r  VxFxp_V_reg_1220[21]_i_29/O
                         net (fo=4, routed)           0.669     4.721    VxFxp_V_reg_1220[21]_i_29_n_2
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.326     5.047 r  VxFxp_V_reg_1220[21]_i_10/O
                         net (fo=2, routed)           0.579     5.626    VxFxp_V_reg_1220[21]_i_10_n_2
    SLICE_X36Y93         LUT6 (Prop_lut6_I3_O)        0.124     5.750 r  VxFxp_V_reg_1220[21]_i_4/O
                         net (fo=1, routed)           0.419     6.169    VxFxp_V_reg_1220[21]_i_4_n_2
    SLICE_X34Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.293 r  VxFxp_V_reg_1220[21]_i_2/O
                         net (fo=1, routed)           0.000     6.293    VxFxp_V_reg_1220[21]_i_2_n_2
    SLICE_X34Y93         FDRE                                         r  VxFxp_V_reg_1220_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.519     6.519    ap_clk
    SLICE_X34Y93         FDRE                                         r  VxFxp_V_reg_1220_reg[21]/C
                         clock pessimism              0.079     6.598    
                         clock uncertainty           -0.035     6.563    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.081     6.644    VxFxp_V_reg_1220_reg[21]
  -------------------------------------------------------------------
                         required time                          6.644    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 sh_assign_1_reg_1210_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VxFxp_V_reg_1220_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.138ns (24.470%)  route 3.513ns (75.530%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 6.518 - 5.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.640     1.640    ap_clk
    SLICE_X30Y92         FDRE                                         r  sh_assign_1_reg_1210_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     2.158 f  sh_assign_1_reg_1210_reg[10]/Q
                         net (fo=13, routed)          0.853     3.011    sh_assign_1_reg_1210[10]
    SLICE_X33Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.135 r  VxFxp_V_reg_1220[21]_i_14/O
                         net (fo=63, routed)          0.954     4.089    VxFxp_V_reg_1220[21]_i_14_n_2
    SLICE_X32Y91         LUT4 (Prop_lut4_I2_O)        0.124     4.213 r  VxFxp_V_reg_1220[20]_i_34/O
                         net (fo=3, routed)           0.820     5.033    VxFxp_V_reg_1220[20]_i_34_n_2
    SLICE_X30Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.157 r  VxFxp_V_reg_1220[20]_i_12/O
                         net (fo=2, routed)           0.426     5.582    VxFxp_V_reg_1220[20]_i_12_n_2
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.706 r  VxFxp_V_reg_1220[12]_i_3/O
                         net (fo=1, routed)           0.460     6.167    VxFxp_V_reg_1220[12]_i_3_n_2
    SLICE_X30Y89         LUT6 (Prop_lut6_I2_O)        0.124     6.291 r  VxFxp_V_reg_1220[12]_i_1/O
                         net (fo=1, routed)           0.000     6.291    VxFxp_V_reg_1220[12]_i_1_n_2
    SLICE_X30Y89         FDRE                                         r  VxFxp_V_reg_1220_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2545, unset)         1.518     6.518    ap_clk
    SLICE_X30Y89         FDRE                                         r  VxFxp_V_reg_1220_reg[12]/C
                         clock pessimism              0.096     6.614    
                         clock uncertainty           -0.035     6.579    
    SLICE_X30Y89         FDRE (Setup_fdre_C_D)        0.079     6.658    VxFxp_V_reg_1220_reg[12]
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  0.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 grp_fxp_sqrt_fu_121/tmp_70_reg_348_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raizVy_V_reg_1235_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.625%)  route 0.205ns (52.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.552     0.552    grp_fxp_sqrt_fu_121/ap_clk
    SLICE_X51Y76         FDRE                                         r  grp_fxp_sqrt_fu_121/tmp_70_reg_348_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  grp_fxp_sqrt_fu_121/tmp_70_reg_348_reg[0]/Q
                         net (fo=1, routed)           0.205     0.898    grp_fxp_sqrt_fu_121/tmp_70_reg_348[0]
    SLICE_X53Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.943 r  grp_fxp_sqrt_fu_121/raizVy_V_reg_1235[0]_i_1/O
                         net (fo=1, routed)           0.000     0.943    grp_fxp_sqrt_fu_121_ap_return[0]
    SLICE_X53Y78         FDRE                                         r  raizVy_V_reg_1235_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.821     0.821    ap_clk
    SLICE_X53Y78         FDRE                                         r  raizVy_V_reg_1235_reg[0]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.091     0.907    raizVy_V_reg_1235_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 D4_reg_1510_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.195%)  route 0.219ns (60.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.561     0.561    ap_clk
    SLICE_X48Y85         FDRE                                         r  D4_reg_1510_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  D4_reg_1510_reg[7]/Q
                         net (fo=1, routed)           0.219     0.921    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/D4_reg_1510_reg[11][7]
    SLICE_X54Y85         FDRE                                         r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.828     0.828    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/ap_clk
    SLICE_X54Y85         FDRE                                         r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[15]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.059     0.882    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 D4_reg_1510_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.179%)  route 0.219ns (60.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.561     0.561    ap_clk
    SLICE_X48Y84         FDRE                                         r  D4_reg_1510_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  D4_reg_1510_reg[2]/Q
                         net (fo=1, routed)           0.219     0.921    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/D4_reg_1510_reg[11][2]
    SLICE_X54Y83         FDRE                                         r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.826     0.826    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/ap_clk
    SLICE_X54Y83         FDRE                                         r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[10]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.059     0.880    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 D4_reg_1510_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.053%)  route 0.220ns (60.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.561     0.561    ap_clk
    SLICE_X48Y86         FDRE                                         r  D4_reg_1510_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  D4_reg_1510_reg[8]/Q
                         net (fo=1, routed)           0.220     0.922    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/D4_reg_1510_reg[11][8]
    SLICE_X54Y85         FDRE                                         r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.828     0.828    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/ap_clk
    SLICE_X54Y85         FDRE                                         r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[16]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.052     0.875    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 grp_fxp_sqrt_fu_121/p_s_reg_62_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            grp_fxp_sqrt_fu_121/tmp_70_reg_348_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.252ns (59.472%)  route 0.172ns (40.528%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.553     0.553    grp_fxp_sqrt_fu_121/ap_clk
    SLICE_X52Y77         FDRE                                         r  grp_fxp_sqrt_fu_121/p_s_reg_62_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  grp_fxp_sqrt_fu_121/p_s_reg_62_reg[11]/Q
                         net (fo=4, routed)           0.172     0.866    grp_fxp_sqrt_fu_121/p_s_reg_62[11]
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.977 r  grp_fxp_sqrt_fu_121/tmp_70_reg_348_reg[10]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.977    grp_fxp_sqrt_fu_121/q_V_fu_164_p2[11]
    SLICE_X51Y78         FDRE                                         r  grp_fxp_sqrt_fu_121/tmp_70_reg_348_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.822     0.822    grp_fxp_sqrt_fu_121/ap_clk
    SLICE_X51Y78         FDRE                                         r  grp_fxp_sqrt_fu_121/tmp_70_reg_348_reg[10]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.105     0.922    grp_fxp_sqrt_fu_121/tmp_70_reg_348_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fxpnahid_sitodp_6bkb_U2/din0_buf1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.034%)  route 0.180ns (41.966%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.563     0.563    fxpnahid_sitodp_6bkb_U2/ap_clk
    SLICE_X52Y94         FDRE                                         r  fxpnahid_sitodp_6bkb_U2/din0_buf1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  fxpnahid_sitodp_6bkb_U2/din0_buf1_reg[27]/Q
                         net (fo=1, routed)           0.180     0.884    fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/s_axis_a_tdata[27]
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.045     0.929 r  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/CHAIN_GEN[27].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     0.929    fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/xor_a[27]
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.992 r  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.992    fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/D[27]
    SLICE_X48Y94         FDRE                                         r  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.836     0.836    fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X48Y94         FDRE                                         r  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[27]/C
                         clock pessimism             -0.005     0.831    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.105     0.936    fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fxpnahid_sitodp_6bkb_U3/din0_buf1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.291ns (63.963%)  route 0.164ns (36.037%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.551     0.551    fxpnahid_sitodp_6bkb_U3/ap_clk
    SLICE_X55Y76         FDRE                                         r  fxpnahid_sitodp_6bkb_U3/din0_buf1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  fxpnahid_sitodp_6bkb_U3/din0_buf1_reg[23]/Q
                         net (fo=1, routed)           0.164     0.843    fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/s_axis_a_tdata[23]
    SLICE_X50Y76         LUT2 (Prop_lut2_I1_O)        0.099     0.942 r  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/CHAIN_GEN[23].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     0.942    fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/xor_a[23]
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.006 r  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.006    fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/D[23]
    SLICE_X50Y76         FDRE                                         r  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.819     0.819    fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X50Y76         FDRE                                         r  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.134     0.948    fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fxpnahid_sitodp_6bkb_U2/din0_buf1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.252ns (58.274%)  route 0.180ns (41.726%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.563     0.563    fxpnahid_sitodp_6bkb_U2/ap_clk
    SLICE_X52Y94         FDRE                                         r  fxpnahid_sitodp_6bkb_U2/din0_buf1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  fxpnahid_sitodp_6bkb_U2/din0_buf1_reg[30]/Q
                         net (fo=1, routed)           0.180     0.884    fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/s_axis_a_tdata[30]
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.045     0.929 r  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/CHAIN_GEN[30].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     0.929    fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/xor_a[30]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.995 r  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.995    fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/D[30]
    SLICE_X48Y95         FDRE                                         r  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.836     0.836    fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X48Y95         FDRE                                         r  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism             -0.005     0.831    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.105     0.936    fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 tmp_32_reg_1289_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tmp_17_reg_1400_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.743%)  route 0.173ns (40.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.562     0.562    ap_clk
    SLICE_X51Y88         FDRE                                         r  tmp_32_reg_1289_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  tmp_32_reg_1289_reg[0]/Q
                         net (fo=4, routed)           0.173     0.876    tmp_32_reg_1289[0]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.991 r  tmp_17_reg_1400_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.991    tmp_17_reg_1400_reg[3]_i_1_n_9
    SLICE_X53Y88         FDRE                                         r  tmp_17_reg_1400_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.831     0.831    ap_clk
    SLICE_X53Y88         FDRE                                         r  tmp_17_reg_1400_reg[0]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.105     0.931    tmp_17_reg_1400_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 D4_reg_1510_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.830%)  route 0.242ns (63.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.561     0.561    ap_clk
    SLICE_X48Y85         FDRE                                         r  D4_reg_1510_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  D4_reg_1510_reg[5]/Q
                         net (fo=1, routed)           0.242     0.944    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/D4_reg_1510_reg[11][5]
    SLICE_X54Y83         FDRE                                         r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2545, unset)         0.826     0.826    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/ap_clk
    SLICE_X54Y83         FDRE                                         r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[13]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.063     0.884    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/divisor0_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y26   fxpnahid_mul_mul_dEe_U8/fxpnahid_mul_mul_dEe_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y27   tmp2_reg_1121_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y36   p_x_assign_reg_1136_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y35   tmp1_reg_1116_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y37   tmp_s_reg_1126_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y28   tmp_3_reg_1131_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y34   fxpnahid_mul_mul_dEe_U7/fxpnahid_mul_mul_dEe_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y30   p_x_assign_1_reg_1141_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X52Y90  fxpnahid_sitodp_6bkb_U2/din0_buf1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X52Y90  fxpnahid_sitodp_6bkb_U2/din0_buf1_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X38Y93  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X38Y95  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X38Y95  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X70Y81  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/r_stage_reg[26]_srl26___fxpnahid_udiv_28ncud_U6_fxpnahid_udiv_28ncud_div_U_fxpnahid_udiv_28ncud_div_u_0_r_stage_reg_r_24/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X42Y74  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X30Y75  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X30Y75  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X70Y81  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/r_stage_reg[26]_srl26___fxpnahid_udiv_28ncud_U6_fxpnahid_udiv_28ncud_div_U_fxpnahid_udiv_28ncud_div_u_0_r_stage_reg_r_24/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X38Y93  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X38Y95  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X42Y74  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X38Y93  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X38Y95  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X38Y95  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X42Y74  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X30Y75  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X30Y75  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X30Y75  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X30Y75  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X70Y81  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/r_stage_reg[26]_srl26___fxpnahid_udiv_28ncud_U6_fxpnahid_udiv_28ncud_div_U_fxpnahid_udiv_28ncud_div_u_0_r_stage_reg_r_24/CLK



