
Drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000e68  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000f98  08000f98  00010f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000fb0  08000fb0  00010fb8  2**0
                  CONTENTS
  4 .ARM          00000000  08000fb0  08000fb0  00010fb8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000fb0  08000fb8  00010fb8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000fb0  08000fb0  00010fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000fb4  08000fb4  00010fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010fb8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  20000000  08000fb8  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000068  08000fb8  00020068  2**0
                  ALLOC
 11 .ARM.attributes 0000002d  00000000  00000000  00010fb8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005034  00000000  00000000  00010fe5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000bec  00000000  00000000  00016019  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000008e4  00000000  00000000  00016c05  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000210  00000000  00000000  000174f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000001a8  00000000  00000000  00017700  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000011a9  00000000  00000000  000178a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00002a6b  00000000  00000000  00018a51  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0000a51b  00000000  00000000  0001b4bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000259d7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000005e4  00000000  00000000  00025a54  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c06      	ldr	r4, [pc, #24]	; (800014c <__do_global_dtors_aux+0x1c>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	2b00      	cmp	r3, #0
 8000138:	d107      	bne.n	800014a <__do_global_dtors_aux+0x1a>
 800013a:	4b05      	ldr	r3, [pc, #20]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013c:	2b00      	cmp	r3, #0
 800013e:	d002      	beq.n	8000146 <__do_global_dtors_aux+0x16>
 8000140:	4804      	ldr	r0, [pc, #16]	; (8000154 <__do_global_dtors_aux+0x24>)
 8000142:	f3af 8000 	nop.w
 8000146:	2301      	movs	r3, #1
 8000148:	7023      	strb	r3, [r4, #0]
 800014a:	bd10      	pop	{r4, pc}
 800014c:	20000000 	.word	0x20000000
 8000150:	00000000 	.word	0x00000000
 8000154:	08000f80 	.word	0x08000f80

08000158 <frame_dummy>:
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <frame_dummy+0x14>)
 800015a:	b510      	push	{r4, lr}
 800015c:	2b00      	cmp	r3, #0
 800015e:	d003      	beq.n	8000168 <frame_dummy+0x10>
 8000160:	4903      	ldr	r1, [pc, #12]	; (8000170 <frame_dummy+0x18>)
 8000162:	4804      	ldr	r0, [pc, #16]	; (8000174 <frame_dummy+0x1c>)
 8000164:	f3af 8000 	nop.w
 8000168:	bd10      	pop	{r4, pc}
 800016a:	46c0      	nop			; (mov r8, r8)
 800016c:	00000000 	.word	0x00000000
 8000170:	20000004 	.word	0x20000004
 8000174:	08000f80 	.word	0x08000f80

08000178 <__udivsi3>:
 8000178:	2200      	movs	r2, #0
 800017a:	0843      	lsrs	r3, r0, #1
 800017c:	428b      	cmp	r3, r1
 800017e:	d374      	bcc.n	800026a <__udivsi3+0xf2>
 8000180:	0903      	lsrs	r3, r0, #4
 8000182:	428b      	cmp	r3, r1
 8000184:	d35f      	bcc.n	8000246 <__udivsi3+0xce>
 8000186:	0a03      	lsrs	r3, r0, #8
 8000188:	428b      	cmp	r3, r1
 800018a:	d344      	bcc.n	8000216 <__udivsi3+0x9e>
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d328      	bcc.n	80001e4 <__udivsi3+0x6c>
 8000192:	0c03      	lsrs	r3, r0, #16
 8000194:	428b      	cmp	r3, r1
 8000196:	d30d      	bcc.n	80001b4 <__udivsi3+0x3c>
 8000198:	22ff      	movs	r2, #255	; 0xff
 800019a:	0209      	lsls	r1, r1, #8
 800019c:	ba12      	rev	r2, r2
 800019e:	0c03      	lsrs	r3, r0, #16
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d302      	bcc.n	80001aa <__udivsi3+0x32>
 80001a4:	1212      	asrs	r2, r2, #8
 80001a6:	0209      	lsls	r1, r1, #8
 80001a8:	d065      	beq.n	8000276 <__udivsi3+0xfe>
 80001aa:	0b03      	lsrs	r3, r0, #12
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d319      	bcc.n	80001e4 <__udivsi3+0x6c>
 80001b0:	e000      	b.n	80001b4 <__udivsi3+0x3c>
 80001b2:	0a09      	lsrs	r1, r1, #8
 80001b4:	0bc3      	lsrs	r3, r0, #15
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x46>
 80001ba:	03cb      	lsls	r3, r1, #15
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0b83      	lsrs	r3, r0, #14
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x52>
 80001c6:	038b      	lsls	r3, r1, #14
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0b43      	lsrs	r3, r0, #13
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x5e>
 80001d2:	034b      	lsls	r3, r1, #13
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0b03      	lsrs	r3, r0, #12
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x6a>
 80001de:	030b      	lsls	r3, r1, #12
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0ac3      	lsrs	r3, r0, #11
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x76>
 80001ea:	02cb      	lsls	r3, r1, #11
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	0a83      	lsrs	r3, r0, #10
 80001f2:	428b      	cmp	r3, r1
 80001f4:	d301      	bcc.n	80001fa <__udivsi3+0x82>
 80001f6:	028b      	lsls	r3, r1, #10
 80001f8:	1ac0      	subs	r0, r0, r3
 80001fa:	4152      	adcs	r2, r2
 80001fc:	0a43      	lsrs	r3, r0, #9
 80001fe:	428b      	cmp	r3, r1
 8000200:	d301      	bcc.n	8000206 <__udivsi3+0x8e>
 8000202:	024b      	lsls	r3, r1, #9
 8000204:	1ac0      	subs	r0, r0, r3
 8000206:	4152      	adcs	r2, r2
 8000208:	0a03      	lsrs	r3, r0, #8
 800020a:	428b      	cmp	r3, r1
 800020c:	d301      	bcc.n	8000212 <__udivsi3+0x9a>
 800020e:	020b      	lsls	r3, r1, #8
 8000210:	1ac0      	subs	r0, r0, r3
 8000212:	4152      	adcs	r2, r2
 8000214:	d2cd      	bcs.n	80001b2 <__udivsi3+0x3a>
 8000216:	09c3      	lsrs	r3, r0, #7
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xa8>
 800021c:	01cb      	lsls	r3, r1, #7
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0983      	lsrs	r3, r0, #6
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xb4>
 8000228:	018b      	lsls	r3, r1, #6
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0943      	lsrs	r3, r0, #5
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xc0>
 8000234:	014b      	lsls	r3, r1, #5
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xcc>
 8000240:	010b      	lsls	r3, r1, #4
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	08c3      	lsrs	r3, r0, #3
 8000248:	428b      	cmp	r3, r1
 800024a:	d301      	bcc.n	8000250 <__udivsi3+0xd8>
 800024c:	00cb      	lsls	r3, r1, #3
 800024e:	1ac0      	subs	r0, r0, r3
 8000250:	4152      	adcs	r2, r2
 8000252:	0883      	lsrs	r3, r0, #2
 8000254:	428b      	cmp	r3, r1
 8000256:	d301      	bcc.n	800025c <__udivsi3+0xe4>
 8000258:	008b      	lsls	r3, r1, #2
 800025a:	1ac0      	subs	r0, r0, r3
 800025c:	4152      	adcs	r2, r2
 800025e:	0843      	lsrs	r3, r0, #1
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__udivsi3+0xf0>
 8000264:	004b      	lsls	r3, r1, #1
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	1a41      	subs	r1, r0, r1
 800026c:	d200      	bcs.n	8000270 <__udivsi3+0xf8>
 800026e:	4601      	mov	r1, r0
 8000270:	4152      	adcs	r2, r2
 8000272:	4610      	mov	r0, r2
 8000274:	4770      	bx	lr
 8000276:	e7ff      	b.n	8000278 <__udivsi3+0x100>
 8000278:	b501      	push	{r0, lr}
 800027a:	2000      	movs	r0, #0
 800027c:	f000 f806 	bl	800028c <__aeabi_idiv0>
 8000280:	bd02      	pop	{r1, pc}
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_uidivmod>:
 8000284:	2900      	cmp	r1, #0
 8000286:	d0f7      	beq.n	8000278 <__udivsi3+0x100>
 8000288:	e776      	b.n	8000178 <__udivsi3>
 800028a:	4770      	bx	lr

0800028c <__aeabi_idiv0>:
 800028c:	4770      	bx	lr
 800028e:	46c0      	nop			; (mov r8, r8)

08000290 <EXTI0_IRQHandler>:
 *                            ISR Functions Definitions
 * ==================================================================
 */

void EXTI0_IRQHandler(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
	if (EXTI->PR & 1<<0)  { EXTI->PR |= 1<<0  ; GP_IRQ_CallBack[0]()  ; }
 8000294:	4b08      	ldr	r3, [pc, #32]	; (80002b8 <EXTI0_IRQHandler+0x28>)
 8000296:	695b      	ldr	r3, [r3, #20]
 8000298:	2201      	movs	r2, #1
 800029a:	4013      	ands	r3, r2
 800029c:	d008      	beq.n	80002b0 <EXTI0_IRQHandler+0x20>
 800029e:	4b06      	ldr	r3, [pc, #24]	; (80002b8 <EXTI0_IRQHandler+0x28>)
 80002a0:	695a      	ldr	r2, [r3, #20]
 80002a2:	4b05      	ldr	r3, [pc, #20]	; (80002b8 <EXTI0_IRQHandler+0x28>)
 80002a4:	2101      	movs	r1, #1
 80002a6:	430a      	orrs	r2, r1
 80002a8:	615a      	str	r2, [r3, #20]
 80002aa:	4b04      	ldr	r3, [pc, #16]	; (80002bc <EXTI0_IRQHandler+0x2c>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	4798      	blx	r3
}
 80002b0:	46c0      	nop			; (mov r8, r8)
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	46c0      	nop			; (mov r8, r8)
 80002b8:	40010400 	.word	0x40010400
 80002bc:	20000028 	.word	0x20000028

080002c0 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
	if (EXTI->PR & 1<<1)  { EXTI->PR |= 1<<1  ; GP_IRQ_CallBack[1]()  ; }
 80002c4:	4b08      	ldr	r3, [pc, #32]	; (80002e8 <EXTI1_IRQHandler+0x28>)
 80002c6:	695b      	ldr	r3, [r3, #20]
 80002c8:	2202      	movs	r2, #2
 80002ca:	4013      	ands	r3, r2
 80002cc:	d008      	beq.n	80002e0 <EXTI1_IRQHandler+0x20>
 80002ce:	4b06      	ldr	r3, [pc, #24]	; (80002e8 <EXTI1_IRQHandler+0x28>)
 80002d0:	695a      	ldr	r2, [r3, #20]
 80002d2:	4b05      	ldr	r3, [pc, #20]	; (80002e8 <EXTI1_IRQHandler+0x28>)
 80002d4:	2102      	movs	r1, #2
 80002d6:	430a      	orrs	r2, r1
 80002d8:	615a      	str	r2, [r3, #20]
 80002da:	4b04      	ldr	r3, [pc, #16]	; (80002ec <EXTI1_IRQHandler+0x2c>)
 80002dc:	685b      	ldr	r3, [r3, #4]
 80002de:	4798      	blx	r3
}
 80002e0:	46c0      	nop			; (mov r8, r8)
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	46c0      	nop			; (mov r8, r8)
 80002e8:	40010400 	.word	0x40010400
 80002ec:	20000028 	.word	0x20000028

080002f0 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
	if (EXTI->PR & 1<<2)  { EXTI->PR |= 1<<2  ; GP_IRQ_CallBack[2]() ; }
 80002f4:	4b08      	ldr	r3, [pc, #32]	; (8000318 <EXTI2_IRQHandler+0x28>)
 80002f6:	695b      	ldr	r3, [r3, #20]
 80002f8:	2204      	movs	r2, #4
 80002fa:	4013      	ands	r3, r2
 80002fc:	d008      	beq.n	8000310 <EXTI2_IRQHandler+0x20>
 80002fe:	4b06      	ldr	r3, [pc, #24]	; (8000318 <EXTI2_IRQHandler+0x28>)
 8000300:	695a      	ldr	r2, [r3, #20]
 8000302:	4b05      	ldr	r3, [pc, #20]	; (8000318 <EXTI2_IRQHandler+0x28>)
 8000304:	2104      	movs	r1, #4
 8000306:	430a      	orrs	r2, r1
 8000308:	615a      	str	r2, [r3, #20]
 800030a:	4b04      	ldr	r3, [pc, #16]	; (800031c <EXTI2_IRQHandler+0x2c>)
 800030c:	689b      	ldr	r3, [r3, #8]
 800030e:	4798      	blx	r3
}
 8000310:	46c0      	nop			; (mov r8, r8)
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}
 8000316:	46c0      	nop			; (mov r8, r8)
 8000318:	40010400 	.word	0x40010400
 800031c:	20000028 	.word	0x20000028

08000320 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	af00      	add	r7, sp, #0
	if (EXTI->PR & 1<<3)  { EXTI->PR |= 1<<3  ; GP_IRQ_CallBack[3]() ; }
 8000324:	4b08      	ldr	r3, [pc, #32]	; (8000348 <EXTI3_IRQHandler+0x28>)
 8000326:	695b      	ldr	r3, [r3, #20]
 8000328:	2208      	movs	r2, #8
 800032a:	4013      	ands	r3, r2
 800032c:	d008      	beq.n	8000340 <EXTI3_IRQHandler+0x20>
 800032e:	4b06      	ldr	r3, [pc, #24]	; (8000348 <EXTI3_IRQHandler+0x28>)
 8000330:	695a      	ldr	r2, [r3, #20]
 8000332:	4b05      	ldr	r3, [pc, #20]	; (8000348 <EXTI3_IRQHandler+0x28>)
 8000334:	2108      	movs	r1, #8
 8000336:	430a      	orrs	r2, r1
 8000338:	615a      	str	r2, [r3, #20]
 800033a:	4b04      	ldr	r3, [pc, #16]	; (800034c <EXTI3_IRQHandler+0x2c>)
 800033c:	68db      	ldr	r3, [r3, #12]
 800033e:	4798      	blx	r3
}
 8000340:	46c0      	nop			; (mov r8, r8)
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
 8000346:	46c0      	nop			; (mov r8, r8)
 8000348:	40010400 	.word	0x40010400
 800034c:	20000028 	.word	0x20000028

08000350 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
	if (EXTI->PR & 1<<4)  { EXTI->PR |= 1<<4  ; GP_IRQ_CallBack[4]() ; }
 8000354:	4b08      	ldr	r3, [pc, #32]	; (8000378 <EXTI4_IRQHandler+0x28>)
 8000356:	695b      	ldr	r3, [r3, #20]
 8000358:	2210      	movs	r2, #16
 800035a:	4013      	ands	r3, r2
 800035c:	d008      	beq.n	8000370 <EXTI4_IRQHandler+0x20>
 800035e:	4b06      	ldr	r3, [pc, #24]	; (8000378 <EXTI4_IRQHandler+0x28>)
 8000360:	695a      	ldr	r2, [r3, #20]
 8000362:	4b05      	ldr	r3, [pc, #20]	; (8000378 <EXTI4_IRQHandler+0x28>)
 8000364:	2110      	movs	r1, #16
 8000366:	430a      	orrs	r2, r1
 8000368:	615a      	str	r2, [r3, #20]
 800036a:	4b04      	ldr	r3, [pc, #16]	; (800037c <EXTI4_IRQHandler+0x2c>)
 800036c:	691b      	ldr	r3, [r3, #16]
 800036e:	4798      	blx	r3
}
 8000370:	46c0      	nop			; (mov r8, r8)
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}
 8000376:	46c0      	nop			; (mov r8, r8)
 8000378:	40010400 	.word	0x40010400
 800037c:	20000028 	.word	0x20000028

08000380 <EXTI5_9_IRQHandler>:

void EXTI5_9_IRQHandler(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0
	if (EXTI->PR & 1<<5)  { EXTI->PR |= 1<<5  ; GP_IRQ_CallBack[5]()  ; }
 8000384:	4b26      	ldr	r3, [pc, #152]	; (8000420 <EXTI5_9_IRQHandler+0xa0>)
 8000386:	695b      	ldr	r3, [r3, #20]
 8000388:	2220      	movs	r2, #32
 800038a:	4013      	ands	r3, r2
 800038c:	d008      	beq.n	80003a0 <EXTI5_9_IRQHandler+0x20>
 800038e:	4b24      	ldr	r3, [pc, #144]	; (8000420 <EXTI5_9_IRQHandler+0xa0>)
 8000390:	695a      	ldr	r2, [r3, #20]
 8000392:	4b23      	ldr	r3, [pc, #140]	; (8000420 <EXTI5_9_IRQHandler+0xa0>)
 8000394:	2120      	movs	r1, #32
 8000396:	430a      	orrs	r2, r1
 8000398:	615a      	str	r2, [r3, #20]
 800039a:	4b22      	ldr	r3, [pc, #136]	; (8000424 <EXTI5_9_IRQHandler+0xa4>)
 800039c:	695b      	ldr	r3, [r3, #20]
 800039e:	4798      	blx	r3
	if (EXTI->PR & 1<<6)  { EXTI->PR |= 1<<6  ; GP_IRQ_CallBack[6]()  ; }
 80003a0:	4b1f      	ldr	r3, [pc, #124]	; (8000420 <EXTI5_9_IRQHandler+0xa0>)
 80003a2:	695b      	ldr	r3, [r3, #20]
 80003a4:	2240      	movs	r2, #64	; 0x40
 80003a6:	4013      	ands	r3, r2
 80003a8:	d008      	beq.n	80003bc <EXTI5_9_IRQHandler+0x3c>
 80003aa:	4b1d      	ldr	r3, [pc, #116]	; (8000420 <EXTI5_9_IRQHandler+0xa0>)
 80003ac:	695a      	ldr	r2, [r3, #20]
 80003ae:	4b1c      	ldr	r3, [pc, #112]	; (8000420 <EXTI5_9_IRQHandler+0xa0>)
 80003b0:	2140      	movs	r1, #64	; 0x40
 80003b2:	430a      	orrs	r2, r1
 80003b4:	615a      	str	r2, [r3, #20]
 80003b6:	4b1b      	ldr	r3, [pc, #108]	; (8000424 <EXTI5_9_IRQHandler+0xa4>)
 80003b8:	699b      	ldr	r3, [r3, #24]
 80003ba:	4798      	blx	r3
	if (EXTI->PR & 1<<7)  { EXTI->PR |= 1<<7  ; GP_IRQ_CallBack[7]()  ; }
 80003bc:	4b18      	ldr	r3, [pc, #96]	; (8000420 <EXTI5_9_IRQHandler+0xa0>)
 80003be:	695b      	ldr	r3, [r3, #20]
 80003c0:	2280      	movs	r2, #128	; 0x80
 80003c2:	4013      	ands	r3, r2
 80003c4:	d008      	beq.n	80003d8 <EXTI5_9_IRQHandler+0x58>
 80003c6:	4b16      	ldr	r3, [pc, #88]	; (8000420 <EXTI5_9_IRQHandler+0xa0>)
 80003c8:	695a      	ldr	r2, [r3, #20]
 80003ca:	4b15      	ldr	r3, [pc, #84]	; (8000420 <EXTI5_9_IRQHandler+0xa0>)
 80003cc:	2180      	movs	r1, #128	; 0x80
 80003ce:	430a      	orrs	r2, r1
 80003d0:	615a      	str	r2, [r3, #20]
 80003d2:	4b14      	ldr	r3, [pc, #80]	; (8000424 <EXTI5_9_IRQHandler+0xa4>)
 80003d4:	69db      	ldr	r3, [r3, #28]
 80003d6:	4798      	blx	r3
	if (EXTI->PR & 1<<8)  { EXTI->PR |= 1<<8  ; GP_IRQ_CallBack[8]()  ; }
 80003d8:	4b11      	ldr	r3, [pc, #68]	; (8000420 <EXTI5_9_IRQHandler+0xa0>)
 80003da:	695a      	ldr	r2, [r3, #20]
 80003dc:	2380      	movs	r3, #128	; 0x80
 80003de:	005b      	lsls	r3, r3, #1
 80003e0:	4013      	ands	r3, r2
 80003e2:	d009      	beq.n	80003f8 <EXTI5_9_IRQHandler+0x78>
 80003e4:	4b0e      	ldr	r3, [pc, #56]	; (8000420 <EXTI5_9_IRQHandler+0xa0>)
 80003e6:	695a      	ldr	r2, [r3, #20]
 80003e8:	4b0d      	ldr	r3, [pc, #52]	; (8000420 <EXTI5_9_IRQHandler+0xa0>)
 80003ea:	2180      	movs	r1, #128	; 0x80
 80003ec:	0049      	lsls	r1, r1, #1
 80003ee:	430a      	orrs	r2, r1
 80003f0:	615a      	str	r2, [r3, #20]
 80003f2:	4b0c      	ldr	r3, [pc, #48]	; (8000424 <EXTI5_9_IRQHandler+0xa4>)
 80003f4:	6a1b      	ldr	r3, [r3, #32]
 80003f6:	4798      	blx	r3
	if (EXTI->PR & 1<<9)  { EXTI->PR |= 1<<9  ; GP_IRQ_CallBack[9]()  ; }
 80003f8:	4b09      	ldr	r3, [pc, #36]	; (8000420 <EXTI5_9_IRQHandler+0xa0>)
 80003fa:	695a      	ldr	r2, [r3, #20]
 80003fc:	2380      	movs	r3, #128	; 0x80
 80003fe:	009b      	lsls	r3, r3, #2
 8000400:	4013      	ands	r3, r2
 8000402:	d009      	beq.n	8000418 <EXTI5_9_IRQHandler+0x98>
 8000404:	4b06      	ldr	r3, [pc, #24]	; (8000420 <EXTI5_9_IRQHandler+0xa0>)
 8000406:	695a      	ldr	r2, [r3, #20]
 8000408:	4b05      	ldr	r3, [pc, #20]	; (8000420 <EXTI5_9_IRQHandler+0xa0>)
 800040a:	2180      	movs	r1, #128	; 0x80
 800040c:	0089      	lsls	r1, r1, #2
 800040e:	430a      	orrs	r2, r1
 8000410:	615a      	str	r2, [r3, #20]
 8000412:	4b04      	ldr	r3, [pc, #16]	; (8000424 <EXTI5_9_IRQHandler+0xa4>)
 8000414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000416:	4798      	blx	r3
}
 8000418:	46c0      	nop			; (mov r8, r8)
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
 800041e:	46c0      	nop			; (mov r8, r8)
 8000420:	40010400 	.word	0x40010400
 8000424:	20000028 	.word	0x20000028

08000428 <EXTI10_15_IRQHandler>:

void EXTI10_15_IRQHandler(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0

	if (EXTI->PR & 1<<10) { EXTI->PR |= 1<<10 ; GP_IRQ_CallBack[10]() ; }
 800042c:	4b31      	ldr	r3, [pc, #196]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 800042e:	695a      	ldr	r2, [r3, #20]
 8000430:	2380      	movs	r3, #128	; 0x80
 8000432:	00db      	lsls	r3, r3, #3
 8000434:	4013      	ands	r3, r2
 8000436:	d009      	beq.n	800044c <EXTI10_15_IRQHandler+0x24>
 8000438:	4b2e      	ldr	r3, [pc, #184]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 800043a:	695a      	ldr	r2, [r3, #20]
 800043c:	4b2d      	ldr	r3, [pc, #180]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 800043e:	2180      	movs	r1, #128	; 0x80
 8000440:	00c9      	lsls	r1, r1, #3
 8000442:	430a      	orrs	r2, r1
 8000444:	615a      	str	r2, [r3, #20]
 8000446:	4b2c      	ldr	r3, [pc, #176]	; (80004f8 <EXTI10_15_IRQHandler+0xd0>)
 8000448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800044a:	4798      	blx	r3
	if (EXTI->PR & 1<<11) { EXTI->PR |= 1<<11 ; GP_IRQ_CallBack[11]() ; }
 800044c:	4b29      	ldr	r3, [pc, #164]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 800044e:	695a      	ldr	r2, [r3, #20]
 8000450:	2380      	movs	r3, #128	; 0x80
 8000452:	011b      	lsls	r3, r3, #4
 8000454:	4013      	ands	r3, r2
 8000456:	d009      	beq.n	800046c <EXTI10_15_IRQHandler+0x44>
 8000458:	4b26      	ldr	r3, [pc, #152]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 800045a:	695a      	ldr	r2, [r3, #20]
 800045c:	4b25      	ldr	r3, [pc, #148]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 800045e:	2180      	movs	r1, #128	; 0x80
 8000460:	0109      	lsls	r1, r1, #4
 8000462:	430a      	orrs	r2, r1
 8000464:	615a      	str	r2, [r3, #20]
 8000466:	4b24      	ldr	r3, [pc, #144]	; (80004f8 <EXTI10_15_IRQHandler+0xd0>)
 8000468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800046a:	4798      	blx	r3
	if (EXTI->PR & 1<<12) { EXTI->PR |= 1<<12 ; GP_IRQ_CallBack[12]() ; }
 800046c:	4b21      	ldr	r3, [pc, #132]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 800046e:	695a      	ldr	r2, [r3, #20]
 8000470:	2380      	movs	r3, #128	; 0x80
 8000472:	015b      	lsls	r3, r3, #5
 8000474:	4013      	ands	r3, r2
 8000476:	d009      	beq.n	800048c <EXTI10_15_IRQHandler+0x64>
 8000478:	4b1e      	ldr	r3, [pc, #120]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 800047a:	695a      	ldr	r2, [r3, #20]
 800047c:	4b1d      	ldr	r3, [pc, #116]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 800047e:	2180      	movs	r1, #128	; 0x80
 8000480:	0149      	lsls	r1, r1, #5
 8000482:	430a      	orrs	r2, r1
 8000484:	615a      	str	r2, [r3, #20]
 8000486:	4b1c      	ldr	r3, [pc, #112]	; (80004f8 <EXTI10_15_IRQHandler+0xd0>)
 8000488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800048a:	4798      	blx	r3
	if (EXTI->PR & 1<<13) { EXTI->PR |= 1<<13 ; GP_IRQ_CallBack[13]() ; }
 800048c:	4b19      	ldr	r3, [pc, #100]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 800048e:	695a      	ldr	r2, [r3, #20]
 8000490:	2380      	movs	r3, #128	; 0x80
 8000492:	019b      	lsls	r3, r3, #6
 8000494:	4013      	ands	r3, r2
 8000496:	d009      	beq.n	80004ac <EXTI10_15_IRQHandler+0x84>
 8000498:	4b16      	ldr	r3, [pc, #88]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 800049a:	695a      	ldr	r2, [r3, #20]
 800049c:	4b15      	ldr	r3, [pc, #84]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 800049e:	2180      	movs	r1, #128	; 0x80
 80004a0:	0189      	lsls	r1, r1, #6
 80004a2:	430a      	orrs	r2, r1
 80004a4:	615a      	str	r2, [r3, #20]
 80004a6:	4b14      	ldr	r3, [pc, #80]	; (80004f8 <EXTI10_15_IRQHandler+0xd0>)
 80004a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004aa:	4798      	blx	r3
	if (EXTI->PR & 1<<14) { EXTI->PR |= 1<<14 ; GP_IRQ_CallBack[14]() ; }
 80004ac:	4b11      	ldr	r3, [pc, #68]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 80004ae:	695a      	ldr	r2, [r3, #20]
 80004b0:	2380      	movs	r3, #128	; 0x80
 80004b2:	01db      	lsls	r3, r3, #7
 80004b4:	4013      	ands	r3, r2
 80004b6:	d009      	beq.n	80004cc <EXTI10_15_IRQHandler+0xa4>
 80004b8:	4b0e      	ldr	r3, [pc, #56]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 80004ba:	695a      	ldr	r2, [r3, #20]
 80004bc:	4b0d      	ldr	r3, [pc, #52]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 80004be:	2180      	movs	r1, #128	; 0x80
 80004c0:	01c9      	lsls	r1, r1, #7
 80004c2:	430a      	orrs	r2, r1
 80004c4:	615a      	str	r2, [r3, #20]
 80004c6:	4b0c      	ldr	r3, [pc, #48]	; (80004f8 <EXTI10_15_IRQHandler+0xd0>)
 80004c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80004ca:	4798      	blx	r3
	if (EXTI->PR & 1<<15) { EXTI->PR |= 1<<15 ; GP_IRQ_CallBack[15]() ; }
 80004cc:	4b09      	ldr	r3, [pc, #36]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 80004ce:	695a      	ldr	r2, [r3, #20]
 80004d0:	2380      	movs	r3, #128	; 0x80
 80004d2:	021b      	lsls	r3, r3, #8
 80004d4:	4013      	ands	r3, r2
 80004d6:	d009      	beq.n	80004ec <EXTI10_15_IRQHandler+0xc4>
 80004d8:	4b06      	ldr	r3, [pc, #24]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 80004da:	695a      	ldr	r2, [r3, #20]
 80004dc:	4b05      	ldr	r3, [pc, #20]	; (80004f4 <EXTI10_15_IRQHandler+0xcc>)
 80004de:	2180      	movs	r1, #128	; 0x80
 80004e0:	0209      	lsls	r1, r1, #8
 80004e2:	430a      	orrs	r2, r1
 80004e4:	615a      	str	r2, [r3, #20]
 80004e6:	4b04      	ldr	r3, [pc, #16]	; (80004f8 <EXTI10_15_IRQHandler+0xd0>)
 80004e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80004ea:	4798      	blx	r3
}
 80004ec:	46c0      	nop			; (mov r8, r8)
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	40010400 	.word	0x40010400
 80004f8:	20000028 	.word	0x20000028

080004fc <GPIO_SetPinDirection>:
 */

#include "GPIO.h"

void GPIO_SetPinDirection(GPIO_t* GPIOx , u8 Copy_u8Pin , u8 Copy_u8Mode)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
 8000504:	0008      	movs	r0, r1
 8000506:	0011      	movs	r1, r2
 8000508:	1cfb      	adds	r3, r7, #3
 800050a:	1c02      	adds	r2, r0, #0
 800050c:	701a      	strb	r2, [r3, #0]
 800050e:	1cbb      	adds	r3, r7, #2
 8000510:	1c0a      	adds	r2, r1, #0
 8000512:	701a      	strb	r2, [r3, #0]

	if(Copy_u8Pin <= 7){
 8000514:	1cfb      	adds	r3, r7, #3
 8000516:	781b      	ldrb	r3, [r3, #0]
 8000518:	2b07      	cmp	r3, #7
 800051a:	d818      	bhi.n	800054e <GPIO_SetPinDirection+0x52>
		GPIOx->CRL &= ~((0b1111) << (Copy_u8Pin * 4));     // Clear the Four Bits Of each pin
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	1cfa      	adds	r2, r7, #3
 8000522:	7812      	ldrb	r2, [r2, #0]
 8000524:	0092      	lsls	r2, r2, #2
 8000526:	210f      	movs	r1, #15
 8000528:	4091      	lsls	r1, r2
 800052a:	000a      	movs	r2, r1
 800052c:	43d2      	mvns	r2, r2
 800052e:	401a      	ands	r2, r3
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	601a      	str	r2, [r3, #0]
		GPIOx->CRL |= ((Copy_u8Mode) << (Copy_u8Pin * 4)); // Set 4 Bit of each pin by Copy_u8Mode Value
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	1cba      	adds	r2, r7, #2
 800053a:	7811      	ldrb	r1, [r2, #0]
 800053c:	1cfa      	adds	r2, r7, #3
 800053e:	7812      	ldrb	r2, [r2, #0]
 8000540:	0092      	lsls	r2, r2, #2
 8000542:	4091      	lsls	r1, r2
 8000544:	000a      	movs	r2, r1
 8000546:	431a      	orrs	r2, r3
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	601a      	str	r2, [r3, #0]
		Copy_u8Pin = Copy_u8Pin - 8;
		GPIOx->CRH &= ~((0b1111) << (Copy_u8Pin * 4));
		GPIOx->CRH |= ((Copy_u8Mode) << (Copy_u8Pin * 4));
	}

}
 800054c:	e020      	b.n	8000590 <GPIO_SetPinDirection+0x94>
	else if(Copy_u8Pin <= 15){
 800054e:	1cfb      	adds	r3, r7, #3
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	2b0f      	cmp	r3, #15
 8000554:	d81c      	bhi.n	8000590 <GPIO_SetPinDirection+0x94>
		Copy_u8Pin = Copy_u8Pin - 8;
 8000556:	1cfb      	adds	r3, r7, #3
 8000558:	1cfa      	adds	r2, r7, #3
 800055a:	7812      	ldrb	r2, [r2, #0]
 800055c:	3a08      	subs	r2, #8
 800055e:	701a      	strb	r2, [r3, #0]
		GPIOx->CRH &= ~((0b1111) << (Copy_u8Pin * 4));
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	685b      	ldr	r3, [r3, #4]
 8000564:	1cfa      	adds	r2, r7, #3
 8000566:	7812      	ldrb	r2, [r2, #0]
 8000568:	0092      	lsls	r2, r2, #2
 800056a:	210f      	movs	r1, #15
 800056c:	4091      	lsls	r1, r2
 800056e:	000a      	movs	r2, r1
 8000570:	43d2      	mvns	r2, r2
 8000572:	401a      	ands	r2, r3
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	605a      	str	r2, [r3, #4]
		GPIOx->CRH |= ((Copy_u8Mode) << (Copy_u8Pin * 4));
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	685b      	ldr	r3, [r3, #4]
 800057c:	1cba      	adds	r2, r7, #2
 800057e:	7811      	ldrb	r1, [r2, #0]
 8000580:	1cfa      	adds	r2, r7, #3
 8000582:	7812      	ldrb	r2, [r2, #0]
 8000584:	0092      	lsls	r2, r2, #2
 8000586:	4091      	lsls	r1, r2
 8000588:	000a      	movs	r2, r1
 800058a:	431a      	orrs	r2, r3
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	605a      	str	r2, [r3, #4]
}
 8000590:	46c0      	nop			; (mov r8, r8)
 8000592:	46bd      	mov	sp, r7
 8000594:	b002      	add	sp, #8
 8000596:	bd80      	pop	{r7, pc}

08000598 <RCC_GetSYCLKFreq>:




u32 RCC_GetSYCLKFreq(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
	01: HSE oscillator used as system clock
	10: PLL used as system clock
	11: Not applicable
	*/
	u32 CLK;
	switch( (RCC->CFGR >> 2) & 0b11)
 800059e:	4b0a      	ldr	r3, [pc, #40]	; (80005c8 <RCC_GetSYCLKFreq+0x30>)
 80005a0:	685b      	ldr	r3, [r3, #4]
 80005a2:	089b      	lsrs	r3, r3, #2
 80005a4:	2203      	movs	r2, #3
 80005a6:	4013      	ands	r3, r2
 80005a8:	d002      	beq.n	80005b0 <RCC_GetSYCLKFreq+0x18>
 80005aa:	2b01      	cmp	r3, #1
 80005ac:	d003      	beq.n	80005b6 <RCC_GetSYCLKFreq+0x1e>
 80005ae:	e005      	b.n	80005bc <RCC_GetSYCLKFreq+0x24>
	{
	case 0:
		CLK =  HSI_CLK;
 80005b0:	4b06      	ldr	r3, [pc, #24]	; (80005cc <RCC_GetSYCLKFreq+0x34>)
 80005b2:	607b      	str	r3, [r7, #4]
		break;
 80005b4:	e002      	b.n	80005bc <RCC_GetSYCLKFreq+0x24>
	case 1:
		CLK =  HSE_CLK;
 80005b6:	4b06      	ldr	r3, [pc, #24]	; (80005d0 <RCC_GetSYCLKFreq+0x38>)
 80005b8:	607b      	str	r3, [r7, #4]
		break;
 80005ba:	46c0      	nop			; (mov r8, r8)
	}

	return CLK;
 80005bc:	687b      	ldr	r3, [r7, #4]
}
 80005be:	0018      	movs	r0, r3
 80005c0:	46bd      	mov	sp, r7
 80005c2:	b002      	add	sp, #8
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	46c0      	nop			; (mov r8, r8)
 80005c8:	40021000 	.word	0x40021000
 80005cc:	007a1200 	.word	0x007a1200
 80005d0:	00f42400 	.word	0x00f42400

080005d4 <RCC_GetHCLKFreq>:

u32 RCC_GetHCLKFreq(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
	//Bits 7:4 HPRE[3:0]: AHB prescaler
	return (RCC_GetSYCLKFreq() >> AHBPrescaler[(RCC->CFGR >> 4) & 0b1111]);
 80005d8:	f7ff ffde 	bl	8000598 <RCC_GetSYCLKFreq>
 80005dc:	0001      	movs	r1, r0
 80005de:	4b06      	ldr	r3, [pc, #24]	; (80005f8 <RCC_GetHCLKFreq+0x24>)
 80005e0:	685b      	ldr	r3, [r3, #4]
 80005e2:	091b      	lsrs	r3, r3, #4
 80005e4:	220f      	movs	r2, #15
 80005e6:	4013      	ands	r3, r2
 80005e8:	4a04      	ldr	r2, [pc, #16]	; (80005fc <RCC_GetHCLKFreq+0x28>)
 80005ea:	5cd3      	ldrb	r3, [r2, r3]
 80005ec:	40d9      	lsrs	r1, r3
 80005ee:	000b      	movs	r3, r1
}
 80005f0:	0018      	movs	r0, r3
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	40021000 	.word	0x40021000
 80005fc:	08000fa0 	.word	0x08000fa0

08000600 <RCC_GetPCLK1Freq>:

u32 RCC_GetPCLK1Freq(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
	//Bits 10:8 PPRE1[2:0]: APB Low-speed prescaler (APB1)
	return (RCC_GetHCLKFreq() >> APBPrescaler[(RCC->CFGR >> 8) & 0b111]);
 8000604:	f7ff ffe6 	bl	80005d4 <RCC_GetHCLKFreq>
 8000608:	0001      	movs	r1, r0
 800060a:	4b06      	ldr	r3, [pc, #24]	; (8000624 <RCC_GetPCLK1Freq+0x24>)
 800060c:	685b      	ldr	r3, [r3, #4]
 800060e:	0a1b      	lsrs	r3, r3, #8
 8000610:	2207      	movs	r2, #7
 8000612:	4013      	ands	r3, r2
 8000614:	4a04      	ldr	r2, [pc, #16]	; (8000628 <RCC_GetPCLK1Freq+0x28>)
 8000616:	5cd3      	ldrb	r3, [r2, r3]
 8000618:	40d9      	lsrs	r1, r3
 800061a:	000b      	movs	r3, r1
}
 800061c:	0018      	movs	r0, r3
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	46c0      	nop			; (mov r8, r8)
 8000624:	40021000 	.word	0x40021000
 8000628:	08000f98 	.word	0x08000f98

0800062c <RCC_GetPCLK2Freq>:

u32 RCC_GetPCLK2Freq(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
	//Bits 13:11 PPRE2[2:0]: APB high-speed prescaler (APB2)
	return (RCC_GetHCLKFreq() >> APBPrescaler[(RCC->CFGR >> 11) & 0b111]);
 8000630:	f7ff ffd0 	bl	80005d4 <RCC_GetHCLKFreq>
 8000634:	0001      	movs	r1, r0
 8000636:	4b06      	ldr	r3, [pc, #24]	; (8000650 <RCC_GetPCLK2Freq+0x24>)
 8000638:	685b      	ldr	r3, [r3, #4]
 800063a:	0adb      	lsrs	r3, r3, #11
 800063c:	2207      	movs	r2, #7
 800063e:	4013      	ands	r3, r2
 8000640:	4a04      	ldr	r2, [pc, #16]	; (8000654 <RCC_GetPCLK2Freq+0x28>)
 8000642:	5cd3      	ldrb	r3, [r2, r3]
 8000644:	40d9      	lsrs	r1, r3
 8000646:	000b      	movs	r3, r1
}
 8000648:	0018      	movs	r0, r3
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	46c0      	nop			; (mov r8, r8)
 8000650:	40021000 	.word	0x40021000
 8000654:	08000f98 	.word	0x08000f98

08000658 <SPI_Init>:
 * =================================================================
 *                            APIS
 * =================================================================
 */
void SPI_Init(SPI_t* SPIx , SPI_Config* SPI_Config)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b084      	sub	sp, #16
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
 8000660:	6039      	str	r1, [r7, #0]
	//safety for registers
	u16 Temp_CR1 = 0;
 8000662:	230e      	movs	r3, #14
 8000664:	18fb      	adds	r3, r7, r3
 8000666:	2200      	movs	r2, #0
 8000668:	801a      	strh	r2, [r3, #0]
	u16 Temp_CR2 = 0;
 800066a:	230c      	movs	r3, #12
 800066c:	18fb      	adds	r3, r7, r3
 800066e:	2200      	movs	r2, #0
 8000670:	801a      	strh	r2, [r3, #0]

	if(SPIx == SPI1){
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	4a4a      	ldr	r2, [pc, #296]	; (80007a0 <SPI_Init+0x148>)
 8000676:	4293      	cmp	r3, r2
 8000678:	d10a      	bne.n	8000690 <SPI_Init+0x38>

		G_SPI_Config[SPI1_Index] = SPI_Config;
 800067a:	4b4a      	ldr	r3, [pc, #296]	; (80007a4 <SPI_Init+0x14c>)
 800067c:	683a      	ldr	r2, [r7, #0]
 800067e:	601a      	str	r2, [r3, #0]
		RCC_SPI1_CLK_EN();
 8000680:	4b49      	ldr	r3, [pc, #292]	; (80007a8 <SPI_Init+0x150>)
 8000682:	699a      	ldr	r2, [r3, #24]
 8000684:	4b48      	ldr	r3, [pc, #288]	; (80007a8 <SPI_Init+0x150>)
 8000686:	2180      	movs	r1, #128	; 0x80
 8000688:	0149      	lsls	r1, r1, #5
 800068a:	430a      	orrs	r2, r1
 800068c:	619a      	str	r2, [r3, #24]
 800068e:	e00d      	b.n	80006ac <SPI_Init+0x54>
	}
	else if(SPIx == SPI2){
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	4a46      	ldr	r2, [pc, #280]	; (80007ac <SPI_Init+0x154>)
 8000694:	4293      	cmp	r3, r2
 8000696:	d109      	bne.n	80006ac <SPI_Init+0x54>

		G_SPI_Config[SPI2_Index] = SPI_Config;
 8000698:	4b42      	ldr	r3, [pc, #264]	; (80007a4 <SPI_Init+0x14c>)
 800069a:	683a      	ldr	r2, [r7, #0]
 800069c:	605a      	str	r2, [r3, #4]
		RCC_SPI2_CLK_EN();
 800069e:	4b42      	ldr	r3, [pc, #264]	; (80007a8 <SPI_Init+0x150>)
 80006a0:	69da      	ldr	r2, [r3, #28]
 80006a2:	4b41      	ldr	r3, [pc, #260]	; (80007a8 <SPI_Init+0x150>)
 80006a4:	2180      	movs	r1, #128	; 0x80
 80006a6:	01c9      	lsls	r1, r1, #7
 80006a8:	430a      	orrs	r2, r1
 80006aa:	61da      	str	r2, [r3, #28]
	}

	//Enable SPI CR1 -> Bit6 SPE: SPI enable
	Temp_CR1 = (u32)(1 << 6);
 80006ac:	200e      	movs	r0, #14
 80006ae:	183b      	adds	r3, r7, r0
 80006b0:	2240      	movs	r2, #64	; 0x40
 80006b2:	801a      	strh	r2, [r3, #0]

	//Master or Slave
	Temp_CR1 |= SPI_Config->Device_Mode;
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	8819      	ldrh	r1, [r3, #0]
 80006b8:	183b      	adds	r3, r7, r0
 80006ba:	183a      	adds	r2, r7, r0
 80006bc:	8812      	ldrh	r2, [r2, #0]
 80006be:	430a      	orrs	r2, r1
 80006c0:	801a      	strh	r2, [r3, #0]

	//SPI_communication_Mode
	Temp_CR1 |= SPI_Config->Communication_Mode;
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	8859      	ldrh	r1, [r3, #2]
 80006c6:	183b      	adds	r3, r7, r0
 80006c8:	183a      	adds	r2, r7, r0
 80006ca:	8812      	ldrh	r2, [r2, #0]
 80006cc:	430a      	orrs	r2, r1
 80006ce:	801a      	strh	r2, [r3, #0]

	//SPI_Frame_Format
	Temp_CR1 |= SPI_Config->Frame_Format;
 80006d0:	683b      	ldr	r3, [r7, #0]
 80006d2:	8899      	ldrh	r1, [r3, #4]
 80006d4:	183b      	adds	r3, r7, r0
 80006d6:	183a      	adds	r2, r7, r0
 80006d8:	8812      	ldrh	r2, [r2, #0]
 80006da:	430a      	orrs	r2, r1
 80006dc:	801a      	strh	r2, [r3, #0]

	//SPI_DataSize
	Temp_CR1 |= SPI_Config->Data_Size;
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	88d9      	ldrh	r1, [r3, #6]
 80006e2:	183b      	adds	r3, r7, r0
 80006e4:	183a      	adds	r2, r7, r0
 80006e6:	8812      	ldrh	r2, [r2, #0]
 80006e8:	430a      	orrs	r2, r1
 80006ea:	801a      	strh	r2, [r3, #0]

	//SPI_Clock_Polarity
	Temp_CR1 |= SPI_Config->Clock_Polarity;
 80006ec:	683b      	ldr	r3, [r7, #0]
 80006ee:	8919      	ldrh	r1, [r3, #8]
 80006f0:	183b      	adds	r3, r7, r0
 80006f2:	183a      	adds	r2, r7, r0
 80006f4:	8812      	ldrh	r2, [r2, #0]
 80006f6:	430a      	orrs	r2, r1
 80006f8:	801a      	strh	r2, [r3, #0]

	//SPI_CLock_Phase
	Temp_CR1 |= SPI_Config->Clock_Phase;
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	8959      	ldrh	r1, [r3, #10]
 80006fe:	183b      	adds	r3, r7, r0
 8000700:	183a      	adds	r2, r7, r0
 8000702:	8812      	ldrh	r2, [r2, #0]
 8000704:	430a      	orrs	r2, r1
 8000706:	801a      	strh	r2, [r3, #0]

	if(SPI_Config->NSS == SPI_NSS_Hard_Master_SS_Output_Enable){
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	899b      	ldrh	r3, [r3, #12]
 800070c:	2b04      	cmp	r3, #4
 800070e:	d108      	bne.n	8000722 <SPI_Init+0xca>
		Temp_CR2 |= SPI_Config->NSS;
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	8999      	ldrh	r1, [r3, #12]
 8000714:	220c      	movs	r2, #12
 8000716:	18bb      	adds	r3, r7, r2
 8000718:	18ba      	adds	r2, r7, r2
 800071a:	8812      	ldrh	r2, [r2, #0]
 800071c:	430a      	orrs	r2, r1
 800071e:	801a      	strh	r2, [r3, #0]
 8000720:	e007      	b.n	8000732 <SPI_Init+0xda>
	}
	else if(SPI_Config->NSS == SPI_NSS_Hard_Master_SS_Output_Disable){
		Temp_CR2 &= SPI_Config->NSS;
	}
	else{
		Temp_CR1 &= SPI_Config->NSS;
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	899a      	ldrh	r2, [r3, #12]
 8000726:	210e      	movs	r1, #14
 8000728:	187b      	adds	r3, r7, r1
 800072a:	1879      	adds	r1, r7, r1
 800072c:	8809      	ldrh	r1, [r1, #0]
 800072e:	400a      	ands	r2, r1
 8000730:	801a      	strh	r2, [r3, #0]
	}

	//SPI_BaudRate
	Temp_CR1 |= SPI_Config->BaudRate;
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	89d9      	ldrh	r1, [r3, #14]
 8000736:	220e      	movs	r2, #14
 8000738:	18bb      	adds	r3, r7, r2
 800073a:	18ba      	adds	r2, r7, r2
 800073c:	8812      	ldrh	r2, [r2, #0]
 800073e:	430a      	orrs	r2, r1
 8000740:	801a      	strh	r2, [r3, #0]

	//SPI_Interrupt
	if(SPI_Config->IRQ_Enable != SPI_INT_DISABLE){
 8000742:	683b      	ldr	r3, [r7, #0]
 8000744:	8a1b      	ldrh	r3, [r3, #16]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d01c      	beq.n	8000784 <SPI_Init+0x12c>

		Temp_CR2 |= SPI_Config->IRQ_Enable;
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	8a19      	ldrh	r1, [r3, #16]
 800074e:	220c      	movs	r2, #12
 8000750:	18bb      	adds	r3, r7, r2
 8000752:	18ba      	adds	r2, r7, r2
 8000754:	8812      	ldrh	r2, [r2, #0]
 8000756:	430a      	orrs	r2, r1
 8000758:	801a      	strh	r2, [r3, #0]

		if(SPIx == SPI1){
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	4a10      	ldr	r2, [pc, #64]	; (80007a0 <SPI_Init+0x148>)
 800075e:	4293      	cmp	r3, r2
 8000760:	d106      	bne.n	8000770 <SPI_Init+0x118>

			NVIC_IRQ_SPI_Enable(SPI1IRQn);
 8000762:	4b13      	ldr	r3, [pc, #76]	; (80007b0 <SPI_Init+0x158>)
 8000764:	685a      	ldr	r2, [r3, #4]
 8000766:	4b12      	ldr	r3, [pc, #72]	; (80007b0 <SPI_Init+0x158>)
 8000768:	2108      	movs	r1, #8
 800076a:	430a      	orrs	r2, r1
 800076c:	605a      	str	r2, [r3, #4]
 800076e:	e009      	b.n	8000784 <SPI_Init+0x12c>
		}
		else if(SPIx == SPI2){
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4a0e      	ldr	r2, [pc, #56]	; (80007ac <SPI_Init+0x154>)
 8000774:	4293      	cmp	r3, r2
 8000776:	d105      	bne.n	8000784 <SPI_Init+0x12c>

			NVIC_IRQ_SPI_Enable(SPI2IRQn);
 8000778:	4b0d      	ldr	r3, [pc, #52]	; (80007b0 <SPI_Init+0x158>)
 800077a:	685a      	ldr	r2, [r3, #4]
 800077c:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <SPI_Init+0x158>)
 800077e:	2110      	movs	r1, #16
 8000780:	430a      	orrs	r2, r1
 8000782:	605a      	str	r2, [r3, #4]
		}
	}

	SPIx->CR1 = Temp_CR1;
 8000784:	230e      	movs	r3, #14
 8000786:	18fb      	adds	r3, r7, r3
 8000788:	881a      	ldrh	r2, [r3, #0]
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	601a      	str	r2, [r3, #0]
	SPIx->CR2 = Temp_CR2;
 800078e:	230c      	movs	r3, #12
 8000790:	18fb      	adds	r3, r7, r3
 8000792:	881a      	ldrh	r2, [r3, #0]
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	605a      	str	r2, [r3, #4]

}
 8000798:	46c0      	nop			; (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	b004      	add	sp, #16
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	40013000 	.word	0x40013000
 80007a4:	2000001c 	.word	0x2000001c
 80007a8:	40021000 	.word	0x40021000
 80007ac:	40003800 	.word	0x40003800
 80007b0:	e000e100 	.word	0xe000e100

080007b4 <SPI_RecieveData>:
	}
	SPIx->DR = *Buffer;
}

void SPI_RecieveData(SPI_t* SPIx , u16* Buffer , SPI_Polling_Mechanism PollingEn)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b084      	sub	sp, #16
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	60f8      	str	r0, [r7, #12]
 80007bc:	60b9      	str	r1, [r7, #8]
 80007be:	1dfb      	adds	r3, r7, #7
 80007c0:	701a      	strb	r2, [r3, #0]
	if(PollingEn == SPI_enable){
 80007c2:	1dfb      	adds	r3, r7, #7
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d105      	bne.n	80007d6 <SPI_RecieveData+0x22>
		while(!((SPIx->SR) & RXNE_PIN));
 80007ca:	46c0      	nop			; (mov r8, r8)
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	689b      	ldr	r3, [r3, #8]
 80007d0:	2201      	movs	r2, #1
 80007d2:	4013      	ands	r3, r2
 80007d4:	d0fa      	beq.n	80007cc <SPI_RecieveData+0x18>
	}
	*Buffer = SPIx->DR;
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	68db      	ldr	r3, [r3, #12]
 80007da:	b29a      	uxth	r2, r3
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	801a      	strh	r2, [r3, #0]
}
 80007e0:	46c0      	nop			; (mov r8, r8)
 80007e2:	46bd      	mov	sp, r7
 80007e4:	b004      	add	sp, #16
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <SPI_GPIO_SetPins>:
	}
	*Buffer = SPIx->DR;
}

void SPI_GPIO_SetPins(SPI_t* SPIx)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
	if(SPIx == SPI1){
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	4a3e      	ldr	r2, [pc, #248]	; (80008ec <SPI_GPIO_SetPins+0x104>)
 80007f4:	4293      	cmp	r3, r2
 80007f6:	d13b      	bne.n	8000870 <SPI_GPIO_SetPins+0x88>
		//   PA4 : SPI1_NSS
		//   PA5 : SPI1_SCK
		//   PA6 : SPI1_MISO
		//   PA7 : SPI1_MOSI

		if(G_SPI_Config[SPI1_Index]->Device_Mode == SPI_Device_Mode_Master){
 80007f8:	4b3d      	ldr	r3, [pc, #244]	; (80008f0 <SPI_GPIO_SetPins+0x108>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	881b      	ldrh	r3, [r3, #0]
 80007fe:	2b04      	cmp	r3, #4
 8000800:	d11e      	bne.n	8000840 <SPI_GPIO_SetPins+0x58>

			//   PA4 : SPI1_NSS
			switch(G_SPI_Config[SPI1_Index]->NSS){
 8000802:	4b3b      	ldr	r3, [pc, #236]	; (80008f0 <SPI_GPIO_SetPins+0x108>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	899b      	ldrh	r3, [r3, #12]
 8000808:	2b04      	cmp	r3, #4
 800080a:	d106      	bne.n	800081a <SPI_GPIO_SetPins+0x32>

			case SPI_NSS_Hard_Master_SS_Output_Disable:
				GPIO_SetPinDirection(GPIOA, PIN4, INPUT_FLOATING);
				break;
			case SPI_NSS_Hard_Master_SS_Output_Enable:
				GPIO_SetPinDirection(GPIOA, PIN4, OUTPUT_SPEED_10MHZ_AFPP);
 800080c:	4b39      	ldr	r3, [pc, #228]	; (80008f4 <SPI_GPIO_SetPins+0x10c>)
 800080e:	2209      	movs	r2, #9
 8000810:	2104      	movs	r1, #4
 8000812:	0018      	movs	r0, r3
 8000814:	f7ff fe72 	bl	80004fc <GPIO_SetPinDirection>
				break;
 8000818:	46c0      	nop			; (mov r8, r8)
			}

			//   PA5 : SPI1_SCK
			GPIO_SetPinDirection(GPIOA, PIN5, OUTPUT_SPEED_10MHZ_AFPP);
 800081a:	4b36      	ldr	r3, [pc, #216]	; (80008f4 <SPI_GPIO_SetPins+0x10c>)
 800081c:	2209      	movs	r2, #9
 800081e:	2105      	movs	r1, #5
 8000820:	0018      	movs	r0, r3
 8000822:	f7ff fe6b 	bl	80004fc <GPIO_SetPinDirection>

			//   PA6 : SPI1_MISO (supported only full duplex)
			GPIO_SetPinDirection(GPIOA, PIN6, INPUT_FLOATING);
 8000826:	4b33      	ldr	r3, [pc, #204]	; (80008f4 <SPI_GPIO_SetPins+0x10c>)
 8000828:	2204      	movs	r2, #4
 800082a:	2106      	movs	r1, #6
 800082c:	0018      	movs	r0, r3
 800082e:	f7ff fe65 	bl	80004fc <GPIO_SetPinDirection>

			//   PA7 : SPI1_MOSI
			GPIO_SetPinDirection(GPIOA, PIN7, OUTPUT_SPEED_10MHZ_AFPP);
 8000832:	4b30      	ldr	r3, [pc, #192]	; (80008f4 <SPI_GPIO_SetPins+0x10c>)
 8000834:	2209      	movs	r2, #9
 8000836:	2107      	movs	r1, #7
 8000838:	0018      	movs	r0, r3
 800083a:	f7ff fe5f 	bl	80004fc <GPIO_SetPinDirection>
			GPIO_SetPinDirection(GPIOB, PIN15, INPUT_FLOATING);

		}

	}
}
 800083e:	e051      	b.n	80008e4 <SPI_GPIO_SetPins+0xfc>
		else if(G_SPI_Config[SPI1_Index]->Device_Mode == SPI_Device_Mode_Slave){
 8000840:	4b2b      	ldr	r3, [pc, #172]	; (80008f0 <SPI_GPIO_SetPins+0x108>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	881b      	ldrh	r3, [r3, #0]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d14c      	bne.n	80008e4 <SPI_GPIO_SetPins+0xfc>
			GPIO_SetPinDirection(GPIOA, PIN5, INPUT_FLOATING);
 800084a:	4b2a      	ldr	r3, [pc, #168]	; (80008f4 <SPI_GPIO_SetPins+0x10c>)
 800084c:	2204      	movs	r2, #4
 800084e:	2105      	movs	r1, #5
 8000850:	0018      	movs	r0, r3
 8000852:	f7ff fe53 	bl	80004fc <GPIO_SetPinDirection>
			GPIO_SetPinDirection(GPIOA, PIN6, OUTPUT_SPEED_10MHZ_AFPP);
 8000856:	4b27      	ldr	r3, [pc, #156]	; (80008f4 <SPI_GPIO_SetPins+0x10c>)
 8000858:	2209      	movs	r2, #9
 800085a:	2106      	movs	r1, #6
 800085c:	0018      	movs	r0, r3
 800085e:	f7ff fe4d 	bl	80004fc <GPIO_SetPinDirection>
			GPIO_SetPinDirection(GPIOA, PIN7, INPUT_FLOATING);
 8000862:	4b24      	ldr	r3, [pc, #144]	; (80008f4 <SPI_GPIO_SetPins+0x10c>)
 8000864:	2204      	movs	r2, #4
 8000866:	2107      	movs	r1, #7
 8000868:	0018      	movs	r0, r3
 800086a:	f7ff fe47 	bl	80004fc <GPIO_SetPinDirection>
}
 800086e:	e039      	b.n	80008e4 <SPI_GPIO_SetPins+0xfc>
	else if(SPIx == SPI2){
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	4a21      	ldr	r2, [pc, #132]	; (80008f8 <SPI_GPIO_SetPins+0x110>)
 8000874:	4293      	cmp	r3, r2
 8000876:	d135      	bne.n	80008e4 <SPI_GPIO_SetPins+0xfc>
		if(G_SPI_Config[SPI2_Index]->Device_Mode == SPI_Device_Mode_Master){
 8000878:	4b1d      	ldr	r3, [pc, #116]	; (80008f0 <SPI_GPIO_SetPins+0x108>)
 800087a:	685b      	ldr	r3, [r3, #4]
 800087c:	881b      	ldrh	r3, [r3, #0]
 800087e:	2b04      	cmp	r3, #4
 8000880:	d11e      	bne.n	80008c0 <SPI_GPIO_SetPins+0xd8>
			switch(G_SPI_Config[SPI2_Index]->NSS){
 8000882:	4b1b      	ldr	r3, [pc, #108]	; (80008f0 <SPI_GPIO_SetPins+0x108>)
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	899b      	ldrh	r3, [r3, #12]
 8000888:	2b04      	cmp	r3, #4
 800088a:	d106      	bne.n	800089a <SPI_GPIO_SetPins+0xb2>
				GPIO_SetPinDirection(GPIOB, PIN12, OUTPUT_SPEED_10MHZ_AFPP);
 800088c:	4b1b      	ldr	r3, [pc, #108]	; (80008fc <SPI_GPIO_SetPins+0x114>)
 800088e:	2209      	movs	r2, #9
 8000890:	210c      	movs	r1, #12
 8000892:	0018      	movs	r0, r3
 8000894:	f7ff fe32 	bl	80004fc <GPIO_SetPinDirection>
				break;
 8000898:	46c0      	nop			; (mov r8, r8)
			GPIO_SetPinDirection(GPIOB, PIN13, OUTPUT_SPEED_10MHZ_AFPP);
 800089a:	4b18      	ldr	r3, [pc, #96]	; (80008fc <SPI_GPIO_SetPins+0x114>)
 800089c:	2209      	movs	r2, #9
 800089e:	210d      	movs	r1, #13
 80008a0:	0018      	movs	r0, r3
 80008a2:	f7ff fe2b 	bl	80004fc <GPIO_SetPinDirection>
			GPIO_SetPinDirection(GPIOB, PIN14, INPUT_FLOATING);
 80008a6:	4b15      	ldr	r3, [pc, #84]	; (80008fc <SPI_GPIO_SetPins+0x114>)
 80008a8:	2204      	movs	r2, #4
 80008aa:	210e      	movs	r1, #14
 80008ac:	0018      	movs	r0, r3
 80008ae:	f7ff fe25 	bl	80004fc <GPIO_SetPinDirection>
			GPIO_SetPinDirection(GPIOB, PIN15, OUTPUT_SPEED_10MHZ_AFPP);
 80008b2:	4b12      	ldr	r3, [pc, #72]	; (80008fc <SPI_GPIO_SetPins+0x114>)
 80008b4:	2209      	movs	r2, #9
 80008b6:	210f      	movs	r1, #15
 80008b8:	0018      	movs	r0, r3
 80008ba:	f7ff fe1f 	bl	80004fc <GPIO_SetPinDirection>
}
 80008be:	e011      	b.n	80008e4 <SPI_GPIO_SetPins+0xfc>
			GPIO_SetPinDirection(GPIOB, PIN13, INPUT_FLOATING);
 80008c0:	4b0e      	ldr	r3, [pc, #56]	; (80008fc <SPI_GPIO_SetPins+0x114>)
 80008c2:	2204      	movs	r2, #4
 80008c4:	210d      	movs	r1, #13
 80008c6:	0018      	movs	r0, r3
 80008c8:	f7ff fe18 	bl	80004fc <GPIO_SetPinDirection>
			GPIO_SetPinDirection(GPIOB, PIN14, OUTPUT_SPEED_10MHZ_AFPP);
 80008cc:	4b0b      	ldr	r3, [pc, #44]	; (80008fc <SPI_GPIO_SetPins+0x114>)
 80008ce:	2209      	movs	r2, #9
 80008d0:	210e      	movs	r1, #14
 80008d2:	0018      	movs	r0, r3
 80008d4:	f7ff fe12 	bl	80004fc <GPIO_SetPinDirection>
			GPIO_SetPinDirection(GPIOB, PIN15, INPUT_FLOATING);
 80008d8:	4b08      	ldr	r3, [pc, #32]	; (80008fc <SPI_GPIO_SetPins+0x114>)
 80008da:	2204      	movs	r2, #4
 80008dc:	210f      	movs	r1, #15
 80008de:	0018      	movs	r0, r3
 80008e0:	f7ff fe0c 	bl	80004fc <GPIO_SetPinDirection>
}
 80008e4:	46c0      	nop			; (mov r8, r8)
 80008e6:	46bd      	mov	sp, r7
 80008e8:	b002      	add	sp, #8
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	40013000 	.word	0x40013000
 80008f0:	2000001c 	.word	0x2000001c
 80008f4:	40010800 	.word	0x40010800
 80008f8:	40003800 	.word	0x40003800
 80008fc:	40010c00 	.word	0x40010c00

08000900 <SPI1_IRQHandler>:
 *                            IRQ
 * =================================================================
 */

void SPI1_IRQHandler(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
	struct S_IRQ_SRC irq_src;

	irq_src.TXE  = ((SPI1->SR & (TXE_PIN)) >> 1);
 8000906:	4b12      	ldr	r3, [pc, #72]	; (8000950 <SPI1_IRQHandler+0x50>)
 8000908:	689b      	ldr	r3, [r3, #8]
 800090a:	085b      	lsrs	r3, r3, #1
 800090c:	1c1a      	adds	r2, r3, #0
 800090e:	2301      	movs	r3, #1
 8000910:	4013      	ands	r3, r2
 8000912:	b2da      	uxtb	r2, r3
 8000914:	1d3b      	adds	r3, r7, #4
 8000916:	2101      	movs	r1, #1
 8000918:	400a      	ands	r2, r1
 800091a:	0010      	movs	r0, r2
 800091c:	781a      	ldrb	r2, [r3, #0]
 800091e:	2101      	movs	r1, #1
 8000920:	438a      	bics	r2, r1
 8000922:	1c11      	adds	r1, r2, #0
 8000924:	1c02      	adds	r2, r0, #0
 8000926:	430a      	orrs	r2, r1
 8000928:	701a      	strb	r2, [r3, #0]
	irq_src.RXNE = ((SPI1->SR & (RXNE_PIN)) >> 1);
 800092a:	4b09      	ldr	r3, [pc, #36]	; (8000950 <SPI1_IRQHandler+0x50>)
 800092c:	689b      	ldr	r3, [r3, #8]
 800092e:	1d3b      	adds	r3, r7, #4
 8000930:	781a      	ldrb	r2, [r3, #0]
 8000932:	2102      	movs	r1, #2
 8000934:	438a      	bics	r2, r1
 8000936:	701a      	strb	r2, [r3, #0]

	G_SPI_Config[SPI1_Index]->P_IRQ_CallBack(irq_src);
 8000938:	4b06      	ldr	r3, [pc, #24]	; (8000954 <SPI1_IRQHandler+0x54>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	695b      	ldr	r3, [r3, #20]
 800093e:	1d3a      	adds	r2, r7, #4
 8000940:	7812      	ldrb	r2, [r2, #0]
 8000942:	1c10      	adds	r0, r2, #0
 8000944:	4798      	blx	r3
}
 8000946:	46c0      	nop			; (mov r8, r8)
 8000948:	46bd      	mov	sp, r7
 800094a:	b002      	add	sp, #8
 800094c:	bd80      	pop	{r7, pc}
 800094e:	46c0      	nop			; (mov r8, r8)
 8000950:	40013000 	.word	0x40013000
 8000954:	2000001c 	.word	0x2000001c

08000958 <SPI2_IRQHandler>:

void SPI2_IRQHandler(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
	struct S_IRQ_SRC irq_src;

	irq_src.TXE  = ((SPI2->SR & (TXE_PIN)) >> 1);
 800095e:	4b12      	ldr	r3, [pc, #72]	; (80009a8 <SPI2_IRQHandler+0x50>)
 8000960:	689b      	ldr	r3, [r3, #8]
 8000962:	085b      	lsrs	r3, r3, #1
 8000964:	1c1a      	adds	r2, r3, #0
 8000966:	2301      	movs	r3, #1
 8000968:	4013      	ands	r3, r2
 800096a:	b2da      	uxtb	r2, r3
 800096c:	1d3b      	adds	r3, r7, #4
 800096e:	2101      	movs	r1, #1
 8000970:	400a      	ands	r2, r1
 8000972:	0010      	movs	r0, r2
 8000974:	781a      	ldrb	r2, [r3, #0]
 8000976:	2101      	movs	r1, #1
 8000978:	438a      	bics	r2, r1
 800097a:	1c11      	adds	r1, r2, #0
 800097c:	1c02      	adds	r2, r0, #0
 800097e:	430a      	orrs	r2, r1
 8000980:	701a      	strb	r2, [r3, #0]
	irq_src.RXNE = ((SPI2->SR & (RXNE_PIN)) >> 1);
 8000982:	4b09      	ldr	r3, [pc, #36]	; (80009a8 <SPI2_IRQHandler+0x50>)
 8000984:	689b      	ldr	r3, [r3, #8]
 8000986:	1d3b      	adds	r3, r7, #4
 8000988:	781a      	ldrb	r2, [r3, #0]
 800098a:	2102      	movs	r1, #2
 800098c:	438a      	bics	r2, r1
 800098e:	701a      	strb	r2, [r3, #0]

	G_SPI_Config[SPI2_Index]->P_IRQ_CallBack(irq_src);
 8000990:	4b06      	ldr	r3, [pc, #24]	; (80009ac <SPI2_IRQHandler+0x54>)
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	695b      	ldr	r3, [r3, #20]
 8000996:	1d3a      	adds	r2, r7, #4
 8000998:	7812      	ldrb	r2, [r2, #0]
 800099a:	1c10      	adds	r0, r2, #0
 800099c:	4798      	blx	r3
}
 800099e:	46c0      	nop			; (mov r8, r8)
 80009a0:	46bd      	mov	sp, r7
 80009a2:	b002      	add	sp, #8
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	46c0      	nop			; (mov r8, r8)
 80009a8:	40003800 	.word	0x40003800
 80009ac:	2000001c 	.word	0x2000001c

080009b0 <USART_Init>:
 *                            APIS
 * =================================================================
 */

void USART_Init(USART_t* USARTx , USART_Config* USART_Config)
{
 80009b0:	b5b0      	push	{r4, r5, r7, lr}
 80009b2:	b084      	sub	sp, #16
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	6039      	str	r1, [r7, #0]
	u32 Pclk , BRR;
	Global_USART_Config = USART_Config;
 80009ba:	4b5b      	ldr	r3, [pc, #364]	; (8000b28 <USART_Init+0x178>)
 80009bc:	683a      	ldr	r2, [r7, #0]
 80009be:	601a      	str	r2, [r3, #0]

	// enable clock
	if(USARTx == USART1){
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	4a5a      	ldr	r2, [pc, #360]	; (8000b2c <USART_Init+0x17c>)
 80009c4:	4293      	cmp	r3, r2
 80009c6:	d107      	bne.n	80009d8 <USART_Init+0x28>
		RCC_USART1_CLK_EN();
 80009c8:	4b59      	ldr	r3, [pc, #356]	; (8000b30 <USART_Init+0x180>)
 80009ca:	699a      	ldr	r2, [r3, #24]
 80009cc:	4b58      	ldr	r3, [pc, #352]	; (8000b30 <USART_Init+0x180>)
 80009ce:	2180      	movs	r1, #128	; 0x80
 80009d0:	01c9      	lsls	r1, r1, #7
 80009d2:	430a      	orrs	r2, r1
 80009d4:	619a      	str	r2, [r3, #24]
 80009d6:	e016      	b.n	8000a06 <USART_Init+0x56>
	}
	else if(USARTx == USART2){
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	4a56      	ldr	r2, [pc, #344]	; (8000b34 <USART_Init+0x184>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d107      	bne.n	80009f0 <USART_Init+0x40>
		RCC_USART2_CLK_EN();
 80009e0:	4b53      	ldr	r3, [pc, #332]	; (8000b30 <USART_Init+0x180>)
 80009e2:	69da      	ldr	r2, [r3, #28]
 80009e4:	4b52      	ldr	r3, [pc, #328]	; (8000b30 <USART_Init+0x180>)
 80009e6:	2180      	movs	r1, #128	; 0x80
 80009e8:	0289      	lsls	r1, r1, #10
 80009ea:	430a      	orrs	r2, r1
 80009ec:	61da      	str	r2, [r3, #28]
 80009ee:	e00a      	b.n	8000a06 <USART_Init+0x56>
	}
	else if(USARTx == USART3){
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4a51      	ldr	r2, [pc, #324]	; (8000b38 <USART_Init+0x188>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d106      	bne.n	8000a06 <USART_Init+0x56>
		RCC_USART3_CLK_EN();
 80009f8:	4b4d      	ldr	r3, [pc, #308]	; (8000b30 <USART_Init+0x180>)
 80009fa:	69da      	ldr	r2, [r3, #28]
 80009fc:	4b4c      	ldr	r3, [pc, #304]	; (8000b30 <USART_Init+0x180>)
 80009fe:	2180      	movs	r1, #128	; 0x80
 8000a00:	02c9      	lsls	r1, r1, #11
 8000a02:	430a      	orrs	r2, r1
 8000a04:	61da      	str	r2, [r3, #28]
	}

	//Enable USART_Module
	USARTx->CR1 |= 1 << 13;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	68db      	ldr	r3, [r3, #12]
 8000a0a:	2280      	movs	r2, #128	; 0x80
 8000a0c:	0192      	lsls	r2, r2, #6
 8000a0e:	431a      	orrs	r2, r3
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	60da      	str	r2, [r3, #12]

	//Enable TX or RX according to config table
	USARTx->CR1 |= USART_Config->USART_Mode;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	683a      	ldr	r2, [r7, #0]
 8000a1a:	7812      	ldrb	r2, [r2, #0]
 8000a1c:	431a      	orrs	r2, r3
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	60da      	str	r2, [r3, #12]

	//WordLength
	USARTx->CR1 |= USART_Config->WordLength;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	68db      	ldr	r3, [r3, #12]
 8000a26:	683a      	ldr	r2, [r7, #0]
 8000a28:	7a12      	ldrb	r2, [r2, #8]
 8000a2a:	431a      	orrs	r2, r3
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	60da      	str	r2, [r3, #12]

	//Parity
	USARTx->CR1 |= USART_Config->Parity;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	683a      	ldr	r2, [r7, #0]
 8000a36:	7a52      	ldrb	r2, [r2, #9]
 8000a38:	431a      	orrs	r2, r3
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	60da      	str	r2, [r3, #12]

	//StopBits
	USARTx->CR2 |= USART_Config->StopBits;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	691b      	ldr	r3, [r3, #16]
 8000a42:	683a      	ldr	r2, [r7, #0]
 8000a44:	7a92      	ldrb	r2, [r2, #10]
 8000a46:	431a      	orrs	r2, r3
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	611a      	str	r2, [r3, #16]

	//BaudRate
	//PCLK1 for USART2 , 3
	//PCLK2 for USART1
	if(USARTx == USART1){
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a37      	ldr	r2, [pc, #220]	; (8000b2c <USART_Init+0x17c>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d104      	bne.n	8000a5e <USART_Init+0xae>
		Pclk = RCC_GetPCLK2Freq();
 8000a54:	f7ff fdea 	bl	800062c <RCC_GetPCLK2Freq>
 8000a58:	0003      	movs	r3, r0
 8000a5a:	60fb      	str	r3, [r7, #12]
 8000a5c:	e003      	b.n	8000a66 <USART_Init+0xb6>
	}
	else{
		Pclk = RCC_GetPCLK1Freq();
 8000a5e:	f7ff fdcf 	bl	8000600 <RCC_GetPCLK1Freq>
 8000a62:	0003      	movs	r3, r0
 8000a64:	60fb      	str	r3, [r7, #12]
	}

	BRR = UART_BRR_Register(Pclk , USART_Config->BaudRate);
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	011b      	lsls	r3, r3, #4
 8000a6c:	0019      	movs	r1, r3
 8000a6e:	68f8      	ldr	r0, [r7, #12]
 8000a70:	f7ff fb82 	bl	8000178 <__udivsi3>
 8000a74:	0003      	movs	r3, r0
 8000a76:	011c      	lsls	r4, r3, #4
 8000a78:	68fa      	ldr	r2, [r7, #12]
 8000a7a:	0013      	movs	r3, r2
 8000a7c:	009b      	lsls	r3, r3, #2
 8000a7e:	189b      	adds	r3, r3, r2
 8000a80:	009a      	lsls	r2, r3, #2
 8000a82:	189a      	adds	r2, r3, r2
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	009b      	lsls	r3, r3, #2
 8000a8a:	0019      	movs	r1, r3
 8000a8c:	0010      	movs	r0, r2
 8000a8e:	f7ff fb73 	bl	8000178 <__udivsi3>
 8000a92:	0003      	movs	r3, r0
 8000a94:	001d      	movs	r5, r3
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	011b      	lsls	r3, r3, #4
 8000a9c:	0019      	movs	r1, r3
 8000a9e:	68f8      	ldr	r0, [r7, #12]
 8000aa0:	f7ff fb6a 	bl	8000178 <__udivsi3>
 8000aa4:	0003      	movs	r3, r0
 8000aa6:	001a      	movs	r2, r3
 8000aa8:	2364      	movs	r3, #100	; 0x64
 8000aaa:	4353      	muls	r3, r2
 8000aac:	1aeb      	subs	r3, r5, r3
 8000aae:	011b      	lsls	r3, r3, #4
 8000ab0:	2164      	movs	r1, #100	; 0x64
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f7ff fb60 	bl	8000178 <__udivsi3>
 8000ab8:	0003      	movs	r3, r0
 8000aba:	001a      	movs	r2, r3
 8000abc:	230f      	movs	r3, #15
 8000abe:	4013      	ands	r3, r2
 8000ac0:	4323      	orrs	r3, r4
 8000ac2:	60bb      	str	r3, [r7, #8]
	USARTx->BRR = BRR;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	68ba      	ldr	r2, [r7, #8]
 8000ac8:	609a      	str	r2, [r3, #8]

	//Enable / Disable Interrupt
	//USART_CR1
	if(USART_Config->IRQ_Enable != USART_IRQ_Enable_NONE){
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	7adb      	ldrb	r3, [r3, #11]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d026      	beq.n	8000b20 <USART_Init+0x170>

		USARTx->CR1 |= USART_Config->IRQ_Enable;
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	68db      	ldr	r3, [r3, #12]
 8000ad6:	683a      	ldr	r2, [r7, #0]
 8000ad8:	7ad2      	ldrb	r2, [r2, #11]
 8000ada:	431a      	orrs	r2, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	60da      	str	r2, [r3, #12]

		//Enble NVIC for USARTx_IRQ
		if(USARTx == USART1){
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	4a12      	ldr	r2, [pc, #72]	; (8000b2c <USART_Init+0x17c>)
 8000ae4:	4293      	cmp	r3, r2
 8000ae6:	d106      	bne.n	8000af6 <USART_Init+0x146>
			NVIC_IRQ_USART_Enable(USART1IRQn);
 8000ae8:	4b14      	ldr	r3, [pc, #80]	; (8000b3c <USART_Init+0x18c>)
 8000aea:	685a      	ldr	r2, [r3, #4]
 8000aec:	4b13      	ldr	r3, [pc, #76]	; (8000b3c <USART_Init+0x18c>)
 8000aee:	2120      	movs	r1, #32
 8000af0:	430a      	orrs	r2, r1
 8000af2:	605a      	str	r2, [r3, #4]
			NVIC_IRQ_USART_Enable(USART3IRQn);
		}
	}


}
 8000af4:	e014      	b.n	8000b20 <USART_Init+0x170>
		else if(USARTx == USART2){
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	4a0e      	ldr	r2, [pc, #56]	; (8000b34 <USART_Init+0x184>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d106      	bne.n	8000b0c <USART_Init+0x15c>
			NVIC_IRQ_USART_Enable(USART2IRQn);
 8000afe:	4b0f      	ldr	r3, [pc, #60]	; (8000b3c <USART_Init+0x18c>)
 8000b00:	685a      	ldr	r2, [r3, #4]
 8000b02:	4b0e      	ldr	r3, [pc, #56]	; (8000b3c <USART_Init+0x18c>)
 8000b04:	2140      	movs	r1, #64	; 0x40
 8000b06:	430a      	orrs	r2, r1
 8000b08:	605a      	str	r2, [r3, #4]
}
 8000b0a:	e009      	b.n	8000b20 <USART_Init+0x170>
		else if(USARTx == USART3){
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	4a0a      	ldr	r2, [pc, #40]	; (8000b38 <USART_Init+0x188>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d105      	bne.n	8000b20 <USART_Init+0x170>
			NVIC_IRQ_USART_Enable(USART3IRQn);
 8000b14:	4b09      	ldr	r3, [pc, #36]	; (8000b3c <USART_Init+0x18c>)
 8000b16:	685a      	ldr	r2, [r3, #4]
 8000b18:	4b08      	ldr	r3, [pc, #32]	; (8000b3c <USART_Init+0x18c>)
 8000b1a:	2180      	movs	r1, #128	; 0x80
 8000b1c:	430a      	orrs	r2, r1
 8000b1e:	605a      	str	r2, [r3, #4]
}
 8000b20:	46c0      	nop			; (mov r8, r8)
 8000b22:	46bd      	mov	sp, r7
 8000b24:	b004      	add	sp, #16
 8000b26:	bdb0      	pop	{r4, r5, r7, pc}
 8000b28:	20000024 	.word	0x20000024
 8000b2c:	40013800 	.word	0x40013800
 8000b30:	40021000 	.word	0x40021000
 8000b34:	40004400 	.word	0x40004400
 8000b38:	40004800 	.word	0x40004800
 8000b3c:	e000e100 	.word	0xe000e100

08000b40 <USART_SendData>:
		NVIC_IRQ_USART_Disable(USART3IRQn);
	}
}

void USART_SendData(USART_t* USARTx , u16* Buffer , UART_Polling_Mechanism PollingEn)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	60f8      	str	r0, [r7, #12]
 8000b48:	60b9      	str	r1, [r7, #8]
 8000b4a:	1dfb      	adds	r3, r7, #7
 8000b4c:	701a      	strb	r2, [r3, #0]
	//wait until TXE flag is set in SR
	if(PollingEn == UART_enable){
 8000b4e:	1dfb      	adds	r3, r7, #7
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d105      	bne.n	8000b62 <USART_SendData+0x22>
		while(! (USARTx->SR & 1<<7) );
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	2280      	movs	r2, #128	; 0x80
 8000b5e:	4013      	ands	r3, r2
 8000b60:	d0fa      	beq.n	8000b58 <USART_SendData+0x18>

		USARTx->DR = (*Buffer & (u16)0x01FF);
	}
	else{
		// This is 8bit data transfer
		USARTx->DR = (*Buffer & (u8)0xFF);
 8000b62:	68bb      	ldr	r3, [r7, #8]
 8000b64:	881b      	ldrh	r3, [r3, #0]
 8000b66:	001a      	movs	r2, r3
 8000b68:	23ff      	movs	r3, #255	; 0xff
 8000b6a:	401a      	ands	r2, r3
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	605a      	str	r2, [r3, #4]
	}
}
 8000b70:	46c0      	nop			; (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	b004      	add	sp, #16
 8000b76:	bd80      	pop	{r7, pc}

08000b78 <USART_GPIO_SetPins>:
		}
	}
}

void USART_GPIO_SetPins(USART_t* USARTx)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
	if(USARTx == USART1){
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	4a1a      	ldr	r2, [pc, #104]	; (8000bec <USART_GPIO_SetPins+0x74>)
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d10c      	bne.n	8000ba2 <USART_GPIO_SetPins+0x2a>
		// TX PA9
		// RX PA10
		GPIO_SetPinDirection(GPIOA, PIN9, OUTPUT_SPEED_10MHZ_AFPP);
 8000b88:	4b19      	ldr	r3, [pc, #100]	; (8000bf0 <USART_GPIO_SetPins+0x78>)
 8000b8a:	2209      	movs	r2, #9
 8000b8c:	2109      	movs	r1, #9
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f7ff fcb4 	bl	80004fc <GPIO_SetPinDirection>
		GPIO_SetPinDirection(GPIOA, PIN10, INPUT_FLOATING);
 8000b94:	4b16      	ldr	r3, [pc, #88]	; (8000bf0 <USART_GPIO_SetPins+0x78>)
 8000b96:	2204      	movs	r2, #4
 8000b98:	210a      	movs	r1, #10
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f7ff fcae 	bl	80004fc <GPIO_SetPinDirection>
		// TX PB10
		// RX PB11
		GPIO_SetPinDirection(GPIOB, PIN10, OUTPUT_SPEED_10MHZ_AFPP);
		GPIO_SetPinDirection(GPIOB, PIN11, INPUT_FLOATING);
	}
}
 8000ba0:	e020      	b.n	8000be4 <USART_GPIO_SetPins+0x6c>
	else if(USARTx == USART2){
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	4a13      	ldr	r2, [pc, #76]	; (8000bf4 <USART_GPIO_SetPins+0x7c>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d10c      	bne.n	8000bc4 <USART_GPIO_SetPins+0x4c>
		GPIO_SetPinDirection(GPIOA, PIN2, OUTPUT_SPEED_10MHZ_AFPP);
 8000baa:	4b11      	ldr	r3, [pc, #68]	; (8000bf0 <USART_GPIO_SetPins+0x78>)
 8000bac:	2209      	movs	r2, #9
 8000bae:	2102      	movs	r1, #2
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	f7ff fca3 	bl	80004fc <GPIO_SetPinDirection>
		GPIO_SetPinDirection(GPIOA, PIN3, INPUT_FLOATING);
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <USART_GPIO_SetPins+0x78>)
 8000bb8:	2204      	movs	r2, #4
 8000bba:	2103      	movs	r1, #3
 8000bbc:	0018      	movs	r0, r3
 8000bbe:	f7ff fc9d 	bl	80004fc <GPIO_SetPinDirection>
}
 8000bc2:	e00f      	b.n	8000be4 <USART_GPIO_SetPins+0x6c>
	else if(USARTx == USART3){
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	4a0c      	ldr	r2, [pc, #48]	; (8000bf8 <USART_GPIO_SetPins+0x80>)
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d10b      	bne.n	8000be4 <USART_GPIO_SetPins+0x6c>
		GPIO_SetPinDirection(GPIOB, PIN10, OUTPUT_SPEED_10MHZ_AFPP);
 8000bcc:	4b0b      	ldr	r3, [pc, #44]	; (8000bfc <USART_GPIO_SetPins+0x84>)
 8000bce:	2209      	movs	r2, #9
 8000bd0:	210a      	movs	r1, #10
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	f7ff fc92 	bl	80004fc <GPIO_SetPinDirection>
		GPIO_SetPinDirection(GPIOB, PIN11, INPUT_FLOATING);
 8000bd8:	4b08      	ldr	r3, [pc, #32]	; (8000bfc <USART_GPIO_SetPins+0x84>)
 8000bda:	2204      	movs	r2, #4
 8000bdc:	210b      	movs	r1, #11
 8000bde:	0018      	movs	r0, r3
 8000be0:	f7ff fc8c 	bl	80004fc <GPIO_SetPinDirection>
}
 8000be4:	46c0      	nop			; (mov r8, r8)
 8000be6:	46bd      	mov	sp, r7
 8000be8:	b002      	add	sp, #8
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	40013800 	.word	0x40013800
 8000bf0:	40010800 	.word	0x40010800
 8000bf4:	40004400 	.word	0x40004400
 8000bf8:	40004800 	.word	0x40004800
 8000bfc:	40010c00 	.word	0x40010c00

08000c00 <USART1_IRQHandler>:

//ISR

void USART1_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
	USART_IRQ_Event Flag;

	if(USART1->SR & 1<<7){
 8000c06:	4b21      	ldr	r3, [pc, #132]	; (8000c8c <USART1_IRQHandler+0x8c>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	2280      	movs	r2, #128	; 0x80
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	d003      	beq.n	8000c18 <USART1_IRQHandler+0x18>
		Flag = USART_IRQ_TXE;
 8000c10:	1dfb      	adds	r3, r7, #7
 8000c12:	2200      	movs	r2, #0
 8000c14:	701a      	strb	r2, [r3, #0]
 8000c16:	e02e      	b.n	8000c76 <USART1_IRQHandler+0x76>
	}
	else if(USART1->SR & 1<<6){
 8000c18:	4b1c      	ldr	r3, [pc, #112]	; (8000c8c <USART1_IRQHandler+0x8c>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2240      	movs	r2, #64	; 0x40
 8000c1e:	4013      	ands	r3, r2
 8000c20:	d009      	beq.n	8000c36 <USART1_IRQHandler+0x36>
		Flag = USART_IRQ_TC;
 8000c22:	1dfb      	adds	r3, r7, #7
 8000c24:	2201      	movs	r2, #1
 8000c26:	701a      	strb	r2, [r3, #0]

		//clear by writing 0
		USART1->SR &= ~(1<<6);
 8000c28:	4b18      	ldr	r3, [pc, #96]	; (8000c8c <USART1_IRQHandler+0x8c>)
 8000c2a:	681a      	ldr	r2, [r3, #0]
 8000c2c:	4b17      	ldr	r3, [pc, #92]	; (8000c8c <USART1_IRQHandler+0x8c>)
 8000c2e:	2140      	movs	r1, #64	; 0x40
 8000c30:	438a      	bics	r2, r1
 8000c32:	601a      	str	r2, [r3, #0]
 8000c34:	e01f      	b.n	8000c76 <USART1_IRQHandler+0x76>
	}
	else if(USART1->SR & 1<<5){
 8000c36:	4b15      	ldr	r3, [pc, #84]	; (8000c8c <USART1_IRQHandler+0x8c>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	2220      	movs	r2, #32
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	d009      	beq.n	8000c54 <USART1_IRQHandler+0x54>
		Flag = USART_IRQ_RXNE;
 8000c40:	1dfb      	adds	r3, r7, #7
 8000c42:	2202      	movs	r2, #2
 8000c44:	701a      	strb	r2, [r3, #0]

		//clear by writing 0
		USART1->SR &= ~(1<<5);
 8000c46:	4b11      	ldr	r3, [pc, #68]	; (8000c8c <USART1_IRQHandler+0x8c>)
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	4b10      	ldr	r3, [pc, #64]	; (8000c8c <USART1_IRQHandler+0x8c>)
 8000c4c:	2120      	movs	r1, #32
 8000c4e:	438a      	bics	r2, r1
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	e010      	b.n	8000c76 <USART1_IRQHandler+0x76>
	}
	else if(USART1->SR & 1<<3){
 8000c54:	4b0d      	ldr	r3, [pc, #52]	; (8000c8c <USART1_IRQHandler+0x8c>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2208      	movs	r2, #8
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	d003      	beq.n	8000c66 <USART1_IRQHandler+0x66>
		Flag = USART_IRQ_ORE;
 8000c5e:	1dfb      	adds	r3, r7, #7
 8000c60:	2203      	movs	r2, #3
 8000c62:	701a      	strb	r2, [r3, #0]
 8000c64:	e007      	b.n	8000c76 <USART1_IRQHandler+0x76>
	}
	else if(USART1->SR & 1<<0){
 8000c66:	4b09      	ldr	r3, [pc, #36]	; (8000c8c <USART1_IRQHandler+0x8c>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	d002      	beq.n	8000c76 <USART1_IRQHandler+0x76>
		Flag = USART_IEQ_PE;
 8000c70:	1dfb      	adds	r3, r7, #7
 8000c72:	2204      	movs	r2, #4
 8000c74:	701a      	strb	r2, [r3, #0]
	}

	Global_USART_Config->P_IRQ_CallBack(Flag);
 8000c76:	4b06      	ldr	r3, [pc, #24]	; (8000c90 <USART1_IRQHandler+0x90>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	68db      	ldr	r3, [r3, #12]
 8000c7c:	1dfa      	adds	r2, r7, #7
 8000c7e:	7812      	ldrb	r2, [r2, #0]
 8000c80:	0010      	movs	r0, r2
 8000c82:	4798      	blx	r3
}
 8000c84:	46c0      	nop			; (mov r8, r8)
 8000c86:	46bd      	mov	sp, r7
 8000c88:	b002      	add	sp, #8
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40013800 	.word	0x40013800
 8000c90:	20000024 	.word	0x20000024

08000c94 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
	USART_IRQ_Event Flag;

	if(USART2->SR & 1<<7){
 8000c9a:	4b21      	ldr	r3, [pc, #132]	; (8000d20 <USART2_IRQHandler+0x8c>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	2280      	movs	r2, #128	; 0x80
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	d003      	beq.n	8000cac <USART2_IRQHandler+0x18>
		Flag = USART_IRQ_TXE;
 8000ca4:	1dfb      	adds	r3, r7, #7
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	701a      	strb	r2, [r3, #0]
 8000caa:	e02e      	b.n	8000d0a <USART2_IRQHandler+0x76>
	}
	else if(USART2->SR & 1<<6){
 8000cac:	4b1c      	ldr	r3, [pc, #112]	; (8000d20 <USART2_IRQHandler+0x8c>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2240      	movs	r2, #64	; 0x40
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	d009      	beq.n	8000cca <USART2_IRQHandler+0x36>
		Flag = USART_IRQ_TC;
 8000cb6:	1dfb      	adds	r3, r7, #7
 8000cb8:	2201      	movs	r2, #1
 8000cba:	701a      	strb	r2, [r3, #0]

		//clear by writing 0
		USART2->SR &= ~(1<<6);
 8000cbc:	4b18      	ldr	r3, [pc, #96]	; (8000d20 <USART2_IRQHandler+0x8c>)
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	4b17      	ldr	r3, [pc, #92]	; (8000d20 <USART2_IRQHandler+0x8c>)
 8000cc2:	2140      	movs	r1, #64	; 0x40
 8000cc4:	438a      	bics	r2, r1
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	e01f      	b.n	8000d0a <USART2_IRQHandler+0x76>
	}
	else if(USART2->SR & 1<<5){
 8000cca:	4b15      	ldr	r3, [pc, #84]	; (8000d20 <USART2_IRQHandler+0x8c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	2220      	movs	r2, #32
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	d009      	beq.n	8000ce8 <USART2_IRQHandler+0x54>
		Flag = USART_IRQ_RXNE;
 8000cd4:	1dfb      	adds	r3, r7, #7
 8000cd6:	2202      	movs	r2, #2
 8000cd8:	701a      	strb	r2, [r3, #0]

		//clear by writing 0
		USART2->SR &= ~(1<<5);
 8000cda:	4b11      	ldr	r3, [pc, #68]	; (8000d20 <USART2_IRQHandler+0x8c>)
 8000cdc:	681a      	ldr	r2, [r3, #0]
 8000cde:	4b10      	ldr	r3, [pc, #64]	; (8000d20 <USART2_IRQHandler+0x8c>)
 8000ce0:	2120      	movs	r1, #32
 8000ce2:	438a      	bics	r2, r1
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	e010      	b.n	8000d0a <USART2_IRQHandler+0x76>
	}
	else if(USART2->SR & 1<<3){
 8000ce8:	4b0d      	ldr	r3, [pc, #52]	; (8000d20 <USART2_IRQHandler+0x8c>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2208      	movs	r2, #8
 8000cee:	4013      	ands	r3, r2
 8000cf0:	d003      	beq.n	8000cfa <USART2_IRQHandler+0x66>
		Flag = USART_IRQ_ORE;
 8000cf2:	1dfb      	adds	r3, r7, #7
 8000cf4:	2203      	movs	r2, #3
 8000cf6:	701a      	strb	r2, [r3, #0]
 8000cf8:	e007      	b.n	8000d0a <USART2_IRQHandler+0x76>
	}
	else if(USART2->SR & 1<<0){
 8000cfa:	4b09      	ldr	r3, [pc, #36]	; (8000d20 <USART2_IRQHandler+0x8c>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	2201      	movs	r2, #1
 8000d00:	4013      	ands	r3, r2
 8000d02:	d002      	beq.n	8000d0a <USART2_IRQHandler+0x76>
		Flag = USART_IEQ_PE;
 8000d04:	1dfb      	adds	r3, r7, #7
 8000d06:	2204      	movs	r2, #4
 8000d08:	701a      	strb	r2, [r3, #0]
	}

	Global_USART_Config->P_IRQ_CallBack(Flag);
 8000d0a:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <USART2_IRQHandler+0x90>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	68db      	ldr	r3, [r3, #12]
 8000d10:	1dfa      	adds	r2, r7, #7
 8000d12:	7812      	ldrb	r2, [r2, #0]
 8000d14:	0010      	movs	r0, r2
 8000d16:	4798      	blx	r3
}
 8000d18:	46c0      	nop			; (mov r8, r8)
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	b002      	add	sp, #8
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	40004400 	.word	0x40004400
 8000d24:	20000024 	.word	0x20000024

08000d28 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
	USART_IRQ_Event Flag;

	if(USART3->SR & 1<<7){
 8000d2e:	4b21      	ldr	r3, [pc, #132]	; (8000db4 <USART3_IRQHandler+0x8c>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	2280      	movs	r2, #128	; 0x80
 8000d34:	4013      	ands	r3, r2
 8000d36:	d003      	beq.n	8000d40 <USART3_IRQHandler+0x18>
		Flag = USART_IRQ_TXE;
 8000d38:	1dfb      	adds	r3, r7, #7
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	701a      	strb	r2, [r3, #0]
 8000d3e:	e02e      	b.n	8000d9e <USART3_IRQHandler+0x76>
	}
	else if(USART3->SR & 1<<6){
 8000d40:	4b1c      	ldr	r3, [pc, #112]	; (8000db4 <USART3_IRQHandler+0x8c>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	2240      	movs	r2, #64	; 0x40
 8000d46:	4013      	ands	r3, r2
 8000d48:	d009      	beq.n	8000d5e <USART3_IRQHandler+0x36>
		Flag = USART_IRQ_TC;
 8000d4a:	1dfb      	adds	r3, r7, #7
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	701a      	strb	r2, [r3, #0]

		//clear by writing 0
		USART3->SR &= ~(1<<6);
 8000d50:	4b18      	ldr	r3, [pc, #96]	; (8000db4 <USART3_IRQHandler+0x8c>)
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	4b17      	ldr	r3, [pc, #92]	; (8000db4 <USART3_IRQHandler+0x8c>)
 8000d56:	2140      	movs	r1, #64	; 0x40
 8000d58:	438a      	bics	r2, r1
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	e01f      	b.n	8000d9e <USART3_IRQHandler+0x76>
	}
	else if(USART3->SR & 1<<5){
 8000d5e:	4b15      	ldr	r3, [pc, #84]	; (8000db4 <USART3_IRQHandler+0x8c>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	2220      	movs	r2, #32
 8000d64:	4013      	ands	r3, r2
 8000d66:	d009      	beq.n	8000d7c <USART3_IRQHandler+0x54>
		Flag = USART_IRQ_RXNE;
 8000d68:	1dfb      	adds	r3, r7, #7
 8000d6a:	2202      	movs	r2, #2
 8000d6c:	701a      	strb	r2, [r3, #0]

		//clear by writing 0
		USART3->SR &= ~(1<<5);
 8000d6e:	4b11      	ldr	r3, [pc, #68]	; (8000db4 <USART3_IRQHandler+0x8c>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	4b10      	ldr	r3, [pc, #64]	; (8000db4 <USART3_IRQHandler+0x8c>)
 8000d74:	2120      	movs	r1, #32
 8000d76:	438a      	bics	r2, r1
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	e010      	b.n	8000d9e <USART3_IRQHandler+0x76>
	}
	else if(USART3->SR & 1<<3){
 8000d7c:	4b0d      	ldr	r3, [pc, #52]	; (8000db4 <USART3_IRQHandler+0x8c>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	2208      	movs	r2, #8
 8000d82:	4013      	ands	r3, r2
 8000d84:	d003      	beq.n	8000d8e <USART3_IRQHandler+0x66>
		Flag = USART_IRQ_ORE;
 8000d86:	1dfb      	adds	r3, r7, #7
 8000d88:	2203      	movs	r2, #3
 8000d8a:	701a      	strb	r2, [r3, #0]
 8000d8c:	e007      	b.n	8000d9e <USART3_IRQHandler+0x76>
	}
	else if(USART3->SR & 1<<0){
 8000d8e:	4b09      	ldr	r3, [pc, #36]	; (8000db4 <USART3_IRQHandler+0x8c>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	2201      	movs	r2, #1
 8000d94:	4013      	ands	r3, r2
 8000d96:	d002      	beq.n	8000d9e <USART3_IRQHandler+0x76>
		Flag = USART_IEQ_PE;
 8000d98:	1dfb      	adds	r3, r7, #7
 8000d9a:	2204      	movs	r2, #4
 8000d9c:	701a      	strb	r2, [r3, #0]
	}

	Global_USART_Config->P_IRQ_CallBack(Flag);
 8000d9e:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <USART3_IRQHandler+0x90>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	1dfa      	adds	r2, r7, #7
 8000da6:	7812      	ldrb	r2, [r2, #0]
 8000da8:	0010      	movs	r0, r2
 8000daa:	4798      	blx	r3
}
 8000dac:	46c0      	nop			; (mov r8, r8)
 8000dae:	46bd      	mov	sp, r7
 8000db0:	b002      	add	sp, #8
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	40004800 	.word	0x40004800
 8000db8:	20000024 	.word	0x20000024

08000dbc <SPI_IRQ_CallBack>:

u16 ch;


void SPI_IRQ_CallBack(struct S_IRQ_SRC irq_src)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	1d3b      	adds	r3, r7, #4
 8000dc4:	7018      	strb	r0, [r3, #0]
#ifdef MCU_ACT_AS_SLAVE

	ch = 0x0f;
 8000dc6:	4b09      	ldr	r3, [pc, #36]	; (8000dec <SPI_IRQ_CallBack+0x30>)
 8000dc8:	220f      	movs	r2, #15
 8000dca:	801a      	strh	r2, [r3, #0]
	SPI_RecieveData(SPI1, &ch, SPI_disable);
 8000dcc:	4b07      	ldr	r3, [pc, #28]	; (8000dec <SPI_IRQ_CallBack+0x30>)
 8000dce:	4808      	ldr	r0, [pc, #32]	; (8000df0 <SPI_IRQ_CallBack+0x34>)
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	0019      	movs	r1, r3
 8000dd4:	f7ff fcee 	bl	80007b4 <SPI_RecieveData>
	USART_SendData(USART1, &ch, UART_enable);
 8000dd8:	4b04      	ldr	r3, [pc, #16]	; (8000dec <SPI_IRQ_CallBack+0x30>)
 8000dda:	4806      	ldr	r0, [pc, #24]	; (8000df4 <SPI_IRQ_CallBack+0x38>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	0019      	movs	r1, r3
 8000de0:	f7ff feae 	bl	8000b40 <USART_SendData>

#endif

}
 8000de4:	46c0      	nop			; (mov r8, r8)
 8000de6:	46bd      	mov	sp, r7
 8000de8:	b002      	add	sp, #8
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	20000064 	.word	0x20000064
 8000df0:	40013000 	.word	0x40013000
 8000df4:	40013800 	.word	0x40013800

08000df8 <USART_IRQ_CallBack>:
void USART_IRQ_CallBack(USART_IRQ_Event Flag)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	0002      	movs	r2, r0
 8000e00:	1dfb      	adds	r3, r7, #7
 8000e02:	701a      	strb	r2, [r3, #0]
	GPIO_SetPinValue(GPIOA, PIN4, LOW);
	SPI_RX_TX(SPI1, &ch, SPI_enable);
	GPIO_SetPinValue(GPIOA, PIN4, HIGH);
#endif

}
 8000e04:	46c0      	nop			; (mov r8, r8)
 8000e06:	46bd      	mov	sp, r7
 8000e08:	b002      	add	sp, #8
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <main>:


int main(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b08a      	sub	sp, #40	; 0x28
 8000e10:	af00      	add	r7, sp, #0

	/* Enable GPIOA Clock */
	RCC_GPIOA_CLK_EN();
 8000e12:	4b2e      	ldr	r3, [pc, #184]	; (8000ecc <main+0xc0>)
 8000e14:	699a      	ldr	r2, [r3, #24]
 8000e16:	4b2d      	ldr	r3, [pc, #180]	; (8000ecc <main+0xc0>)
 8000e18:	2104      	movs	r1, #4
 8000e1a:	430a      	orrs	r2, r1
 8000e1c:	619a      	str	r2, [r3, #24]
	/* Enable GPIOB Clock */
	RCC_GPIOB_CLK_EN();
 8000e1e:	4b2b      	ldr	r3, [pc, #172]	; (8000ecc <main+0xc0>)
 8000e20:	699a      	ldr	r2, [r3, #24]
 8000e22:	4b2a      	ldr	r3, [pc, #168]	; (8000ecc <main+0xc0>)
 8000e24:	2108      	movs	r1, #8
 8000e26:	430a      	orrs	r2, r1
 8000e28:	619a      	str	r2, [r3, #24]
	/* Enble AFIO Clock */
	RCC_AFIO_CLK_EN();
 8000e2a:	4b28      	ldr	r3, [pc, #160]	; (8000ecc <main+0xc0>)
 8000e2c:	699a      	ldr	r2, [r3, #24]
 8000e2e:	4b27      	ldr	r3, [pc, #156]	; (8000ecc <main+0xc0>)
 8000e30:	2101      	movs	r1, #1
 8000e32:	430a      	orrs	r2, r1
 8000e34:	619a      	str	r2, [r3, #24]

	/************ UART Init************/
	USART_Config USART_CFG;
	USART_CFG.BaudRate   = USART_BaudRate_115200;
 8000e36:	2118      	movs	r1, #24
 8000e38:	187b      	adds	r3, r7, r1
 8000e3a:	22e1      	movs	r2, #225	; 0xe1
 8000e3c:	0252      	lsls	r2, r2, #9
 8000e3e:	605a      	str	r2, [r3, #4]
	USART_CFG.IRQ_Enable = USART_IRQ_Enable_RXNE;
 8000e40:	187b      	adds	r3, r7, r1
 8000e42:	2220      	movs	r2, #32
 8000e44:	72da      	strb	r2, [r3, #11]
	USART_CFG.P_IRQ_CallBack = USART_IRQ_CallBack;
 8000e46:	187b      	adds	r3, r7, r1
 8000e48:	4a21      	ldr	r2, [pc, #132]	; (8000ed0 <main+0xc4>)
 8000e4a:	60da      	str	r2, [r3, #12]
	USART_CFG.Parity = USART_Parity_NONE;
 8000e4c:	187b      	adds	r3, r7, r1
 8000e4e:	2200      	movs	r2, #0
 8000e50:	725a      	strb	r2, [r3, #9]
	USART_CFG.WordLength = USART_WordLength_8B;
 8000e52:	187b      	adds	r3, r7, r1
 8000e54:	2200      	movs	r2, #0
 8000e56:	721a      	strb	r2, [r3, #8]
	USART_CFG.StopBits = USART_StopBits_1;
 8000e58:	187b      	adds	r3, r7, r1
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	729a      	strb	r2, [r3, #10]
	USART_CFG.USART_Mode = USART_Mode_RX_TX;
 8000e5e:	187b      	adds	r3, r7, r1
 8000e60:	220c      	movs	r2, #12
 8000e62:	701a      	strb	r2, [r3, #0]

	USART_Init(USART1 , &USART_CFG);
 8000e64:	187b      	adds	r3, r7, r1
 8000e66:	4a1b      	ldr	r2, [pc, #108]	; (8000ed4 <main+0xc8>)
 8000e68:	0019      	movs	r1, r3
 8000e6a:	0010      	movs	r0, r2
 8000e6c:	f7ff fda0 	bl	80009b0 <USART_Init>
	USART_GPIO_SetPins(USART1);
 8000e70:	4b18      	ldr	r3, [pc, #96]	; (8000ed4 <main+0xc8>)
 8000e72:	0018      	movs	r0, r3
 8000e74:	f7ff fe80 	bl	8000b78 <USART_GPIO_SetPins>

	/************SPI Init*************/
	SPI_Config SPI_CFG;

	SPI_CFG.Clock_Phase = SPI_CLK_Phase_First_CLK_First_DataCaptureEdge;
 8000e78:	003b      	movs	r3, r7
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	815a      	strh	r2, [r3, #10]
	SPI_CFG.Clock_Polarity = SPI_CLK_Polarity_HIGH;
 8000e7e:	003b      	movs	r3, r7
 8000e80:	2202      	movs	r2, #2
 8000e82:	811a      	strh	r2, [r3, #8]
	SPI_CFG.Data_Size = SPI_DATA_8BIT;
 8000e84:	003b      	movs	r3, r7
 8000e86:	2200      	movs	r2, #0
 8000e88:	80da      	strh	r2, [r3, #6]
	SPI_CFG.Frame_Format = SPI_MSB_FIRST;
 8000e8a:	003b      	movs	r3, r7
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	809a      	strh	r2, [r3, #4]
	SPI_CFG.BaudRate = SPI_FPCLK_DIVIDED_BY_8;
 8000e90:	003b      	movs	r3, r7
 8000e92:	2210      	movs	r2, #16
 8000e94:	81da      	strh	r2, [r3, #14]
	SPI_CFG.Communication_Mode = SPI_Direction_2Lines;
 8000e96:	003b      	movs	r3, r7
 8000e98:	2200      	movs	r2, #0
 8000e9a:	805a      	strh	r2, [r3, #2]
	GPIO_SetPinValue(GPIOA, PIN4, HIGH);

#endif

#ifdef MCU_ACT_AS_SLAVE
	SPI_CFG.Device_Mode = SPI_Device_Mode_Slave;
 8000e9c:	003b      	movs	r3, r7
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	801a      	strh	r2, [r3, #0]
	SPI_CFG.IRQ_Enable = SPI_RXNE_INT_ENABLE;
 8000ea2:	003b      	movs	r3, r7
 8000ea4:	2240      	movs	r2, #64	; 0x40
 8000ea6:	821a      	strh	r2, [r3, #16]
	SPI_CFG.NSS =  SPI_NSS_Hard_Slave;
 8000ea8:	003b      	movs	r3, r7
 8000eaa:	4a0b      	ldr	r2, [pc, #44]	; (8000ed8 <main+0xcc>)
 8000eac:	819a      	strh	r2, [r3, #12]
	SPI_CFG.P_IRQ_CallBack = SPI_IRQ_CallBack;
 8000eae:	003b      	movs	r3, r7
 8000eb0:	4a0a      	ldr	r2, [pc, #40]	; (8000edc <main+0xd0>)
 8000eb2:	615a      	str	r2, [r3, #20]
#endif


	SPI_Init(SPI1, &SPI_CFG);
 8000eb4:	003b      	movs	r3, r7
 8000eb6:	4a0a      	ldr	r2, [pc, #40]	; (8000ee0 <main+0xd4>)
 8000eb8:	0019      	movs	r1, r3
 8000eba:	0010      	movs	r0, r2
 8000ebc:	f7ff fbcc 	bl	8000658 <SPI_Init>
	SPI_GPIO_SetPins(SPI1);
 8000ec0:	4b07      	ldr	r3, [pc, #28]	; (8000ee0 <main+0xd4>)
 8000ec2:	0018      	movs	r0, r3
 8000ec4:	f7ff fc90 	bl	80007e8 <SPI_GPIO_SetPins>



	while(1){
 8000ec8:	e7fe      	b.n	8000ec8 <main+0xbc>
 8000eca:	46c0      	nop			; (mov r8, r8)
 8000ecc:	40021000 	.word	0x40021000
 8000ed0:	08000df9 	.word	0x08000df9
 8000ed4:	40013800 	.word	0x40013800
 8000ed8:	fffffdff 	.word	0xfffffdff
 8000edc:	08000dbd 	.word	0x08000dbd
 8000ee0:	40013000 	.word	0x40013000

08000ee4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ee4:	480d      	ldr	r0, [pc, #52]	; (8000f1c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ee6:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000ee8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000eec:	480c      	ldr	r0, [pc, #48]	; (8000f20 <LoopForever+0x6>)
  ldr r1, =_edata
 8000eee:	490d      	ldr	r1, [pc, #52]	; (8000f24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ef0:	4a0d      	ldr	r2, [pc, #52]	; (8000f28 <LoopForever+0xe>)
  movs r3, #0
 8000ef2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ef4:	e002      	b.n	8000efc <LoopCopyDataInit>

08000ef6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ef6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ef8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000efa:	3304      	adds	r3, #4

08000efc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000efc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000efe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f00:	d3f9      	bcc.n	8000ef6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f02:	4a0a      	ldr	r2, [pc, #40]	; (8000f2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f04:	4c0a      	ldr	r4, [pc, #40]	; (8000f30 <LoopForever+0x16>)
  movs r3, #0
 8000f06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f08:	e001      	b.n	8000f0e <LoopFillZerobss>

08000f0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f0c:	3204      	adds	r2, #4

08000f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f10:	d3fb      	bcc.n	8000f0a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f12:	f000 f811 	bl	8000f38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f16:	f7ff ff79 	bl	8000e0c <main>

08000f1a <LoopForever>:

LoopForever:
    b LoopForever
 8000f1a:	e7fe      	b.n	8000f1a <LoopForever>
  ldr   r0, =_estack
 8000f1c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000f20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f24:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000f28:	08000fb8 	.word	0x08000fb8
  ldr r2, =_sbss
 8000f2c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000f30:	20000068 	.word	0x20000068

08000f34 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f34:	e7fe      	b.n	8000f34 <ADC1_2_IRQHandler>
	...

08000f38 <__libc_init_array>:
 8000f38:	b570      	push	{r4, r5, r6, lr}
 8000f3a:	2600      	movs	r6, #0
 8000f3c:	4d0c      	ldr	r5, [pc, #48]	; (8000f70 <__libc_init_array+0x38>)
 8000f3e:	4c0d      	ldr	r4, [pc, #52]	; (8000f74 <__libc_init_array+0x3c>)
 8000f40:	1b64      	subs	r4, r4, r5
 8000f42:	10a4      	asrs	r4, r4, #2
 8000f44:	42a6      	cmp	r6, r4
 8000f46:	d109      	bne.n	8000f5c <__libc_init_array+0x24>
 8000f48:	2600      	movs	r6, #0
 8000f4a:	f000 f819 	bl	8000f80 <_init>
 8000f4e:	4d0a      	ldr	r5, [pc, #40]	; (8000f78 <__libc_init_array+0x40>)
 8000f50:	4c0a      	ldr	r4, [pc, #40]	; (8000f7c <__libc_init_array+0x44>)
 8000f52:	1b64      	subs	r4, r4, r5
 8000f54:	10a4      	asrs	r4, r4, #2
 8000f56:	42a6      	cmp	r6, r4
 8000f58:	d105      	bne.n	8000f66 <__libc_init_array+0x2e>
 8000f5a:	bd70      	pop	{r4, r5, r6, pc}
 8000f5c:	00b3      	lsls	r3, r6, #2
 8000f5e:	58eb      	ldr	r3, [r5, r3]
 8000f60:	4798      	blx	r3
 8000f62:	3601      	adds	r6, #1
 8000f64:	e7ee      	b.n	8000f44 <__libc_init_array+0xc>
 8000f66:	00b3      	lsls	r3, r6, #2
 8000f68:	58eb      	ldr	r3, [r5, r3]
 8000f6a:	4798      	blx	r3
 8000f6c:	3601      	adds	r6, #1
 8000f6e:	e7f2      	b.n	8000f56 <__libc_init_array+0x1e>
 8000f70:	08000fb0 	.word	0x08000fb0
 8000f74:	08000fb0 	.word	0x08000fb0
 8000f78:	08000fb0 	.word	0x08000fb0
 8000f7c:	08000fb4 	.word	0x08000fb4

08000f80 <_init>:
 8000f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f82:	46c0      	nop			; (mov r8, r8)
 8000f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f86:	bc08      	pop	{r3}
 8000f88:	469e      	mov	lr, r3
 8000f8a:	4770      	bx	lr

08000f8c <_fini>:
 8000f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f8e:	46c0      	nop			; (mov r8, r8)
 8000f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f92:	bc08      	pop	{r3}
 8000f94:	469e      	mov	lr, r3
 8000f96:	4770      	bx	lr
