Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov  3 15:48:55 2024
| Host         : DESKTOP-DNC9NIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ADC_CONTROL_TOP_timing_summary_routed.rpt -pb ADC_CONTROL_TOP_timing_summary_routed.pb -rpx ADC_CONTROL_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ADC_CONTROL_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: EXT_TEST_ACQUIRE_START (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.302        0.000                      0                    5        0.297        0.000                      0                    5        2.000        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
MASTER_CLK_IN         {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MASTER_CLK_IN                                                                                                                                                          16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.302        0.000                      0                    5        0.297        0.000                      0                    5        2.000        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MASTER_CLK_IN
  To Clock:  MASTER_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MASTER_CLK_IN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MASTER_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 pulse_gen_2_35ns/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.580ns (39.641%)  route 0.883ns (60.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.624    -0.869    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  pulse_gen_2_35ns/active_reg/Q
                         net (fo=2, routed)           0.883     0.470    pulse_gen_2_35ns/active
    SLICE_X65Y89         LUT5 (Prop_lut5_I4_O)        0.124     0.594 r  pulse_gen_2_35ns/active_i_1/O
                         net (fo=1, routed)           0.000     0.594    pulse_gen_2_35ns/active_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.507     3.531    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/active_reg/C
                         clock pessimism              0.600     4.131    
                         clock uncertainty           -0.264     3.867    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.029     3.896    pulse_gen_2_35ns/active_reg
  -------------------------------------------------------------------
                         required time                          3.896    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 pulse_gen_2_35ns/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.715ns (51.069%)  route 0.685ns (48.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.624    -0.869    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.450 f  pulse_gen_2_35ns/count_reg[2]/Q
                         net (fo=4, routed)           0.685     0.235    pulse_gen_2_35ns/count[2]
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.296     0.531 r  pulse_gen_2_35ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.531    pulse_gen_2_35ns/count[0]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.507     3.531    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C
                         clock pessimism              0.600     4.131    
                         clock uncertainty           -0.264     3.867    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.031     3.898    pulse_gen_2_35ns/count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.898    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 pulse_gen_2_35ns/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.743ns (52.028%)  route 0.685ns (47.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.624    -0.869    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  pulse_gen_2_35ns/count_reg[2]/Q
                         net (fo=4, routed)           0.685     0.235    pulse_gen_2_35ns/count[2]
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.324     0.559 r  pulse_gen_2_35ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.559    pulse_gen_2_35ns/count[2]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.507     3.531    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/C
                         clock pessimism              0.600     4.131    
                         clock uncertainty           -0.264     3.867    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.075     3.942    pulse_gen_2_35ns/count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.942    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 pulse_gen_2_35ns/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.743ns (52.101%)  route 0.683ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.624    -0.869    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  pulse_gen_2_35ns/count_reg[2]/Q
                         net (fo=4, routed)           0.683     0.233    pulse_gen_2_35ns/count[2]
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.324     0.557 r  pulse_gen_2_35ns/done_i_1/O
                         net (fo=1, routed)           0.000     0.557    pulse_gen_2_35ns/done_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.507     3.531    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/done_reg/C
                         clock pessimism              0.600     4.131    
                         clock uncertainty           -0.264     3.867    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.075     3.942    pulse_gen_2_35ns/done_reg
  -------------------------------------------------------------------
                         required time                          3.942    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 pulse_gen_2_35ns/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.580ns (44.906%)  route 0.712ns (55.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.624    -0.869    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  pulse_gen_2_35ns/count_reg[0]/Q
                         net (fo=5, routed)           0.712     0.298    pulse_gen_2_35ns/count[0]
    SLICE_X65Y89         LUT3 (Prop_lut3_I1_O)        0.124     0.422 r  pulse_gen_2_35ns/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.422    pulse_gen_2_35ns/count[1]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.507     3.531    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
                         clock pessimism              0.600     4.131    
                         clock uncertainty           -0.264     3.867    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)        0.031     3.898    pulse_gen_2_35ns/count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.898    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  3.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 pulse_gen_2_35ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.044%)  route 0.218ns (53.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.591    -0.573    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  pulse_gen_2_35ns/count_reg[1]/Q
                         net (fo=5, routed)           0.218    -0.214    pulse_gen_2_35ns/count[1]
    SLICE_X65Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.169 r  pulse_gen_2_35ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    pulse_gen_2_35ns/count[2]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.861    -0.809    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.107    -0.466    pulse_gen_2_35ns/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 pulse_gen_2_35ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.187ns (46.177%)  route 0.218ns (53.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.591    -0.573    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  pulse_gen_2_35ns/count_reg[1]/Q
                         net (fo=5, routed)           0.218    -0.214    pulse_gen_2_35ns/count[1]
    SLICE_X65Y89         LUT4 (Prop_lut4_I2_O)        0.046    -0.168 r  pulse_gen_2_35ns/done_i_1/O
                         net (fo=1, routed)           0.000    -0.168    pulse_gen_2_35ns/done_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.861    -0.809    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/done_reg/C
                         clock pessimism              0.236    -0.573    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.107    -0.466    pulse_gen_2_35ns/done_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 pulse_gen_2_35ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.044%)  route 0.218ns (53.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.591    -0.573    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  pulse_gen_2_35ns/count_reg[1]/Q
                         net (fo=5, routed)           0.218    -0.214    pulse_gen_2_35ns/count[1]
    SLICE_X65Y89         LUT4 (Prop_lut4_I2_O)        0.045    -0.169 r  pulse_gen_2_35ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    pulse_gen_2_35ns/count[0]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.861    -0.809    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.092    -0.481    pulse_gen_2_35ns/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 pulse_gen_2_35ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.044%)  route 0.218ns (53.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.591    -0.573    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  pulse_gen_2_35ns/count_reg[1]/Q
                         net (fo=5, routed)           0.218    -0.214    pulse_gen_2_35ns/count[1]
    SLICE_X65Y89         LUT5 (Prop_lut5_I2_O)        0.045    -0.169 r  pulse_gen_2_35ns/active_i_1/O
                         net (fo=1, routed)           0.000    -0.169    pulse_gen_2_35ns/active_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.861    -0.809    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/active_reg/C
                         clock pessimism              0.236    -0.573    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.091    -0.482    pulse_gen_2_35ns/active_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 pulse_gen_2_35ns/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.604%)  route 0.231ns (55.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.591    -0.573    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  pulse_gen_2_35ns/count_reg[1]/Q
                         net (fo=5, routed)           0.231    -0.201    pulse_gen_2_35ns/count[1]
    SLICE_X65Y89         LUT3 (Prop_lut3_I0_O)        0.045    -0.156 r  pulse_gen_2_35ns/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    pulse_gen_2_35ns/count[1]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.861    -0.809    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.092    -0.481    pulse_gen_2_35ns/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { master_of_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    master_of_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X65Y89     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X65Y89     pulse_gen_2_35ns/active_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X65Y89     pulse_gen_2_35ns/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X65Y89     pulse_gen_2_35ns/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X65Y89     pulse_gen_2_35ns/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X65Y89     pulse_gen_2_35ns/done_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y89     pulse_gen_2_35ns/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { master_of_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    master_of_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/start_acquisition_reg__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/start_acquisition_reg__0/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.058ns  (logic 0.518ns (48.975%)  route 0.540ns (51.025%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE                         0.000     0.000 r  adc_ctrl1/start_acquisition_reg__0/C
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  adc_ctrl1/start_acquisition_reg__0/Q
                         net (fo=2, routed)           0.540     1.058    adc_ctrl1/start_acquisition
    SLICE_X64Y89         FDCE                                         f  adc_ctrl1/start_acquisition_reg__0/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/start_acquisition_reg__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/start_acquisition_reg__0/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.164ns (47.033%)  route 0.185ns (52.967%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE                         0.000     0.000 r  adc_ctrl1/start_acquisition_reg__0/C
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  adc_ctrl1/start_acquisition_reg__0/Q
                         net (fo=2, routed)           0.185     0.349    adc_ctrl1/start_acquisition
    SLICE_X64Y89         FDCE                                         f  adc_ctrl1/start_acquisition_reg__0/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_2_35ns/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.998ns  (logic 3.477ns (57.965%)  route 2.521ns (42.035%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.624    -0.869    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  pulse_gen_2_35ns/active_reg/Q
                         net (fo=2, routed)           0.859     0.445    pulse_gen_2_35ns/active
    SLICE_X65Y89         LUT2 (Prop_lut2_I0_O)        0.124     0.569 r  pulse_gen_2_35ns/EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     2.232    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF
    K2                   OBUF (Prop_obuf_I_O)         2.897     5.129 r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.129    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
    K2                                                                r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/run_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.918ns  (logic 0.419ns (45.657%)  route 0.499ns (54.343%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.624    -0.869    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.419    -0.450 f  pulse_gen_2_35ns/done_reg/Q
                         net (fo=2, routed)           0.499     0.048    pulse_gen_2_35ns/done_reg_n_0
    SLICE_X65Y88         FDCE                                         f  pulse_gen_2_35ns/run_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_2_35ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_35ns/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.757ns  (logic 0.337ns (44.534%)  route 0.420ns (55.466%))
  Logic Levels:           0  
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.507    -1.469    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.337    -1.132 f  pulse_gen_2_35ns/done_reg/Q
                         net (fo=2, routed)           0.420    -0.713    pulse_gen_2_35ns/done_reg_n_0
    SLICE_X65Y88         FDCE                                         f  pulse_gen_2_35ns/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_35ns/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.388ns (74.030%)  route 0.487ns (25.970%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.591    -0.573    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  pulse_gen_2_35ns/done_reg/Q
                         net (fo=2, routed)           0.156    -0.289    pulse_gen_2_35ns/done_reg_n_0
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.099    -0.190 r  pulse_gen_2_35ns/EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     0.141    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.161     1.302 r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.302    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
    K2                                                                r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.456ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    master_of_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    master_of_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  master_of_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    master_of_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.842ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.456ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    master_of_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.579ns  (logic 0.753ns (47.681%)  route 0.826ns (52.319%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.629     0.629 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.826     1.455    pulse_gen_2_35ns/run
    SLICE_X65Y89         LUT3 (Prop_lut3_I2_O)        0.124     1.579 r  pulse_gen_2_35ns/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.579    pulse_gen_2_35ns/count[1]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.507    -1.469    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.178ns  (logic 0.753ns (63.908%)  route 0.425ns (36.092%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.629     0.629 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.425     1.054    pulse_gen_2_35ns/run
    SLICE_X65Y89         LUT4 (Prop_lut4_I3_O)        0.124     1.178 r  pulse_gen_2_35ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.178    pulse_gen_2_35ns/count[0]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.507    -1.469    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.174ns  (logic 0.753ns (64.126%)  route 0.421ns (35.874%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.629     0.629 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.421     1.050    pulse_gen_2_35ns/run
    SLICE_X65Y89         LUT5 (Prop_lut5_I3_O)        0.124     1.174 r  pulse_gen_2_35ns/active_i_1/O
                         net (fo=1, routed)           0.000     1.174    pulse_gen_2_35ns/active_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.507    -1.469    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/active_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.173ns  (logic 0.748ns (63.755%)  route 0.425ns (36.245%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.629     0.629 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.425     1.054    pulse_gen_2_35ns/run
    SLICE_X65Y89         LUT4 (Prop_lut4_I3_O)        0.119     1.173 r  pulse_gen_2_35ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.173    pulse_gen_2_35ns/count[2]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.507    -1.469    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.168ns  (logic 0.747ns (63.942%)  route 0.421ns (36.058%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.629     0.629 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.421     1.050    pulse_gen_2_35ns/run
    SLICE_X65Y89         LUT4 (Prop_lut4_I3_O)        0.118     1.168 r  pulse_gen_2_35ns/done_i_1/O
                         net (fo=1, routed)           0.000     1.168    pulse_gen_2_35ns/done_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.507    -1.469    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/done_reg/C

Slack:                    inf
  Source:                 adc_ctrl1/start_acquisition_reg__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.048ns  (logic 0.518ns (49.442%)  route 0.530ns (50.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE                         0.000     0.000 r  adc_ctrl1/start_acquisition_reg__0/C
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  adc_ctrl1/start_acquisition_reg__0/Q
                         net (fo=2, routed)           0.530     1.048    adc_ctrl1/start_acquisition
    SLICE_X65Y89         FDRE                                         r  adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.507    -1.469    adc_ctrl1/clk_out1
    SLICE_X65Y89         FDRE                                         r  adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/start_acquisition_reg__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.718%)  route 0.180ns (52.282%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE                         0.000     0.000 r  adc_ctrl1/start_acquisition_reg__0/C
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  adc_ctrl1/start_acquisition_reg__0/Q
                         net (fo=2, routed)           0.180     0.344    adc_ctrl1/start_acquisition
    SLICE_X65Y89         FDRE                                         r  adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.861    -0.809    adc_ctrl1/clk_out1
    SLICE_X65Y89         FDRE                                         r  adc_ctrl1/PULSE_TRIGGER_CNV_PULSE_ADC_CONTROL_TO_PULSEGEN_2_OUT_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.239ns (60.468%)  route 0.156ns (39.532%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.156     0.350    pulse_gen_2_35ns/run
    SLICE_X65Y89         LUT5 (Prop_lut5_I3_O)        0.045     0.395 r  pulse_gen_2_35ns/active_i_1/O
                         net (fo=1, routed)           0.000     0.395    pulse_gen_2_35ns/active_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.861    -0.809    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/active_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.239ns (60.316%)  route 0.157ns (39.684%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.157     0.351    pulse_gen_2_35ns/run
    SLICE_X65Y89         LUT4 (Prop_lut4_I3_O)        0.045     0.396 r  pulse_gen_2_35ns/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    pulse_gen_2_35ns/count[0]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.861    -0.809    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[0]/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.242ns (60.766%)  route 0.156ns (39.234%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.156     0.350    pulse_gen_2_35ns/run
    SLICE_X65Y89         LUT4 (Prop_lut4_I3_O)        0.048     0.398 r  pulse_gen_2_35ns/done_i_1/O
                         net (fo=1, routed)           0.000     0.398    pulse_gen_2_35ns/done_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.861    -0.809    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/done_reg/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.243ns (60.712%)  route 0.157ns (39.288%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.157     0.351    pulse_gen_2_35ns/run
    SLICE_X65Y89         LUT4 (Prop_lut4_I3_O)        0.049     0.400 r  pulse_gen_2_35ns/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.400    pulse_gen_2_35ns/count[2]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.861    -0.809    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[2]/C

Slack:                    inf
  Source:                 pulse_gen_2_35ns/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pulse_gen_2_35ns/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.239ns (44.652%)  route 0.296ns (55.348%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.875ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE                         0.000     0.000 r  pulse_gen_2_35ns/run_reg/C
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  pulse_gen_2_35ns/run_reg/Q
                         net (fo=5, routed)           0.296     0.490    pulse_gen_2_35ns/run
    SLICE_X65Y89         LUT3 (Prop_lut3_I2_O)        0.045     0.535 r  pulse_gen_2_35ns/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.535    pulse_gen_2_35ns/count[1]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.861    -0.809    pulse_gen_2_35ns/clk_out1
    SLICE_X65Y89         FDRE                                         r  pulse_gen_2_35ns/count_reg[1]/C





