{"vcs1":{"timestamp_begin":1742440251.102790415, "rt":1.91, "ut":0.29, "st":0.26}}
{"vcselab":{"timestamp_begin":1742440253.111135718, "rt":1.00, "ut":0.27, "st":0.19}}
{"link":{"timestamp_begin":1742440254.205637361, "rt":0.38, "ut":0.15, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742440250.296805241}
{"VCS_COMP_START_TIME": 1742440250.296805241}
{"VCS_COMP_END_TIME": 1742440255.844011619}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329668}}
{"stitch_vcselab": {"peak_mem": 231552}}
