#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x127e04080 .scope module, "riscv_tb" "riscv_tb" 2 3;
 .timescale -9 -11;
v0x600001998f30_0 .var "clk", 0 0;
v0x600001998fc0_0 .var/i "i", 31 0;
v0x600001999050_0 .var "rstn", 0 0;
S_0x127e041f0 .scope module, "my_cpu" "simple_cpu" 2 46, 3 13 0, S_0x127e04080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
P_0x600003e95d40 .param/l "DATA_WIDTH" 0 3 14, +C4<00000000000000000000000000100000>;
L_0x60000009c070 .functor OR 1, L_0x600001a90320, L_0x600001a90460, C4<0>, C4<0>;
L_0x60000009c0e0 .functor OR 1, L_0x60000009c070, L_0x600001a905a0, C4<0>, C4<0>;
o0x11800ea90 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x60000199dcb0_0 .net "NEXT_PC", 31 0, o0x11800ea90;  0 drivers
v0x60000199dd40_0 .var "PC", 31 0;
v0x60000199ddd0_0 .net *"_ivl_13", 6 0, L_0x600001a90280;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x60000199de60_0 .net/2u *"_ivl_14", 6 0, L_0x1180400a0;  1 drivers
v0x60000199def0_0 .net *"_ivl_16", 0 0, L_0x600001a90320;  1 drivers
v0x60000199df80_0 .net *"_ivl_19", 6 0, L_0x600001a903c0;  1 drivers
L_0x1180400e8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x60000199e010_0 .net/2u *"_ivl_20", 6 0, L_0x1180400e8;  1 drivers
v0x60000199e0a0_0 .net *"_ivl_22", 0 0, L_0x600001a90460;  1 drivers
v0x60000199e130_0 .net *"_ivl_25", 0 0, L_0x60000009c070;  1 drivers
v0x60000199e1c0_0 .net *"_ivl_27", 6 0, L_0x600001a90500;  1 drivers
L_0x118040130 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x60000199e250_0 .net/2u *"_ivl_28", 6 0, L_0x118040130;  1 drivers
v0x60000199e2e0_0 .net *"_ivl_30", 0 0, L_0x600001a905a0;  1 drivers
L_0x118040298 .functor BUFT 1, C4<0z>, C4<0>, C4<0>, C4<0>;
v0x60000199e370_0 .net *"_ivl_50", 1 0, L_0x118040298;  1 drivers
L_0x118040208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000199e400_0 .net/2u *"_ivl_54", 1 0, L_0x118040208;  1 drivers
v0x60000199e490_0 .net *"_ivl_56", 0 0, L_0x600001a91360;  1 drivers
v0x60000199e520_0 .net *"_ivl_58", 31 0, L_0x600001a91540;  1 drivers
v0x60000199e5b0_0 .net *"_ivl_60", 30 0, L_0x600001a914a0;  1 drivers
L_0x118040250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000199e640_0 .net *"_ivl_62", 0 0, L_0x118040250;  1 drivers
v0x60000199e6d0_0 .net *"_ivl_64", 31 0, L_0x600001a91400;  1 drivers
v0x60000199e760_0 .net *"_ivl_7", 6 0, L_0x600001a90140;  1 drivers
L_0x118040058 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x60000199e7f0_0 .net/2u *"_ivl_8", 6 0, L_0x118040058;  1 drivers
v0x60000199e880_0 .net "alu_func", 3 0, v0x600001990360_0;  1 drivers
v0x60000199e910_0 .net "check", 0 0, v0x600001990090_0;  1 drivers
v0x60000199e9a0_0 .net "clk", 0 0, v0x600001998f30_0;  1 drivers
o0x118008220 .functor BUFZ 2, C4<zz>; HiZ drive
v0x60000199ea30_0 .net "ex_alu_op", 1 0, o0x118008220;  0 drivers
v0x60000199eac0_0 .net "ex_alu_result", 31 0, v0x600001990240_0;  1 drivers
o0x11800c9f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x60000199eb50_0 .net "ex_alu_src", 0 0, o0x11800c9f0;  0 drivers
o0x1180083a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x60000199ebe0_0 .net "ex_branch", 0 0, o0x1180083a0;  0 drivers
o0x118008280 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x60000199ec70_0 .net "ex_func3", 2 0, o0x118008280;  0 drivers
o0x1180082b0 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x60000199ed00_0 .net "ex_func7", 6 0, o0x1180082b0;  0 drivers
o0x11800bca0 .functor BUFZ 2, C4<zz>; HiZ drive
v0x60000199ed90_0 .net "ex_jump", 1 0, o0x11800bca0;  0 drivers
o0x11800bcd0 .functor BUFZ 1, C4<z>; HiZ drive
v0x60000199ee20_0 .net "ex_mem_read", 0 0, o0x11800bcd0;  0 drivers
o0x11800bd00 .functor BUFZ 1, C4<z>; HiZ drive
v0x60000199eeb0_0 .net "ex_mem_to_reg", 0 0, o0x11800bd00;  0 drivers
o0x11800bd30 .functor BUFZ 1, C4<z>; HiZ drive
v0x60000199ef40_0 .net "ex_mem_write", 0 0, o0x11800bd30;  0 drivers
o0x11800c9c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x60000199efd0_0 .net "ex_pc", 31 0, o0x11800c9c0;  0 drivers
o0x11800bd60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x60000199f060_0 .net "ex_pc_plus_4", 31 0, o0x11800bd60;  0 drivers
v0x60000199f0f0_0 .net "ex_pc_target", 31 0, v0x600001990900_0;  1 drivers
o0x11800bd90 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x60000199f180_0 .net "ex_rd", 4 0, o0x11800bd90;  0 drivers
o0x11800ca20 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x60000199f210_0 .net "ex_readdata1", 31 0, o0x11800ca20;  0 drivers
o0x11800ca50 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x60000199f2a0_0 .net "ex_readdata2", 31 0, o0x11800ca50;  0 drivers
o0x11800bdc0 .functor BUFZ 1, C4<z>; HiZ drive
v0x60000199f330_0 .net "ex_reg_write", 0 0, o0x11800bdc0;  0 drivers
o0x11800c540 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x60000199f3c0_0 .net "ex_rs1", 4 0, o0x11800c540;  0 drivers
o0x11800c570 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x60000199f450_0 .net "ex_rs2", 4 0, o0x11800c570;  0 drivers
o0x1180084c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x60000199f4e0_0 .net "ex_sextimm", 31 0, o0x1180084c0;  0 drivers
o0x11800bdf0 .functor BUFZ 1, C4<z>; HiZ drive
v0x60000199f570_0 .net "ex_taken", 0 0, o0x11800bdf0;  0 drivers
v0x60000199f600_0 .net "flush", 0 0, v0x6000019927f0_0;  1 drivers
v0x60000199f690_0 .net "forward_a", 0 0, v0x600001992370_0;  1 drivers
v0x60000199f720_0 .net "forward_b", 0 0, v0x600001992400_0;  1 drivers
v0x60000199f7b0_0 .net "id_alu_op", 1 0, L_0x600001a908c0;  1 drivers
v0x60000199f840_0 .net "id_alu_src", 0 0, L_0x600001a90a00;  1 drivers
v0x60000199f8d0_0 .net "id_branch", 0 0, L_0x600001a906e0;  1 drivers
v0x60000199f960_0 .net "id_data_1", 31 0, L_0x60000009c1c0;  1 drivers
v0x60000199f9f0_0 .net "id_data_2", 31 0, L_0x60000009c230;  1 drivers
o0x11800d3b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x60000199fa80_0 .net "id_instruction", 31 0, o0x11800d3b0;  0 drivers
v0x60000199fb10_0 .net "id_jump", 1 0, L_0x600001a90640;  1 drivers
v0x60000199fba0_0 .net "id_mem_read", 0 0, L_0x600001a90780;  1 drivers
v0x60000199fc30_0 .net "id_mem_to_reg", 0 0, L_0x600001a90820;  1 drivers
v0x60000199fcc0_0 .net "id_mem_write", 0 0, L_0x600001a90960;  1 drivers
o0x11800ca80 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x60000199fd50_0 .net "id_pc", 31 0, o0x11800ca80;  0 drivers
o0x11800cb10 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x60000199fde0_0 .net "id_pc_plus_4", 31 0, o0x11800cb10;  0 drivers
v0x60000199fe70_0 .net "id_reg_write", 0 0, L_0x600001a90aa0;  1 drivers
v0x60000199ff00_0 .net "id_sextimm", 31 0, v0x60000199c7e0_0;  1 drivers
v0x600001998000_0 .net "if_instruction", 31 0, v0x60000199c990_0;  1 drivers
v0x600001998090_0 .net "if_pc_plus_4", 31 0, v0x60000199d3b0_0;  1 drivers
o0x118008970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001998120_0 .net "mem_alu_result", 31 0, o0x118008970;  0 drivers
o0x11800be50 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x6000019981b0_0 .net "mem_func3", 2 0, o0x11800be50;  0 drivers
o0x11800be80 .functor BUFZ 2, C4<zz>; HiZ drive
v0x600001998240_0 .net "mem_jump", 1 0, o0x11800be80;  0 drivers
o0x11800ba30 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000019982d0_0 .net "mem_mem_read", 0 0, o0x11800ba30;  0 drivers
o0x11800beb0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001998360_0 .net "mem_mem_to_reg", 0 0, o0x11800beb0;  0 drivers
o0x11800ba60 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000019983f0_0 .net "mem_mem_write", 0 0, o0x11800ba60;  0 drivers
o0x11800bee0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001998480_0 .net "mem_pc_plus_4", 31 0, o0x11800bee0;  0 drivers
o0x11800bf10 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001998510_0 .net "mem_pc_target", 31 0, o0x11800bf10;  0 drivers
o0x11800bf40 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x6000019985a0_0 .net "mem_rd", 4 0, o0x11800bf40;  0 drivers
v0x600001998630_0 .net "mem_readdata", 31 0, v0x6000019913b0_0;  1 drivers
o0x11800bf70 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000019986c0_0 .net "mem_reg_write", 0 0, o0x11800bf70;  0 drivers
o0x11800bfa0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001998750_0 .net "mem_taken", 0 0, o0x11800bfa0;  0 drivers
o0x11800baf0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000019987e0_0 .net "mem_writedata", 31 0, o0x11800baf0;  0 drivers
v0x600001998870_0 .net "rstn", 0 0, v0x600001999050_0;  1 drivers
v0x600001998900_0 .net "stall", 0 0, v0x600001992b50_0;  1 drivers
v0x600001998990_0 .net "taken", 0 0, v0x600001990750_0;  1 drivers
o0x11800e2b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001998a20_0 .net "wb_alu_result", 31 0, o0x11800e2b0;  0 drivers
o0x11800e2e0 .functor BUFZ 2, C4<zz>; HiZ drive
v0x600001998ab0_0 .net "wb_jump", 1 0, o0x11800e2e0;  0 drivers
o0x11800e310 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001998b40_0 .net "wb_mem_to_reg", 0 0, o0x11800e310;  0 drivers
o0x11800e340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001998bd0_0 .net "wb_pc_plus_4", 31 0, o0x11800e340;  0 drivers
o0x11800c4e0 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600001998c60_0 .net "wb_rd", 4 0, o0x11800c4e0;  0 drivers
o0x11800e370 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001998cf0_0 .net "wb_readdata", 31 0, o0x11800e370;  0 drivers
o0x11800c510 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001998d80_0 .net "wb_reg_write", 0 0, o0x11800c510;  0 drivers
o0x11800e8b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001998e10_0 .net "wb_to_write", 31 0, o0x11800e8b0;  0 drivers
o0x11800e8e0 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600001998ea0_0 .net "write_reg", 4 0, o0x11800e8e0;  0 drivers
E_0x600002597f30 .event posedge, v0x6000019910e0_0;
L_0x600001a90000 .part o0x11800d3b0, 20, 5;
L_0x600001a900a0 .part o0x11800d3b0, 15, 5;
L_0x600001a90140 .part o0x11800d3b0, 0, 7;
L_0x600001a901e0 .cmp/eq 7, L_0x600001a90140, L_0x118040058;
L_0x600001a90280 .part o0x11800d3b0, 0, 7;
L_0x600001a90320 .cmp/eq 7, L_0x600001a90280, L_0x1180400a0;
L_0x600001a903c0 .part o0x11800d3b0, 0, 7;
L_0x600001a90460 .cmp/eq 7, L_0x600001a903c0, L_0x1180400e8;
L_0x600001a90500 .part o0x11800d3b0, 0, 7;
L_0x600001a905a0 .cmp/eq 7, L_0x600001a90500, L_0x118040130;
L_0x600001a90b40 .part o0x11800d3b0, 0, 7;
L_0x600001a90f00 .part o0x11800d3b0, 15, 5;
L_0x600001a90fa0 .part o0x11800d3b0, 20, 5;
L_0x600001a91040 .part o0x11800d3b0, 25, 7;
L_0x600001a910e0 .part o0x11800d3b0, 12, 3;
L_0x600001a91180 .part o0x11800d3b0, 15, 5;
L_0x600001a91220 .part o0x11800d3b0, 20, 5;
L_0x600001a912c0 .part o0x11800d3b0, 7, 5;
L_0x600001a91360 .cmp/eq 2, L_0x118040298, L_0x118040208;
L_0x600001a914a0 .part o0x11800ca20, 0, 31;
L_0x600001a91540 .concat [ 1 31 0 0], L_0x118040250, L_0x600001a914a0;
L_0x600001a91400 .concat [ 32 0 0 0], L_0x600001a91540;
L_0x600001a915e0 .functor MUXZ 32, L_0x600001a91400, o0x11800c9c0, L_0x600001a91360, C4<>;
L_0x600001a91860 .part o0x11800be50, 0, 2;
L_0x600001a91900 .part o0x11800be50, 2, 1;
S_0x127e04360 .scope module, "m_alu" "alu" 3 233, 4 10 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 4 "alu_func";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "check";
P_0x600003e94b00 .param/l "DATA_WIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
v0x600001990000_0 .net "alu_func", 3 0, v0x600001990360_0;  alias, 1 drivers
v0x600001990090_0 .var "check", 0 0;
o0x118008070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001990120_0 .net "in_a", 31 0, o0x118008070;  0 drivers
o0x1180080a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000019901b0_0 .net "in_b", 31 0, o0x1180080a0;  0 drivers
v0x600001990240_0 .var "result", 31 0;
E_0x600002597ed0 .event edge, v0x600001990000_0, v0x600001990240_0, v0x600001990120_0, v0x6000019901b0_0;
E_0x600002597f60 .event edge, v0x600001990000_0, v0x600001990120_0, v0x6000019901b0_0;
S_0x127e044d0 .scope module, "m_alu_control" "alu_control" 3 222, 5 30 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 4 "alu_func";
v0x6000019902d0_0 .net *"_ivl_1", 0 0, L_0x600001a91680;  1 drivers
v0x600001990360_0 .var "alu_func", 3 0;
v0x6000019903f0_0 .net "alu_op", 1 0, o0x118008220;  alias, 0 drivers
v0x600001990480_0 .net "funct", 3 0, L_0x600001a91720;  1 drivers
v0x600001990510_0 .net "funct3", 2 0, o0x118008280;  alias, 0 drivers
v0x6000019905a0_0 .net "funct7", 6 0, o0x1180082b0;  alias, 0 drivers
E_0x600002597fc0 .event edge, v0x6000019903f0_0, v0x600001990480_0;
L_0x600001a91680 .part o0x1180082b0, 5, 1;
L_0x600001a91720 .concat [ 3 1 0 0], o0x118008280, L_0x600001a91680;
S_0x127e04640 .scope module, "m_branch_control" "branch_control" 3 214, 6 1 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "check";
    .port_info 2 /OUTPUT 1 "taken";
v0x600001990630_0 .net "branch", 0 0, o0x1180083a0;  alias, 0 drivers
v0x6000019906c0_0 .net "check", 0 0, v0x600001990090_0;  alias, 1 drivers
v0x600001990750_0 .var "taken", 0 0;
E_0x600002597300 .event edge, v0x600001990630_0, v0x600001990090_0;
S_0x127e047b0 .scope module, "m_branch_target_adder" "adder" 3 206, 7 1 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /OUTPUT 32 "result";
P_0x600003e80000 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x6000019907e0_0 .net "in_a", 31 0, L_0x600001a915e0;  1 drivers
v0x600001990870_0 .net "in_b", 31 0, o0x1180084c0;  alias, 0 drivers
v0x600001990900_0 .var "result", 31 0;
E_0x6000025974e0 .event edge, v0x6000019907e0_0, v0x600001990870_0;
S_0x127e04920 .scope module, "m_control" "control" 3 97, 8 6 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "jump";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x600001990990_0 .net *"_ivl_10", 9 0, v0x600001990bd0_0;  1 drivers
v0x600001990a20_0 .net "alu_op", 1 0, L_0x600001a908c0;  alias, 1 drivers
v0x600001990ab0_0 .net "alu_src", 0 0, L_0x600001a90a00;  alias, 1 drivers
v0x600001990b40_0 .net "branch", 0 0, L_0x600001a906e0;  alias, 1 drivers
v0x600001990bd0_0 .var "controls", 9 0;
v0x600001990c60_0 .net "jump", 1 0, L_0x600001a90640;  alias, 1 drivers
v0x600001990cf0_0 .net "mem_read", 0 0, L_0x600001a90780;  alias, 1 drivers
v0x600001990d80_0 .net "mem_to_reg", 0 0, L_0x600001a90820;  alias, 1 drivers
v0x600001990e10_0 .net "mem_write", 0 0, L_0x600001a90960;  alias, 1 drivers
v0x600001990ea0_0 .net "opcode", 6 0, L_0x600001a90b40;  1 drivers
v0x600001990f30_0 .net "reg_write", 0 0, L_0x600001a90aa0;  alias, 1 drivers
E_0x600002597570 .event edge, v0x600001990ea0_0;
L_0x600001a90640 .part v0x600001990bd0_0, 8, 2;
L_0x600001a906e0 .part v0x600001990bd0_0, 7, 1;
L_0x600001a90780 .part v0x600001990bd0_0, 6, 1;
L_0x600001a90820 .part v0x600001990bd0_0, 5, 1;
L_0x600001a908c0 .part v0x600001990bd0_0, 3, 2;
L_0x600001a90960 .part v0x600001990bd0_0, 2, 1;
L_0x600001a90a00 .part v0x600001990bd0_0, 1, 1;
L_0x600001a90aa0 .part v0x600001990bd0_0, 0, 1;
S_0x127e04a90 .scope module, "m_data_memory" "data_memory" 3 311, 9 3 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_write";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 2 "maskmode";
    .port_info 4 /INPUT 1 "sext";
    .port_info 5 /INPUT 32 "address";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data";
P_0x60000059c100 .param/l "DATA_WIDTH" 0 9 4, +C4<00000000000000000000000000100000>;
P_0x60000059c140 .param/l "MEM_ADDR_SIZE" 0 9 4, +C4<00000000000000000000000000001000>;
v0x600001990fc0_0 .net "address", 31 0, o0x118008970;  alias, 0 drivers
v0x600001991050_0 .net "address_internal", 7 0, L_0x600001a917c0;  1 drivers
v0x6000019910e0_0 .net "clk", 0 0, v0x600001998f30_0;  alias, 1 drivers
v0x600001991170_0 .net "maskmode", 1 0, L_0x600001a91860;  1 drivers
v0x600001991200 .array "mem_array", 255 0, 31 0;
v0x600001991290_0 .net "mem_read", 0 0, o0x11800ba30;  alias, 0 drivers
v0x600001991320_0 .net "mem_write", 0 0, o0x11800ba60;  alias, 0 drivers
v0x6000019913b0_0 .var "read_data", 31 0;
v0x600001991440_0 .net "sext", 0 0, L_0x600001a91900;  1 drivers
v0x6000019914d0_0 .net "write_data", 31 0, o0x11800baf0;  alias, 0 drivers
E_0x600002597600/0 .event edge, v0x600001991290_0, v0x600001991440_0, v0x600001991170_0, v0x600001991050_0;
v0x600001991200_0 .array/port v0x600001991200, 0;
v0x600001991200_1 .array/port v0x600001991200, 1;
v0x600001991200_2 .array/port v0x600001991200, 2;
v0x600001991200_3 .array/port v0x600001991200, 3;
E_0x600002597600/1 .event edge, v0x600001991200_0, v0x600001991200_1, v0x600001991200_2, v0x600001991200_3;
v0x600001991200_4 .array/port v0x600001991200, 4;
v0x600001991200_5 .array/port v0x600001991200, 5;
v0x600001991200_6 .array/port v0x600001991200, 6;
v0x600001991200_7 .array/port v0x600001991200, 7;
E_0x600002597600/2 .event edge, v0x600001991200_4, v0x600001991200_5, v0x600001991200_6, v0x600001991200_7;
v0x600001991200_8 .array/port v0x600001991200, 8;
v0x600001991200_9 .array/port v0x600001991200, 9;
v0x600001991200_10 .array/port v0x600001991200, 10;
v0x600001991200_11 .array/port v0x600001991200, 11;
E_0x600002597600/3 .event edge, v0x600001991200_8, v0x600001991200_9, v0x600001991200_10, v0x600001991200_11;
v0x600001991200_12 .array/port v0x600001991200, 12;
v0x600001991200_13 .array/port v0x600001991200, 13;
v0x600001991200_14 .array/port v0x600001991200, 14;
v0x600001991200_15 .array/port v0x600001991200, 15;
E_0x600002597600/4 .event edge, v0x600001991200_12, v0x600001991200_13, v0x600001991200_14, v0x600001991200_15;
v0x600001991200_16 .array/port v0x600001991200, 16;
v0x600001991200_17 .array/port v0x600001991200, 17;
v0x600001991200_18 .array/port v0x600001991200, 18;
v0x600001991200_19 .array/port v0x600001991200, 19;
E_0x600002597600/5 .event edge, v0x600001991200_16, v0x600001991200_17, v0x600001991200_18, v0x600001991200_19;
v0x600001991200_20 .array/port v0x600001991200, 20;
v0x600001991200_21 .array/port v0x600001991200, 21;
v0x600001991200_22 .array/port v0x600001991200, 22;
v0x600001991200_23 .array/port v0x600001991200, 23;
E_0x600002597600/6 .event edge, v0x600001991200_20, v0x600001991200_21, v0x600001991200_22, v0x600001991200_23;
v0x600001991200_24 .array/port v0x600001991200, 24;
v0x600001991200_25 .array/port v0x600001991200, 25;
v0x600001991200_26 .array/port v0x600001991200, 26;
v0x600001991200_27 .array/port v0x600001991200, 27;
E_0x600002597600/7 .event edge, v0x600001991200_24, v0x600001991200_25, v0x600001991200_26, v0x600001991200_27;
v0x600001991200_28 .array/port v0x600001991200, 28;
v0x600001991200_29 .array/port v0x600001991200, 29;
v0x600001991200_30 .array/port v0x600001991200, 30;
v0x600001991200_31 .array/port v0x600001991200, 31;
E_0x600002597600/8 .event edge, v0x600001991200_28, v0x600001991200_29, v0x600001991200_30, v0x600001991200_31;
v0x600001991200_32 .array/port v0x600001991200, 32;
v0x600001991200_33 .array/port v0x600001991200, 33;
v0x600001991200_34 .array/port v0x600001991200, 34;
v0x600001991200_35 .array/port v0x600001991200, 35;
E_0x600002597600/9 .event edge, v0x600001991200_32, v0x600001991200_33, v0x600001991200_34, v0x600001991200_35;
v0x600001991200_36 .array/port v0x600001991200, 36;
v0x600001991200_37 .array/port v0x600001991200, 37;
v0x600001991200_38 .array/port v0x600001991200, 38;
v0x600001991200_39 .array/port v0x600001991200, 39;
E_0x600002597600/10 .event edge, v0x600001991200_36, v0x600001991200_37, v0x600001991200_38, v0x600001991200_39;
v0x600001991200_40 .array/port v0x600001991200, 40;
v0x600001991200_41 .array/port v0x600001991200, 41;
v0x600001991200_42 .array/port v0x600001991200, 42;
v0x600001991200_43 .array/port v0x600001991200, 43;
E_0x600002597600/11 .event edge, v0x600001991200_40, v0x600001991200_41, v0x600001991200_42, v0x600001991200_43;
v0x600001991200_44 .array/port v0x600001991200, 44;
v0x600001991200_45 .array/port v0x600001991200, 45;
v0x600001991200_46 .array/port v0x600001991200, 46;
v0x600001991200_47 .array/port v0x600001991200, 47;
E_0x600002597600/12 .event edge, v0x600001991200_44, v0x600001991200_45, v0x600001991200_46, v0x600001991200_47;
v0x600001991200_48 .array/port v0x600001991200, 48;
v0x600001991200_49 .array/port v0x600001991200, 49;
v0x600001991200_50 .array/port v0x600001991200, 50;
v0x600001991200_51 .array/port v0x600001991200, 51;
E_0x600002597600/13 .event edge, v0x600001991200_48, v0x600001991200_49, v0x600001991200_50, v0x600001991200_51;
v0x600001991200_52 .array/port v0x600001991200, 52;
v0x600001991200_53 .array/port v0x600001991200, 53;
v0x600001991200_54 .array/port v0x600001991200, 54;
v0x600001991200_55 .array/port v0x600001991200, 55;
E_0x600002597600/14 .event edge, v0x600001991200_52, v0x600001991200_53, v0x600001991200_54, v0x600001991200_55;
v0x600001991200_56 .array/port v0x600001991200, 56;
v0x600001991200_57 .array/port v0x600001991200, 57;
v0x600001991200_58 .array/port v0x600001991200, 58;
v0x600001991200_59 .array/port v0x600001991200, 59;
E_0x600002597600/15 .event edge, v0x600001991200_56, v0x600001991200_57, v0x600001991200_58, v0x600001991200_59;
v0x600001991200_60 .array/port v0x600001991200, 60;
v0x600001991200_61 .array/port v0x600001991200, 61;
v0x600001991200_62 .array/port v0x600001991200, 62;
v0x600001991200_63 .array/port v0x600001991200, 63;
E_0x600002597600/16 .event edge, v0x600001991200_60, v0x600001991200_61, v0x600001991200_62, v0x600001991200_63;
v0x600001991200_64 .array/port v0x600001991200, 64;
v0x600001991200_65 .array/port v0x600001991200, 65;
v0x600001991200_66 .array/port v0x600001991200, 66;
v0x600001991200_67 .array/port v0x600001991200, 67;
E_0x600002597600/17 .event edge, v0x600001991200_64, v0x600001991200_65, v0x600001991200_66, v0x600001991200_67;
v0x600001991200_68 .array/port v0x600001991200, 68;
v0x600001991200_69 .array/port v0x600001991200, 69;
v0x600001991200_70 .array/port v0x600001991200, 70;
v0x600001991200_71 .array/port v0x600001991200, 71;
E_0x600002597600/18 .event edge, v0x600001991200_68, v0x600001991200_69, v0x600001991200_70, v0x600001991200_71;
v0x600001991200_72 .array/port v0x600001991200, 72;
v0x600001991200_73 .array/port v0x600001991200, 73;
v0x600001991200_74 .array/port v0x600001991200, 74;
v0x600001991200_75 .array/port v0x600001991200, 75;
E_0x600002597600/19 .event edge, v0x600001991200_72, v0x600001991200_73, v0x600001991200_74, v0x600001991200_75;
v0x600001991200_76 .array/port v0x600001991200, 76;
v0x600001991200_77 .array/port v0x600001991200, 77;
v0x600001991200_78 .array/port v0x600001991200, 78;
v0x600001991200_79 .array/port v0x600001991200, 79;
E_0x600002597600/20 .event edge, v0x600001991200_76, v0x600001991200_77, v0x600001991200_78, v0x600001991200_79;
v0x600001991200_80 .array/port v0x600001991200, 80;
v0x600001991200_81 .array/port v0x600001991200, 81;
v0x600001991200_82 .array/port v0x600001991200, 82;
v0x600001991200_83 .array/port v0x600001991200, 83;
E_0x600002597600/21 .event edge, v0x600001991200_80, v0x600001991200_81, v0x600001991200_82, v0x600001991200_83;
v0x600001991200_84 .array/port v0x600001991200, 84;
v0x600001991200_85 .array/port v0x600001991200, 85;
v0x600001991200_86 .array/port v0x600001991200, 86;
v0x600001991200_87 .array/port v0x600001991200, 87;
E_0x600002597600/22 .event edge, v0x600001991200_84, v0x600001991200_85, v0x600001991200_86, v0x600001991200_87;
v0x600001991200_88 .array/port v0x600001991200, 88;
v0x600001991200_89 .array/port v0x600001991200, 89;
v0x600001991200_90 .array/port v0x600001991200, 90;
v0x600001991200_91 .array/port v0x600001991200, 91;
E_0x600002597600/23 .event edge, v0x600001991200_88, v0x600001991200_89, v0x600001991200_90, v0x600001991200_91;
v0x600001991200_92 .array/port v0x600001991200, 92;
v0x600001991200_93 .array/port v0x600001991200, 93;
v0x600001991200_94 .array/port v0x600001991200, 94;
v0x600001991200_95 .array/port v0x600001991200, 95;
E_0x600002597600/24 .event edge, v0x600001991200_92, v0x600001991200_93, v0x600001991200_94, v0x600001991200_95;
v0x600001991200_96 .array/port v0x600001991200, 96;
v0x600001991200_97 .array/port v0x600001991200, 97;
v0x600001991200_98 .array/port v0x600001991200, 98;
v0x600001991200_99 .array/port v0x600001991200, 99;
E_0x600002597600/25 .event edge, v0x600001991200_96, v0x600001991200_97, v0x600001991200_98, v0x600001991200_99;
v0x600001991200_100 .array/port v0x600001991200, 100;
v0x600001991200_101 .array/port v0x600001991200, 101;
v0x600001991200_102 .array/port v0x600001991200, 102;
v0x600001991200_103 .array/port v0x600001991200, 103;
E_0x600002597600/26 .event edge, v0x600001991200_100, v0x600001991200_101, v0x600001991200_102, v0x600001991200_103;
v0x600001991200_104 .array/port v0x600001991200, 104;
v0x600001991200_105 .array/port v0x600001991200, 105;
v0x600001991200_106 .array/port v0x600001991200, 106;
v0x600001991200_107 .array/port v0x600001991200, 107;
E_0x600002597600/27 .event edge, v0x600001991200_104, v0x600001991200_105, v0x600001991200_106, v0x600001991200_107;
v0x600001991200_108 .array/port v0x600001991200, 108;
v0x600001991200_109 .array/port v0x600001991200, 109;
v0x600001991200_110 .array/port v0x600001991200, 110;
v0x600001991200_111 .array/port v0x600001991200, 111;
E_0x600002597600/28 .event edge, v0x600001991200_108, v0x600001991200_109, v0x600001991200_110, v0x600001991200_111;
v0x600001991200_112 .array/port v0x600001991200, 112;
v0x600001991200_113 .array/port v0x600001991200, 113;
v0x600001991200_114 .array/port v0x600001991200, 114;
v0x600001991200_115 .array/port v0x600001991200, 115;
E_0x600002597600/29 .event edge, v0x600001991200_112, v0x600001991200_113, v0x600001991200_114, v0x600001991200_115;
v0x600001991200_116 .array/port v0x600001991200, 116;
v0x600001991200_117 .array/port v0x600001991200, 117;
v0x600001991200_118 .array/port v0x600001991200, 118;
v0x600001991200_119 .array/port v0x600001991200, 119;
E_0x600002597600/30 .event edge, v0x600001991200_116, v0x600001991200_117, v0x600001991200_118, v0x600001991200_119;
v0x600001991200_120 .array/port v0x600001991200, 120;
v0x600001991200_121 .array/port v0x600001991200, 121;
v0x600001991200_122 .array/port v0x600001991200, 122;
v0x600001991200_123 .array/port v0x600001991200, 123;
E_0x600002597600/31 .event edge, v0x600001991200_120, v0x600001991200_121, v0x600001991200_122, v0x600001991200_123;
v0x600001991200_124 .array/port v0x600001991200, 124;
v0x600001991200_125 .array/port v0x600001991200, 125;
v0x600001991200_126 .array/port v0x600001991200, 126;
v0x600001991200_127 .array/port v0x600001991200, 127;
E_0x600002597600/32 .event edge, v0x600001991200_124, v0x600001991200_125, v0x600001991200_126, v0x600001991200_127;
v0x600001991200_128 .array/port v0x600001991200, 128;
v0x600001991200_129 .array/port v0x600001991200, 129;
v0x600001991200_130 .array/port v0x600001991200, 130;
v0x600001991200_131 .array/port v0x600001991200, 131;
E_0x600002597600/33 .event edge, v0x600001991200_128, v0x600001991200_129, v0x600001991200_130, v0x600001991200_131;
v0x600001991200_132 .array/port v0x600001991200, 132;
v0x600001991200_133 .array/port v0x600001991200, 133;
v0x600001991200_134 .array/port v0x600001991200, 134;
v0x600001991200_135 .array/port v0x600001991200, 135;
E_0x600002597600/34 .event edge, v0x600001991200_132, v0x600001991200_133, v0x600001991200_134, v0x600001991200_135;
v0x600001991200_136 .array/port v0x600001991200, 136;
v0x600001991200_137 .array/port v0x600001991200, 137;
v0x600001991200_138 .array/port v0x600001991200, 138;
v0x600001991200_139 .array/port v0x600001991200, 139;
E_0x600002597600/35 .event edge, v0x600001991200_136, v0x600001991200_137, v0x600001991200_138, v0x600001991200_139;
v0x600001991200_140 .array/port v0x600001991200, 140;
v0x600001991200_141 .array/port v0x600001991200, 141;
v0x600001991200_142 .array/port v0x600001991200, 142;
v0x600001991200_143 .array/port v0x600001991200, 143;
E_0x600002597600/36 .event edge, v0x600001991200_140, v0x600001991200_141, v0x600001991200_142, v0x600001991200_143;
v0x600001991200_144 .array/port v0x600001991200, 144;
v0x600001991200_145 .array/port v0x600001991200, 145;
v0x600001991200_146 .array/port v0x600001991200, 146;
v0x600001991200_147 .array/port v0x600001991200, 147;
E_0x600002597600/37 .event edge, v0x600001991200_144, v0x600001991200_145, v0x600001991200_146, v0x600001991200_147;
v0x600001991200_148 .array/port v0x600001991200, 148;
v0x600001991200_149 .array/port v0x600001991200, 149;
v0x600001991200_150 .array/port v0x600001991200, 150;
v0x600001991200_151 .array/port v0x600001991200, 151;
E_0x600002597600/38 .event edge, v0x600001991200_148, v0x600001991200_149, v0x600001991200_150, v0x600001991200_151;
v0x600001991200_152 .array/port v0x600001991200, 152;
v0x600001991200_153 .array/port v0x600001991200, 153;
v0x600001991200_154 .array/port v0x600001991200, 154;
v0x600001991200_155 .array/port v0x600001991200, 155;
E_0x600002597600/39 .event edge, v0x600001991200_152, v0x600001991200_153, v0x600001991200_154, v0x600001991200_155;
v0x600001991200_156 .array/port v0x600001991200, 156;
v0x600001991200_157 .array/port v0x600001991200, 157;
v0x600001991200_158 .array/port v0x600001991200, 158;
v0x600001991200_159 .array/port v0x600001991200, 159;
E_0x600002597600/40 .event edge, v0x600001991200_156, v0x600001991200_157, v0x600001991200_158, v0x600001991200_159;
v0x600001991200_160 .array/port v0x600001991200, 160;
v0x600001991200_161 .array/port v0x600001991200, 161;
v0x600001991200_162 .array/port v0x600001991200, 162;
v0x600001991200_163 .array/port v0x600001991200, 163;
E_0x600002597600/41 .event edge, v0x600001991200_160, v0x600001991200_161, v0x600001991200_162, v0x600001991200_163;
v0x600001991200_164 .array/port v0x600001991200, 164;
v0x600001991200_165 .array/port v0x600001991200, 165;
v0x600001991200_166 .array/port v0x600001991200, 166;
v0x600001991200_167 .array/port v0x600001991200, 167;
E_0x600002597600/42 .event edge, v0x600001991200_164, v0x600001991200_165, v0x600001991200_166, v0x600001991200_167;
v0x600001991200_168 .array/port v0x600001991200, 168;
v0x600001991200_169 .array/port v0x600001991200, 169;
v0x600001991200_170 .array/port v0x600001991200, 170;
v0x600001991200_171 .array/port v0x600001991200, 171;
E_0x600002597600/43 .event edge, v0x600001991200_168, v0x600001991200_169, v0x600001991200_170, v0x600001991200_171;
v0x600001991200_172 .array/port v0x600001991200, 172;
v0x600001991200_173 .array/port v0x600001991200, 173;
v0x600001991200_174 .array/port v0x600001991200, 174;
v0x600001991200_175 .array/port v0x600001991200, 175;
E_0x600002597600/44 .event edge, v0x600001991200_172, v0x600001991200_173, v0x600001991200_174, v0x600001991200_175;
v0x600001991200_176 .array/port v0x600001991200, 176;
v0x600001991200_177 .array/port v0x600001991200, 177;
v0x600001991200_178 .array/port v0x600001991200, 178;
v0x600001991200_179 .array/port v0x600001991200, 179;
E_0x600002597600/45 .event edge, v0x600001991200_176, v0x600001991200_177, v0x600001991200_178, v0x600001991200_179;
v0x600001991200_180 .array/port v0x600001991200, 180;
v0x600001991200_181 .array/port v0x600001991200, 181;
v0x600001991200_182 .array/port v0x600001991200, 182;
v0x600001991200_183 .array/port v0x600001991200, 183;
E_0x600002597600/46 .event edge, v0x600001991200_180, v0x600001991200_181, v0x600001991200_182, v0x600001991200_183;
v0x600001991200_184 .array/port v0x600001991200, 184;
v0x600001991200_185 .array/port v0x600001991200, 185;
v0x600001991200_186 .array/port v0x600001991200, 186;
v0x600001991200_187 .array/port v0x600001991200, 187;
E_0x600002597600/47 .event edge, v0x600001991200_184, v0x600001991200_185, v0x600001991200_186, v0x600001991200_187;
v0x600001991200_188 .array/port v0x600001991200, 188;
v0x600001991200_189 .array/port v0x600001991200, 189;
v0x600001991200_190 .array/port v0x600001991200, 190;
v0x600001991200_191 .array/port v0x600001991200, 191;
E_0x600002597600/48 .event edge, v0x600001991200_188, v0x600001991200_189, v0x600001991200_190, v0x600001991200_191;
v0x600001991200_192 .array/port v0x600001991200, 192;
v0x600001991200_193 .array/port v0x600001991200, 193;
v0x600001991200_194 .array/port v0x600001991200, 194;
v0x600001991200_195 .array/port v0x600001991200, 195;
E_0x600002597600/49 .event edge, v0x600001991200_192, v0x600001991200_193, v0x600001991200_194, v0x600001991200_195;
v0x600001991200_196 .array/port v0x600001991200, 196;
v0x600001991200_197 .array/port v0x600001991200, 197;
v0x600001991200_198 .array/port v0x600001991200, 198;
v0x600001991200_199 .array/port v0x600001991200, 199;
E_0x600002597600/50 .event edge, v0x600001991200_196, v0x600001991200_197, v0x600001991200_198, v0x600001991200_199;
v0x600001991200_200 .array/port v0x600001991200, 200;
v0x600001991200_201 .array/port v0x600001991200, 201;
v0x600001991200_202 .array/port v0x600001991200, 202;
v0x600001991200_203 .array/port v0x600001991200, 203;
E_0x600002597600/51 .event edge, v0x600001991200_200, v0x600001991200_201, v0x600001991200_202, v0x600001991200_203;
v0x600001991200_204 .array/port v0x600001991200, 204;
v0x600001991200_205 .array/port v0x600001991200, 205;
v0x600001991200_206 .array/port v0x600001991200, 206;
v0x600001991200_207 .array/port v0x600001991200, 207;
E_0x600002597600/52 .event edge, v0x600001991200_204, v0x600001991200_205, v0x600001991200_206, v0x600001991200_207;
v0x600001991200_208 .array/port v0x600001991200, 208;
v0x600001991200_209 .array/port v0x600001991200, 209;
v0x600001991200_210 .array/port v0x600001991200, 210;
v0x600001991200_211 .array/port v0x600001991200, 211;
E_0x600002597600/53 .event edge, v0x600001991200_208, v0x600001991200_209, v0x600001991200_210, v0x600001991200_211;
v0x600001991200_212 .array/port v0x600001991200, 212;
v0x600001991200_213 .array/port v0x600001991200, 213;
v0x600001991200_214 .array/port v0x600001991200, 214;
v0x600001991200_215 .array/port v0x600001991200, 215;
E_0x600002597600/54 .event edge, v0x600001991200_212, v0x600001991200_213, v0x600001991200_214, v0x600001991200_215;
v0x600001991200_216 .array/port v0x600001991200, 216;
v0x600001991200_217 .array/port v0x600001991200, 217;
v0x600001991200_218 .array/port v0x600001991200, 218;
v0x600001991200_219 .array/port v0x600001991200, 219;
E_0x600002597600/55 .event edge, v0x600001991200_216, v0x600001991200_217, v0x600001991200_218, v0x600001991200_219;
v0x600001991200_220 .array/port v0x600001991200, 220;
v0x600001991200_221 .array/port v0x600001991200, 221;
v0x600001991200_222 .array/port v0x600001991200, 222;
v0x600001991200_223 .array/port v0x600001991200, 223;
E_0x600002597600/56 .event edge, v0x600001991200_220, v0x600001991200_221, v0x600001991200_222, v0x600001991200_223;
v0x600001991200_224 .array/port v0x600001991200, 224;
v0x600001991200_225 .array/port v0x600001991200, 225;
v0x600001991200_226 .array/port v0x600001991200, 226;
v0x600001991200_227 .array/port v0x600001991200, 227;
E_0x600002597600/57 .event edge, v0x600001991200_224, v0x600001991200_225, v0x600001991200_226, v0x600001991200_227;
v0x600001991200_228 .array/port v0x600001991200, 228;
v0x600001991200_229 .array/port v0x600001991200, 229;
v0x600001991200_230 .array/port v0x600001991200, 230;
v0x600001991200_231 .array/port v0x600001991200, 231;
E_0x600002597600/58 .event edge, v0x600001991200_228, v0x600001991200_229, v0x600001991200_230, v0x600001991200_231;
v0x600001991200_232 .array/port v0x600001991200, 232;
v0x600001991200_233 .array/port v0x600001991200, 233;
v0x600001991200_234 .array/port v0x600001991200, 234;
v0x600001991200_235 .array/port v0x600001991200, 235;
E_0x600002597600/59 .event edge, v0x600001991200_232, v0x600001991200_233, v0x600001991200_234, v0x600001991200_235;
v0x600001991200_236 .array/port v0x600001991200, 236;
v0x600001991200_237 .array/port v0x600001991200, 237;
v0x600001991200_238 .array/port v0x600001991200, 238;
v0x600001991200_239 .array/port v0x600001991200, 239;
E_0x600002597600/60 .event edge, v0x600001991200_236, v0x600001991200_237, v0x600001991200_238, v0x600001991200_239;
v0x600001991200_240 .array/port v0x600001991200, 240;
v0x600001991200_241 .array/port v0x600001991200, 241;
v0x600001991200_242 .array/port v0x600001991200, 242;
v0x600001991200_243 .array/port v0x600001991200, 243;
E_0x600002597600/61 .event edge, v0x600001991200_240, v0x600001991200_241, v0x600001991200_242, v0x600001991200_243;
v0x600001991200_244 .array/port v0x600001991200, 244;
v0x600001991200_245 .array/port v0x600001991200, 245;
v0x600001991200_246 .array/port v0x600001991200, 246;
v0x600001991200_247 .array/port v0x600001991200, 247;
E_0x600002597600/62 .event edge, v0x600001991200_244, v0x600001991200_245, v0x600001991200_246, v0x600001991200_247;
v0x600001991200_248 .array/port v0x600001991200, 248;
v0x600001991200_249 .array/port v0x600001991200, 249;
v0x600001991200_250 .array/port v0x600001991200, 250;
v0x600001991200_251 .array/port v0x600001991200, 251;
E_0x600002597600/63 .event edge, v0x600001991200_248, v0x600001991200_249, v0x600001991200_250, v0x600001991200_251;
v0x600001991200_252 .array/port v0x600001991200, 252;
v0x600001991200_253 .array/port v0x600001991200, 253;
v0x600001991200_254 .array/port v0x600001991200, 254;
v0x600001991200_255 .array/port v0x600001991200, 255;
E_0x600002597600/64 .event edge, v0x600001991200_252, v0x600001991200_253, v0x600001991200_254, v0x600001991200_255;
E_0x600002597600 .event/or E_0x600002597600/0, E_0x600002597600/1, E_0x600002597600/2, E_0x600002597600/3, E_0x600002597600/4, E_0x600002597600/5, E_0x600002597600/6, E_0x600002597600/7, E_0x600002597600/8, E_0x600002597600/9, E_0x600002597600/10, E_0x600002597600/11, E_0x600002597600/12, E_0x600002597600/13, E_0x600002597600/14, E_0x600002597600/15, E_0x600002597600/16, E_0x600002597600/17, E_0x600002597600/18, E_0x600002597600/19, E_0x600002597600/20, E_0x600002597600/21, E_0x600002597600/22, E_0x600002597600/23, E_0x600002597600/24, E_0x600002597600/25, E_0x600002597600/26, E_0x600002597600/27, E_0x600002597600/28, E_0x600002597600/29, E_0x600002597600/30, E_0x600002597600/31, E_0x600002597600/32, E_0x600002597600/33, E_0x600002597600/34, E_0x600002597600/35, E_0x600002597600/36, E_0x600002597600/37, E_0x600002597600/38, E_0x600002597600/39, E_0x600002597600/40, E_0x600002597600/41, E_0x600002597600/42, E_0x600002597600/43, E_0x600002597600/44, E_0x600002597600/45, E_0x600002597600/46, E_0x600002597600/47, E_0x600002597600/48, E_0x600002597600/49, E_0x600002597600/50, E_0x600002597600/51, E_0x600002597600/52, E_0x600002597600/53, E_0x600002597600/54, E_0x600002597600/55, E_0x600002597600/56, E_0x600002597600/57, E_0x600002597600/58, E_0x600002597600/59, E_0x600002597600/60, E_0x600002597600/61, E_0x600002597600/62, E_0x600002597600/63, E_0x600002597600/64;
E_0x600002597720 .event negedge, v0x6000019910e0_0;
L_0x600001a917c0 .part o0x118008970, 2, 8;
S_0x127e04c00 .scope module, "m_exmem_reg" "exmem_reg" 3 275, 10 4 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_pc_plus_4";
    .port_info 2 /INPUT 32 "ex_pc_target";
    .port_info 3 /INPUT 1 "ex_taken";
    .port_info 4 /INPUT 1 "ex_memread";
    .port_info 5 /INPUT 1 "ex_memwrite";
    .port_info 6 /INPUT 2 "ex_jump";
    .port_info 7 /INPUT 1 "ex_memtoreg";
    .port_info 8 /INPUT 1 "ex_regwrite";
    .port_info 9 /INPUT 32 "ex_alu_result";
    .port_info 10 /INPUT 32 "ex_writedata";
    .port_info 11 /INPUT 3 "ex_funct3";
    .port_info 12 /INPUT 5 "ex_rd";
    .port_info 13 /OUTPUT 32 "mem_pc_plus_4";
    .port_info 14 /OUTPUT 32 "mem_pc_target";
    .port_info 15 /OUTPUT 1 "mem_taken";
    .port_info 16 /OUTPUT 1 "mem_memread";
    .port_info 17 /OUTPUT 1 "mem_memwrite";
    .port_info 18 /OUTPUT 2 "mem_jump";
    .port_info 19 /OUTPUT 1 "mem_memtoreg";
    .port_info 20 /OUTPUT 1 "mem_regwrite";
    .port_info 21 /OUTPUT 32 "mem_alu_result";
    .port_info 22 /OUTPUT 32 "mem_writedata";
    .port_info 23 /OUTPUT 3 "mem_funct3";
    .port_info 24 /OUTPUT 5 "mem_rd";
P_0x600003e80140 .param/l "DATA_WIDTH" 0 10 5, +C4<00000000000000000000000000100000>;
v0x600001991560_0 .net "clk", 0 0, v0x600001998f30_0;  alias, 1 drivers
v0x6000019915f0_0 .net "ex_alu_result", 31 0, v0x600001990240_0;  alias, 1 drivers
v0x600001991680_0 .net "ex_funct3", 2 0, o0x118008280;  alias, 0 drivers
v0x600001991710_0 .net "ex_jump", 1 0, o0x11800bca0;  alias, 0 drivers
v0x6000019917a0_0 .net "ex_memread", 0 0, o0x11800bcd0;  alias, 0 drivers
v0x600001991830_0 .net "ex_memtoreg", 0 0, o0x11800bd00;  alias, 0 drivers
v0x6000019918c0_0 .net "ex_memwrite", 0 0, o0x11800bd30;  alias, 0 drivers
v0x600001991950_0 .net "ex_pc_plus_4", 31 0, o0x11800bd60;  alias, 0 drivers
v0x6000019919e0_0 .net "ex_pc_target", 31 0, v0x600001990900_0;  alias, 1 drivers
v0x600001991a70_0 .net "ex_rd", 4 0, o0x11800bd90;  alias, 0 drivers
v0x600001991b00_0 .net "ex_regwrite", 0 0, o0x11800bdc0;  alias, 0 drivers
v0x600001991b90_0 .net "ex_taken", 0 0, o0x11800bdf0;  alias, 0 drivers
o0x11800be20 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001991c20_0 .net "ex_writedata", 31 0, o0x11800be20;  0 drivers
v0x600001991cb0_0 .net "mem_alu_result", 31 0, o0x118008970;  alias, 0 drivers
v0x600001991d40_0 .net "mem_funct3", 2 0, o0x11800be50;  alias, 0 drivers
v0x600001991dd0_0 .net "mem_jump", 1 0, o0x11800be80;  alias, 0 drivers
v0x600001991e60_0 .net "mem_memread", 0 0, o0x11800ba30;  alias, 0 drivers
v0x600001991ef0_0 .net "mem_memtoreg", 0 0, o0x11800beb0;  alias, 0 drivers
v0x600001991f80_0 .net "mem_memwrite", 0 0, o0x11800ba60;  alias, 0 drivers
v0x600001992010_0 .net "mem_pc_plus_4", 31 0, o0x11800bee0;  alias, 0 drivers
v0x6000019920a0_0 .net "mem_pc_target", 31 0, o0x11800bf10;  alias, 0 drivers
v0x600001992130_0 .net "mem_rd", 4 0, o0x11800bf40;  alias, 0 drivers
v0x6000019921c0_0 .net "mem_regwrite", 0 0, o0x11800bf70;  alias, 0 drivers
v0x600001992250_0 .net "mem_taken", 0 0, o0x11800bfa0;  alias, 0 drivers
v0x6000019922e0_0 .net "mem_writedata", 31 0, o0x11800baf0;  alias, 0 drivers
S_0x127e04fd0 .scope module, "m_forwarding" "forwarding" 3 248, 11 8 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1_ex";
    .port_info 1 /INPUT 5 "rs2_ex";
    .port_info 2 /INPUT 5 "rd_mem";
    .port_info 3 /INPUT 5 "rd_wb";
    .port_info 4 /INPUT 1 "regwrite_mem";
    .port_info 5 /INPUT 1 "regwrite_wb";
    .port_info 6 /OUTPUT 1 "forward_a";
    .port_info 7 /OUTPUT 1 "forward_b";
v0x600001992370_0 .var "forward_a", 0 0;
v0x600001992400_0 .var "forward_b", 0 0;
v0x600001992490_0 .net "rd_mem", 4 0, o0x11800bf40;  alias, 0 drivers
v0x600001992520_0 .net "rd_wb", 4 0, o0x11800c4e0;  alias, 0 drivers
v0x6000019925b0_0 .net "regwrite_mem", 0 0, o0x11800bf70;  alias, 0 drivers
v0x600001992640_0 .net "regwrite_wb", 0 0, o0x11800c510;  alias, 0 drivers
v0x6000019926d0_0 .net "rs1_ex", 4 0, o0x11800c540;  alias, 0 drivers
v0x600001992760_0 .net "rs2_ex", 4 0, o0x11800c570;  alias, 0 drivers
E_0x6000025973f0/0 .event edge, v0x600001992760_0, v0x600001992130_0, v0x6000019921c0_0, v0x600001992520_0;
E_0x6000025973f0/1 .event edge, v0x600001992640_0;
E_0x6000025973f0 .event/or E_0x6000025973f0/0, E_0x6000025973f0/1;
E_0x600002597240/0 .event edge, v0x6000019926d0_0, v0x600001992130_0, v0x6000019921c0_0, v0x600001992520_0;
E_0x600002597240/1 .event edge, v0x600001992640_0;
E_0x600002597240 .event/or E_0x600002597240/0, E_0x600002597240/1;
S_0x127e05140 .scope module, "m_hazard" "hazard" 3 79, 12 8 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1_id";
    .port_info 1 /INPUT 5 "rs2_id";
    .port_info 2 /INPUT 5 "rd_ex";
    .port_info 3 /INPUT 1 "is_load";
    .port_info 4 /INPUT 1 "is_valid";
    .port_info 5 /INPUT 1 "taken";
    .port_info 6 /OUTPUT 1 "flush";
    .port_info 7 /OUTPUT 1 "stall";
v0x6000019927f0_0 .var "flush", 0 0;
v0x600001992880_0 .net "is_load", 0 0, L_0x600001a901e0;  1 drivers
v0x600001992910_0 .net "is_valid", 0 0, L_0x60000009c0e0;  1 drivers
v0x6000019929a0_0 .net "rd_ex", 4 0, o0x11800bd90;  alias, 0 drivers
v0x600001992a30_0 .net "rs1_id", 4 0, L_0x600001a90000;  1 drivers
v0x600001992ac0_0 .net "rs2_id", 4 0, L_0x600001a900a0;  1 drivers
v0x600001992b50_0 .var "stall", 0 0;
v0x600001992be0_0 .net "taken", 0 0, v0x600001990750_0;  alias, 1 drivers
E_0x600002597510/0 .event edge, v0x600001992910_0, v0x600001992a30_0, v0x600001991a70_0, v0x600001992ac0_0;
E_0x600002597510/1 .event edge, v0x600001992880_0, v0x600001990750_0, v0x600001992b50_0;
E_0x600002597510 .event/or E_0x600002597510/0, E_0x600002597510/1;
S_0x127e052b0 .scope module, "m_idex_reg" "idex_reg" 3 149, 13 5 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "id_PC";
    .port_info 2 /INPUT 32 "id_pc_plus_4";
    .port_info 3 /INPUT 2 "id_jump";
    .port_info 4 /INPUT 1 "id_branch";
    .port_info 5 /INPUT 2 "id_aluop";
    .port_info 6 /INPUT 1 "id_alusrc";
    .port_info 7 /INPUT 1 "id_memread";
    .port_info 8 /INPUT 1 "id_memwrite";
    .port_info 9 /INPUT 1 "id_memtoreg";
    .port_info 10 /INPUT 1 "id_regwrite";
    .port_info 11 /INPUT 32 "id_sextimm";
    .port_info 12 /INPUT 7 "id_funct7";
    .port_info 13 /INPUT 3 "id_funct3";
    .port_info 14 /INPUT 32 "id_readdata1";
    .port_info 15 /INPUT 32 "id_readdata2";
    .port_info 16 /INPUT 5 "id_rs1";
    .port_info 17 /INPUT 5 "id_rs2";
    .port_info 18 /INPUT 5 "id_rd";
    .port_info 19 /INPUT 1 "flush";
    .port_info 20 /INPUT 1 "stall";
    .port_info 21 /OUTPUT 32 "ex_PC";
    .port_info 22 /OUTPUT 32 "ex_pc_plus_4";
    .port_info 23 /OUTPUT 1 "ex_branch";
    .port_info 24 /OUTPUT 2 "ex_aluop";
    .port_info 25 /OUTPUT 1 "ex_alusrc";
    .port_info 26 /OUTPUT 2 "ex_jump";
    .port_info 27 /OUTPUT 1 "ex_memread";
    .port_info 28 /OUTPUT 1 "ex_memwrite";
    .port_info 29 /OUTPUT 1 "ex_memtoreg";
    .port_info 30 /OUTPUT 1 "ex_regwrite";
    .port_info 31 /OUTPUT 32 "ex_sextimm";
    .port_info 32 /OUTPUT 7 "ex_funct7";
    .port_info 33 /OUTPUT 3 "ex_funct3";
    .port_info 34 /OUTPUT 32 "ex_readdata1";
    .port_info 35 /OUTPUT 32 "ex_readdata2";
    .port_info 36 /OUTPUT 5 "ex_rs1";
    .port_info 37 /OUTPUT 5 "ex_rs2";
    .port_info 38 /OUTPUT 5 "ex_rd";
P_0x600003e80080 .param/l "DATA_WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v0x600001992c70_0 .net "clk", 0 0, v0x600001998f30_0;  alias, 1 drivers
v0x600001992d00_0 .net "ex_PC", 31 0, o0x11800c9c0;  alias, 0 drivers
v0x600001992d90_0 .net "ex_aluop", 1 0, o0x118008220;  alias, 0 drivers
v0x600001992e20_0 .net "ex_alusrc", 0 0, o0x11800c9f0;  alias, 0 drivers
v0x600001992eb0_0 .net "ex_branch", 0 0, o0x1180083a0;  alias, 0 drivers
v0x600001992f40_0 .net "ex_funct3", 2 0, o0x118008280;  alias, 0 drivers
v0x600001992fd0_0 .net "ex_funct7", 6 0, o0x1180082b0;  alias, 0 drivers
v0x600001993060_0 .net "ex_jump", 1 0, o0x11800bca0;  alias, 0 drivers
v0x6000019930f0_0 .net "ex_memread", 0 0, o0x11800bcd0;  alias, 0 drivers
v0x600001993180_0 .net "ex_memtoreg", 0 0, o0x11800bd00;  alias, 0 drivers
v0x600001993210_0 .net "ex_memwrite", 0 0, o0x11800bd30;  alias, 0 drivers
v0x6000019932a0_0 .net "ex_pc_plus_4", 31 0, o0x11800bd60;  alias, 0 drivers
v0x600001993330_0 .net "ex_rd", 4 0, o0x11800bd90;  alias, 0 drivers
v0x6000019933c0_0 .net "ex_readdata1", 31 0, o0x11800ca20;  alias, 0 drivers
v0x600001993450_0 .net "ex_readdata2", 31 0, o0x11800ca50;  alias, 0 drivers
v0x6000019934e0_0 .net "ex_regwrite", 0 0, o0x11800bdc0;  alias, 0 drivers
v0x600001993570_0 .net "ex_rs1", 4 0, o0x11800c540;  alias, 0 drivers
v0x600001993600_0 .net "ex_rs2", 4 0, o0x11800c570;  alias, 0 drivers
v0x600001993690_0 .net "ex_sextimm", 31 0, o0x1180084c0;  alias, 0 drivers
v0x600001993720_0 .net "flush", 0 0, v0x6000019927f0_0;  alias, 1 drivers
v0x6000019937b0_0 .net "id_PC", 31 0, o0x11800ca80;  alias, 0 drivers
v0x600001993840_0 .net "id_aluop", 1 0, L_0x600001a908c0;  alias, 1 drivers
v0x6000019938d0_0 .net "id_alusrc", 0 0, L_0x600001a90a00;  alias, 1 drivers
v0x600001993960_0 .net "id_branch", 0 0, L_0x600001a906e0;  alias, 1 drivers
v0x6000019939f0_0 .net "id_funct3", 2 0, L_0x600001a910e0;  1 drivers
v0x600001993a80_0 .net "id_funct7", 6 0, L_0x600001a91040;  1 drivers
v0x600001993b10_0 .net "id_jump", 1 0, L_0x600001a90640;  alias, 1 drivers
v0x600001993ba0_0 .net "id_memread", 0 0, L_0x600001a90780;  alias, 1 drivers
v0x600001993c30_0 .net "id_memtoreg", 0 0, L_0x600001a90820;  alias, 1 drivers
v0x600001993cc0_0 .net "id_memwrite", 0 0, L_0x600001a90960;  alias, 1 drivers
v0x600001993d50_0 .net "id_pc_plus_4", 31 0, o0x11800cb10;  alias, 0 drivers
v0x600001993de0_0 .net "id_rd", 4 0, L_0x600001a912c0;  1 drivers
v0x600001993e70_0 .net "id_readdata1", 31 0, L_0x60000009c1c0;  alias, 1 drivers
v0x600001993f00_0 .net "id_readdata2", 31 0, L_0x60000009c230;  alias, 1 drivers
v0x60000199c000_0 .net "id_regwrite", 0 0, L_0x600001a90aa0;  alias, 1 drivers
v0x60000199c090_0 .net "id_rs1", 4 0, L_0x600001a91180;  1 drivers
v0x60000199c120_0 .net "id_rs2", 4 0, L_0x600001a91220;  1 drivers
v0x60000199c1b0_0 .net "id_sextimm", 31 0, v0x60000199c7e0_0;  alias, 1 drivers
v0x60000199c240_0 .net "stall", 0 0, v0x600001992b50_0;  alias, 1 drivers
S_0x127e05c50 .scope module, "m_ifid_reg" "ifid_reg" 3 57, 14 5 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "if_PC";
    .port_info 2 /INPUT 32 "if_pc_plus_4";
    .port_info 3 /INPUT 32 "if_instruction";
    .port_info 4 /OUTPUT 32 "id_PC";
    .port_info 5 /OUTPUT 32 "id_pc_plus_4";
    .port_info 6 /OUTPUT 32 "id_instruction";
P_0x600003e80440 .param/l "DATA_WIDTH" 0 14 6, +C4<00000000000000000000000000100000>;
v0x60000199c2d0_0 .net "clk", 0 0, v0x600001998f30_0;  alias, 1 drivers
v0x60000199c360_0 .net "id_PC", 31 0, o0x11800ca80;  alias, 0 drivers
v0x60000199c3f0_0 .net "id_instruction", 31 0, o0x11800d3b0;  alias, 0 drivers
v0x60000199c480_0 .net "id_pc_plus_4", 31 0, o0x11800cb10;  alias, 0 drivers
v0x60000199c510_0 .net "if_PC", 31 0, v0x60000199dd40_0;  1 drivers
v0x60000199c5a0_0 .net "if_instruction", 31 0, v0x60000199c990_0;  alias, 1 drivers
v0x60000199c630_0 .net "if_pc_plus_4", 31 0, v0x60000199d3b0_0;  alias, 1 drivers
S_0x127e05dc0 .scope module, "m_immediate_generator" "immediate_generator" 3 111, 15 3 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "sextimm";
P_0x600003e804c0 .param/l "DATA_WIDTH" 0 15 4, +C4<00000000000000000000000000100000>;
v0x60000199c6c0_0 .net "instruction", 31 0, o0x11800d3b0;  alias, 0 drivers
v0x60000199c750_0 .net "opcode", 6 0, L_0x600001a90be0;  1 drivers
v0x60000199c7e0_0 .var "sextimm", 31 0;
E_0x600002597630 .event edge, v0x60000199c750_0, v0x60000199c3f0_0;
L_0x600001a90be0 .part o0x11800d3b0, 0, 7;
S_0x127e05f30 .scope module, "m_instruction_memory" "instruction_memory" 3 50, 16 3 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x60000059c280 .param/l "DATA_WIDTH" 0 16 4, +C4<00000000000000000000000000100000>;
P_0x60000059c2c0 .param/l "NUM_INSTS" 1 16 10, +C4<00000000000000000000000001000000>;
v0x60000199c870_0 .net "address", 31 0, v0x60000199dd40_0;  alias, 1 drivers
v0x60000199c900 .array "inst_memory", 63 0, 31 0;
v0x60000199c990_0 .var "instruction", 31 0;
v0x60000199c900_0 .array/port v0x60000199c900, 0;
v0x60000199c900_1 .array/port v0x60000199c900, 1;
v0x60000199c900_2 .array/port v0x60000199c900, 2;
E_0x600002597420/0 .event edge, v0x60000199c510_0, v0x60000199c900_0, v0x60000199c900_1, v0x60000199c900_2;
v0x60000199c900_3 .array/port v0x60000199c900, 3;
v0x60000199c900_4 .array/port v0x60000199c900, 4;
v0x60000199c900_5 .array/port v0x60000199c900, 5;
v0x60000199c900_6 .array/port v0x60000199c900, 6;
E_0x600002597420/1 .event edge, v0x60000199c900_3, v0x60000199c900_4, v0x60000199c900_5, v0x60000199c900_6;
v0x60000199c900_7 .array/port v0x60000199c900, 7;
v0x60000199c900_8 .array/port v0x60000199c900, 8;
v0x60000199c900_9 .array/port v0x60000199c900, 9;
v0x60000199c900_10 .array/port v0x60000199c900, 10;
E_0x600002597420/2 .event edge, v0x60000199c900_7, v0x60000199c900_8, v0x60000199c900_9, v0x60000199c900_10;
v0x60000199c900_11 .array/port v0x60000199c900, 11;
v0x60000199c900_12 .array/port v0x60000199c900, 12;
v0x60000199c900_13 .array/port v0x60000199c900, 13;
v0x60000199c900_14 .array/port v0x60000199c900, 14;
E_0x600002597420/3 .event edge, v0x60000199c900_11, v0x60000199c900_12, v0x60000199c900_13, v0x60000199c900_14;
v0x60000199c900_15 .array/port v0x60000199c900, 15;
v0x60000199c900_16 .array/port v0x60000199c900, 16;
v0x60000199c900_17 .array/port v0x60000199c900, 17;
v0x60000199c900_18 .array/port v0x60000199c900, 18;
E_0x600002597420/4 .event edge, v0x60000199c900_15, v0x60000199c900_16, v0x60000199c900_17, v0x60000199c900_18;
v0x60000199c900_19 .array/port v0x60000199c900, 19;
v0x60000199c900_20 .array/port v0x60000199c900, 20;
v0x60000199c900_21 .array/port v0x60000199c900, 21;
v0x60000199c900_22 .array/port v0x60000199c900, 22;
E_0x600002597420/5 .event edge, v0x60000199c900_19, v0x60000199c900_20, v0x60000199c900_21, v0x60000199c900_22;
v0x60000199c900_23 .array/port v0x60000199c900, 23;
v0x60000199c900_24 .array/port v0x60000199c900, 24;
v0x60000199c900_25 .array/port v0x60000199c900, 25;
v0x60000199c900_26 .array/port v0x60000199c900, 26;
E_0x600002597420/6 .event edge, v0x60000199c900_23, v0x60000199c900_24, v0x60000199c900_25, v0x60000199c900_26;
v0x60000199c900_27 .array/port v0x60000199c900, 27;
v0x60000199c900_28 .array/port v0x60000199c900, 28;
v0x60000199c900_29 .array/port v0x60000199c900, 29;
v0x60000199c900_30 .array/port v0x60000199c900, 30;
E_0x600002597420/7 .event edge, v0x60000199c900_27, v0x60000199c900_28, v0x60000199c900_29, v0x60000199c900_30;
v0x60000199c900_31 .array/port v0x60000199c900, 31;
v0x60000199c900_32 .array/port v0x60000199c900, 32;
v0x60000199c900_33 .array/port v0x60000199c900, 33;
v0x60000199c900_34 .array/port v0x60000199c900, 34;
E_0x600002597420/8 .event edge, v0x60000199c900_31, v0x60000199c900_32, v0x60000199c900_33, v0x60000199c900_34;
v0x60000199c900_35 .array/port v0x60000199c900, 35;
v0x60000199c900_36 .array/port v0x60000199c900, 36;
v0x60000199c900_37 .array/port v0x60000199c900, 37;
v0x60000199c900_38 .array/port v0x60000199c900, 38;
E_0x600002597420/9 .event edge, v0x60000199c900_35, v0x60000199c900_36, v0x60000199c900_37, v0x60000199c900_38;
v0x60000199c900_39 .array/port v0x60000199c900, 39;
v0x60000199c900_40 .array/port v0x60000199c900, 40;
v0x60000199c900_41 .array/port v0x60000199c900, 41;
v0x60000199c900_42 .array/port v0x60000199c900, 42;
E_0x600002597420/10 .event edge, v0x60000199c900_39, v0x60000199c900_40, v0x60000199c900_41, v0x60000199c900_42;
v0x60000199c900_43 .array/port v0x60000199c900, 43;
v0x60000199c900_44 .array/port v0x60000199c900, 44;
v0x60000199c900_45 .array/port v0x60000199c900, 45;
v0x60000199c900_46 .array/port v0x60000199c900, 46;
E_0x600002597420/11 .event edge, v0x60000199c900_43, v0x60000199c900_44, v0x60000199c900_45, v0x60000199c900_46;
v0x60000199c900_47 .array/port v0x60000199c900, 47;
v0x60000199c900_48 .array/port v0x60000199c900, 48;
v0x60000199c900_49 .array/port v0x60000199c900, 49;
v0x60000199c900_50 .array/port v0x60000199c900, 50;
E_0x600002597420/12 .event edge, v0x60000199c900_47, v0x60000199c900_48, v0x60000199c900_49, v0x60000199c900_50;
v0x60000199c900_51 .array/port v0x60000199c900, 51;
v0x60000199c900_52 .array/port v0x60000199c900, 52;
v0x60000199c900_53 .array/port v0x60000199c900, 53;
v0x60000199c900_54 .array/port v0x60000199c900, 54;
E_0x600002597420/13 .event edge, v0x60000199c900_51, v0x60000199c900_52, v0x60000199c900_53, v0x60000199c900_54;
v0x60000199c900_55 .array/port v0x60000199c900, 55;
v0x60000199c900_56 .array/port v0x60000199c900, 56;
v0x60000199c900_57 .array/port v0x60000199c900, 57;
v0x60000199c900_58 .array/port v0x60000199c900, 58;
E_0x600002597420/14 .event edge, v0x60000199c900_55, v0x60000199c900_56, v0x60000199c900_57, v0x60000199c900_58;
v0x60000199c900_59 .array/port v0x60000199c900, 59;
v0x60000199c900_60 .array/port v0x60000199c900, 60;
v0x60000199c900_61 .array/port v0x60000199c900, 61;
v0x60000199c900_62 .array/port v0x60000199c900, 62;
E_0x600002597420/15 .event edge, v0x60000199c900_59, v0x60000199c900_60, v0x60000199c900_61, v0x60000199c900_62;
v0x60000199c900_63 .array/port v0x60000199c900, 63;
E_0x600002597420/16 .event edge, v0x60000199c900_63;
E_0x600002597420 .event/or E_0x600002597420/0, E_0x600002597420/1, E_0x600002597420/2, E_0x600002597420/3, E_0x600002597420/4, E_0x600002597420/5, E_0x600002597420/6, E_0x600002597420/7, E_0x600002597420/8, E_0x600002597420/9, E_0x600002597420/10, E_0x600002597420/11, E_0x600002597420/12, E_0x600002597420/13, E_0x600002597420/14, E_0x600002597420/15, E_0x600002597420/16;
S_0x127e064b0 .scope module, "m_memwb_reg" "memwb_reg" 3 330, 17 5 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "mem_pc_plus_4";
    .port_info 2 /INPUT 2 "mem_jump";
    .port_info 3 /INPUT 1 "mem_memtoreg";
    .port_info 4 /INPUT 1 "mem_regwrite";
    .port_info 5 /INPUT 32 "mem_readdata";
    .port_info 6 /INPUT 32 "mem_alu_result";
    .port_info 7 /INPUT 5 "mem_rd";
    .port_info 8 /OUTPUT 32 "wb_pc_plus_4";
    .port_info 9 /OUTPUT 2 "wb_jump";
    .port_info 10 /OUTPUT 1 "wb_memtoreg";
    .port_info 11 /OUTPUT 1 "wb_regwrite";
    .port_info 12 /OUTPUT 32 "wb_readdata";
    .port_info 13 /OUTPUT 32 "wb_alu_result";
    .port_info 14 /OUTPUT 5 "wb_rd";
P_0x600003e80640 .param/l "DATA_WIDTH" 0 17 6, +C4<00000000000000000000000000100000>;
v0x60000199ca20_0 .net "clk", 0 0, v0x600001998f30_0;  alias, 1 drivers
v0x60000199cab0_0 .net "mem_alu_result", 31 0, o0x118008970;  alias, 0 drivers
v0x60000199cb40_0 .net "mem_jump", 1 0, o0x11800be80;  alias, 0 drivers
v0x60000199cbd0_0 .net "mem_memtoreg", 0 0, o0x11800beb0;  alias, 0 drivers
v0x60000199cc60_0 .net "mem_pc_plus_4", 31 0, o0x11800bee0;  alias, 0 drivers
v0x60000199ccf0_0 .net "mem_rd", 4 0, o0x11800bf40;  alias, 0 drivers
v0x60000199cd80_0 .net "mem_readdata", 31 0, v0x6000019913b0_0;  alias, 1 drivers
v0x60000199ce10_0 .net "mem_regwrite", 0 0, o0x11800bf70;  alias, 0 drivers
v0x60000199cea0_0 .net "wb_alu_result", 31 0, o0x11800e2b0;  alias, 0 drivers
v0x60000199cf30_0 .net "wb_jump", 1 0, o0x11800e2e0;  alias, 0 drivers
v0x60000199cfc0_0 .net "wb_memtoreg", 0 0, o0x11800e310;  alias, 0 drivers
v0x60000199d050_0 .net "wb_pc_plus_4", 31 0, o0x11800e340;  alias, 0 drivers
v0x60000199d0e0_0 .net "wb_rd", 4 0, o0x11800c4e0;  alias, 0 drivers
v0x60000199d170_0 .net "wb_readdata", 31 0, o0x11800e370;  alias, 0 drivers
v0x60000199d200_0 .net "wb_regwrite", 0 0, o0x11800c510;  alias, 0 drivers
S_0x127e06790 .scope module, "m_pc_plus_4_adder" "adder" 3 35, 7 1 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /OUTPUT 32 "result";
P_0x600003e806c0 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x60000199d290_0 .net "in_a", 31 0, v0x60000199dd40_0;  alias, 1 drivers
L_0x118040010 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x60000199d320_0 .net "in_b", 31 0, L_0x118040010;  1 drivers
v0x60000199d3b0_0 .var "result", 31 0;
E_0x6000025976c0 .event edge, v0x60000199c510_0, v0x60000199d320_0;
S_0x127e06900 .scope module, "m_register_file" "register_file" 3 122, 18 4 0, S_0x127e041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "readreg1";
    .port_info 2 /INPUT 5 "readreg2";
    .port_info 3 /INPUT 5 "writereg";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /OUTPUT 32 "readdata1";
    .port_info 7 /OUTPUT 32 "readdata2";
P_0x60000059c300 .param/l "ADDR_WIDTH" 0 18 6, +C4<00000000000000000000000000000101>;
P_0x60000059c340 .param/l "DATA_WIDTH" 0 18 5, +C4<00000000000000000000000000100000>;
L_0x60000009c1c0 .functor BUFZ 32, L_0x600001a90c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60000009c230 .functor BUFZ 32, L_0x600001a90dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000199d440_0 .net *"_ivl_0", 31 0, L_0x600001a90c80;  1 drivers
v0x60000199d4d0_0 .net *"_ivl_10", 6 0, L_0x600001a90e60;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000199d560_0 .net *"_ivl_13", 1 0, L_0x1180401c0;  1 drivers
v0x60000199d5f0_0 .net *"_ivl_2", 6 0, L_0x600001a90d20;  1 drivers
L_0x118040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000199d680_0 .net *"_ivl_5", 1 0, L_0x118040178;  1 drivers
v0x60000199d710_0 .net *"_ivl_8", 31 0, L_0x600001a90dc0;  1 drivers
v0x60000199d7a0_0 .net "clk", 0 0, v0x600001998f30_0;  alias, 1 drivers
v0x60000199d830_0 .net "readdata1", 31 0, L_0x60000009c1c0;  alias, 1 drivers
v0x60000199d8c0_0 .net "readdata2", 31 0, L_0x60000009c230;  alias, 1 drivers
v0x60000199d950_0 .net "readreg1", 4 0, L_0x600001a90f00;  1 drivers
v0x60000199d9e0_0 .net "readreg2", 4 0, L_0x600001a90fa0;  1 drivers
v0x60000199da70 .array "reg_array", 31 0, 31 0;
v0x60000199db00_0 .net "wen", 0 0, o0x11800c510;  alias, 0 drivers
v0x60000199db90_0 .net "writedata", 31 0, o0x11800e8b0;  alias, 0 drivers
v0x60000199dc20_0 .net "writereg", 4 0, o0x11800e8e0;  alias, 0 drivers
L_0x600001a90c80 .array/port v0x60000199da70, L_0x600001a90d20;
L_0x600001a90d20 .concat [ 5 2 0 0], L_0x600001a90f00, L_0x118040178;
L_0x600001a90dc0 .array/port v0x60000199da70, L_0x600001a90e60;
L_0x600001a90e60 .concat [ 5 2 0 0], L_0x600001a90fa0, L_0x1180401c0;
    .scope S_0x127e06790;
T_0 ;
    %wait E_0x6000025976c0;
    %load/vec4 v0x60000199d290_0;
    %load/vec4 v0x60000199d320_0;
    %add;
    %store/vec4 v0x60000199d3b0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x127e05f30;
T_1 ;
    %vpi_call 16 13 "$readmemb", "data/inst.mem", v0x60000199c900 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x127e05f30;
T_2 ;
    %wait E_0x600002597420;
    %load/vec4 v0x60000199c870_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x60000199c900, 4;
    %store/vec4 v0x60000199c990_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x127e05140;
T_3 ;
    %wait E_0x600002597510;
    %load/vec4 v0x600001992910_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x600001992910_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x600001992a30_0;
    %load/vec4 v0x6000019929a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600001992a30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600001992ac0_0;
    %load/vec4 v0x6000019929a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600001992a30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %load/vec4 v0x600001992880_0;
    %and;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %store/vec4 v0x600001992b50_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001992910_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %load/vec4 v0x600001992a30_0;
    %load/vec4 v0x6000019929a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600001992a30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600001992880_0;
    %and;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %store/vec4 v0x600001992b50_0, 0, 1;
T_3.1 ;
    %load/vec4 v0x600001992be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %load/vec4 v0x600001992b50_0;
    %nor/r;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %store/vec4 v0x6000019927f0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x127e04920;
T_4 ;
    %wait E_0x600002597570;
    %load/vec4 v0x600001990ea0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x600001990bd0_0, 0, 10;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 17, 0, 10;
    %store/vec4 v0x600001990bd0_0, 0, 10;
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 27, 0, 10;
    %store/vec4 v0x600001990bd0_0, 0, 10;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 99, 0, 10;
    %store/vec4 v0x600001990bd0_0, 0, 10;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 6, 0, 10;
    %store/vec4 v0x600001990bd0_0, 0, 10;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 136, 0, 10;
    %store/vec4 v0x600001990bd0_0, 0, 10;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 649, 0, 10;
    %store/vec4 v0x600001990bd0_0, 0, 10;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 393, 0, 10;
    %store/vec4 v0x600001990bd0_0, 0, 10;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x127e05dc0;
T_5 ;
    %wait E_0x600002597630;
    %load/vec4 v0x60000199c750_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000199c7e0_0, 0, 32;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x60000199c6c0_0;
    %parti/s 12, 20, 6;
    %pad/s 32;
    %store/vec4 v0x60000199c7e0_0, 0, 32;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x60000199c6c0_0;
    %parti/s 12, 20, 6;
    %pad/s 32;
    %store/vec4 v0x60000199c7e0_0, 0, 32;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x60000199c6c0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x60000199c6c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %store/vec4 v0x60000199c7e0_0, 0, 32;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x60000199c6c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x60000199c6c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000199c6c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000199c6c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/s 32;
    %store/vec4 v0x60000199c7e0_0, 0, 32;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x60000199c6c0_0;
    %parti/s 12, 20, 6;
    %pad/s 32;
    %store/vec4 v0x60000199c7e0_0, 0, 32;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x60000199c6c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x60000199c6c0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000199c6c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000199c6c0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/s 32;
    %store/vec4 v0x60000199c7e0_0, 0, 32;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x127e06900;
T_6 ;
    %vpi_call 18 19 "$readmemh", "data/register.mem", v0x60000199da70 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x127e06900;
T_7 ;
    %wait E_0x600002597720;
    %load/vec4 v0x60000199db00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x60000199db90_0;
    %load/vec4 v0x60000199dc20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000199da70, 0, 4;
T_7.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000199da70, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0x127e047b0;
T_8 ;
    %wait E_0x6000025974e0;
    %load/vec4 v0x6000019907e0_0;
    %load/vec4 v0x600001990870_0;
    %add;
    %store/vec4 v0x600001990900_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x127e04640;
T_9 ;
    %wait E_0x600002597300;
    %load/vec4 v0x600001990630_0;
    %load/vec4 v0x6000019906c0_0;
    %and;
    %store/vec4 v0x600001990750_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x127e044d0;
T_10 ;
    %wait E_0x600002597fc0;
    %load/vec4 v0x6000019903f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0x600001990480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.15;
T_10.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.15;
T_10.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.15;
T_10.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.15;
T_10.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.15;
T_10.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.15;
T_10.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.15;
T_10.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.15;
T_10.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.15;
T_10.15 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0x600001990480_0;
    %dup/vec4;
    %pushi/vec4 8, 8, 4;
    %cmp/x;
    %jmp/1 T_10.16, 4;
    %dup/vec4;
    %pushi/vec4 9, 8, 4;
    %cmp/x;
    %jmp/1 T_10.17, 4;
    %dup/vec4;
    %pushi/vec4 12, 8, 4;
    %cmp/x;
    %jmp/1 T_10.18, 4;
    %dup/vec4;
    %pushi/vec4 13, 8, 4;
    %cmp/x;
    %jmp/1 T_10.19, 4;
    %dup/vec4;
    %pushi/vec4 14, 8, 4;
    %cmp/x;
    %jmp/1 T_10.20, 4;
    %dup/vec4;
    %pushi/vec4 15, 8, 4;
    %cmp/x;
    %jmp/1 T_10.21, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.23;
T_10.16 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.23;
T_10.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.23;
T_10.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.23;
T_10.19 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.23;
T_10.20 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.23;
T_10.21 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.23;
T_10.23 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x600001990480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.35;
T_10.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.35;
T_10.25 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.35;
T_10.26 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.35;
T_10.27 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.35;
T_10.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.35;
T_10.29 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.35;
T_10.30 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.35;
T_10.31 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.35;
T_10.32 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.35;
T_10.33 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.35;
T_10.35 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x600001990480_0;
    %dup/vec4;
    %pushi/vec4 8, 8, 4;
    %cmp/x;
    %jmp/1 T_10.36, 4;
    %dup/vec4;
    %pushi/vec4 12, 8, 4;
    %cmp/x;
    %jmp/1 T_10.37, 4;
    %dup/vec4;
    %pushi/vec4 14, 8, 4;
    %cmp/x;
    %jmp/1 T_10.38, 4;
    %dup/vec4;
    %pushi/vec4 15, 8, 4;
    %cmp/x;
    %jmp/1 T_10.39, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_10.40, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_10.41, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/x;
    %jmp/1 T_10.42, 4;
    %dup/vec4;
    %pushi/vec4 10, 8, 4;
    %cmp/x;
    %jmp/1 T_10.43, 4;
    %dup/vec4;
    %pushi/vec4 11, 8, 4;
    %cmp/x;
    %jmp/1 T_10.44, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.46;
T_10.36 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.46;
T_10.37 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.46;
T_10.38 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.46;
T_10.39 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.46;
T_10.40 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.46;
T_10.41 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.46;
T_10.42 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.46;
T_10.43 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.46;
T_10.44 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x600001990360_0, 0, 4;
    %jmp T_10.46;
T_10.46 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x127e04360;
T_11 ;
    %wait E_0x600002597f60;
    %load/vec4 v0x600001990000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001990240_0, 0, 32;
    %jmp T_11.13;
T_11.0 ;
    %load/vec4 v0x600001990120_0;
    %load/vec4 v0x6000019901b0_0;
    %add;
    %store/vec4 v0x600001990240_0, 0, 32;
    %jmp T_11.13;
T_11.1 ;
    %load/vec4 v0x600001990120_0;
    %load/vec4 v0x6000019901b0_0;
    %sub;
    %store/vec4 v0x600001990240_0, 0, 32;
    %jmp T_11.13;
T_11.2 ;
    %load/vec4 v0x600001990120_0;
    %load/vec4 v0x6000019901b0_0;
    %xor;
    %store/vec4 v0x600001990240_0, 0, 32;
    %jmp T_11.13;
T_11.3 ;
    %load/vec4 v0x600001990120_0;
    %load/vec4 v0x6000019901b0_0;
    %or;
    %store/vec4 v0x600001990240_0, 0, 32;
    %jmp T_11.13;
T_11.4 ;
    %load/vec4 v0x600001990120_0;
    %load/vec4 v0x6000019901b0_0;
    %and;
    %store/vec4 v0x600001990240_0, 0, 32;
    %jmp T_11.13;
T_11.5 ;
    %load/vec4 v0x600001990120_0;
    %ix/getv 4, v0x6000019901b0_0;
    %shiftl 4;
    %store/vec4 v0x600001990240_0, 0, 32;
    %jmp T_11.13;
T_11.6 ;
    %load/vec4 v0x600001990120_0;
    %ix/getv 4, v0x6000019901b0_0;
    %shiftr 4;
    %store/vec4 v0x600001990240_0, 0, 32;
    %jmp T_11.13;
T_11.7 ;
    %load/vec4 v0x600001990120_0;
    %load/vec4 v0x6000019901b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x600001990240_0, 0, 32;
    %jmp T_11.13;
T_11.8 ;
    %load/vec4 v0x600001990120_0;
    %load/vec4 v0x6000019901b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v0x600001990240_0, 0, 32;
    %jmp T_11.13;
T_11.9 ;
    %load/vec4 v0x600001990120_0;
    %load/vec4 v0x6000019901b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v0x600001990240_0, 0, 32;
    %jmp T_11.13;
T_11.10 ;
    %load/vec4 v0x6000019901b0_0;
    %load/vec4 v0x600001990120_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_11.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.19, 8;
T_11.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.19, 8;
 ; End of false expr.
    %blend;
T_11.19;
    %store/vec4 v0x600001990240_0, 0, 32;
    %jmp T_11.13;
T_11.11 ;
    %load/vec4 v0x6000019901b0_0;
    %load/vec4 v0x600001990120_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_11.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.21, 8;
T_11.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.21, 8;
 ; End of false expr.
    %blend;
T_11.21;
    %store/vec4 v0x600001990240_0, 0, 32;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x127e04360;
T_12 ;
    %wait E_0x600002597ed0;
    %load/vec4 v0x600001990000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001990090_0, 0, 1;
    %jmp T_12.7;
T_12.0 ;
    %load/vec4 v0x600001990240_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.9, 8;
T_12.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.9, 8;
 ; End of false expr.
    %blend;
T_12.9;
    %store/vec4 v0x600001990090_0, 0, 1;
    %jmp T_12.7;
T_12.1 ;
    %load/vec4 v0x600001990120_0;
    %load/vec4 v0x6000019901b0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %store/vec4 v0x600001990090_0, 0, 1;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0x600001990240_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.13, 8;
T_12.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.13, 8;
 ; End of false expr.
    %blend;
T_12.13;
    %store/vec4 v0x600001990090_0, 0, 1;
    %jmp T_12.7;
T_12.3 ;
    %load/vec4 v0x600001990240_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.14, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.15, 8;
T_12.14 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.15, 8;
 ; End of false expr.
    %blend;
T_12.15;
    %store/vec4 v0x600001990090_0, 0, 1;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x600001990240_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.17, 8;
T_12.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.17, 8;
 ; End of false expr.
    %blend;
T_12.17;
    %store/vec4 v0x600001990090_0, 0, 1;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x600001990240_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.18, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.19, 8;
T_12.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.19, 8;
 ; End of false expr.
    %blend;
T_12.19;
    %store/vec4 v0x600001990090_0, 0, 1;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x127e04fd0;
T_13 ;
    %wait E_0x600002597240;
    %load/vec4 v0x6000019926d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x6000019926d0_0;
    %load/vec4 v0x600001992490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x6000019925b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001992370_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000019926d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x6000019926d0_0;
    %load/vec4 v0x600001992520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600001992640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001992370_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001992370_0, 0, 1;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x127e04fd0;
T_14 ;
    %wait E_0x6000025973f0;
    %load/vec4 v0x600001992760_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600001992760_0;
    %load/vec4 v0x600001992490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x6000019925b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001992400_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600001992760_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600001992760_0;
    %load/vec4 v0x600001992520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600001992640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001992400_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001992400_0, 0, 1;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x127e04a90;
T_15 ;
    %vpi_call 9 19 "$readmemh", "data/data_memory.mem", v0x600001991200 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x127e04a90;
T_16 ;
    %wait E_0x600002597720;
    %load/vec4 v0x600001991320_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x600001991170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %load/vec4 v0x6000019914d0_0;
    %pad/u 8;
    %load/vec4 v0x600001991050_0;
    %pad/u 10;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x600001991200, 4, 5;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x6000019914d0_0;
    %pad/u 8;
    %load/vec4 v0x600001991050_0;
    %pad/u 10;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x600001991200, 4, 5;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x6000019914d0_0;
    %pad/u 16;
    %load/vec4 v0x600001991050_0;
    %pad/u 10;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x600001991200, 4, 5;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x6000019914d0_0;
    %load/vec4 v0x600001991050_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x600001991200, 4, 0;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x127e04a90;
T_17 ;
    %wait E_0x600002597600;
    %load/vec4 v0x600001991290_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x600001991440_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000019913b0_0, 0, 32;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v0x600001991170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000019913b0_0, 0, 32;
    %jmp T_17.10;
T_17.6 ;
    %load/vec4 v0x600001991050_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001991200, 4;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0x6000019913b0_0, 0, 32;
    %jmp T_17.10;
T_17.7 ;
    %load/vec4 v0x600001991050_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001991200, 4;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v0x6000019913b0_0, 0, 32;
    %jmp T_17.10;
T_17.8 ;
    %load/vec4 v0x600001991050_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001991200, 4;
    %store/vec4 v0x6000019913b0_0, 0, 32;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v0x600001991170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000019913b0_0, 0, 32;
    %jmp T_17.15;
T_17.11 ;
    %load/vec4 v0x600001991050_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001991200, 4;
    %parti/s 8, 0, 2;
    %pad/s 32;
    %store/vec4 v0x6000019913b0_0, 0, 32;
    %jmp T_17.15;
T_17.12 ;
    %load/vec4 v0x600001991050_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001991200, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x6000019913b0_0, 0, 32;
    %jmp T_17.15;
T_17.13 ;
    %load/vec4 v0x600001991050_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001991200, 4;
    %store/vec4 v0x6000019913b0_0, 0, 32;
    %jmp T_17.15;
T_17.15 ;
    %pop/vec4 1;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000019913b0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x127e041f0;
T_18 ;
    %wait E_0x600002597f30;
    %load/vec4 v0x600001998870_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000199dd40_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000199dcb0_0;
    %assign/vec4 v0x60000199dd40_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x127e04080;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001998f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001999050_0, 0, 1;
    %vpi_call 2 13 "$display", $time, " ** Start Simulation **" {0 0 0};
    %vpi_call 2 14 "$display", $time, " Instruction Memory " {0 0 0};
    %vpi_call 2 15 "$monitor", $time, " [PC] pc : %d", v0x60000199dd40_0 {0 0 0};
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001999050_0, 0, 1;
    %delay 400000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001999050_0, 0, 1;
    %vpi_call 2 19 "$display", $time, " ** End Simulation **" {0 0 0};
    %vpi_call 2 24 "$display", $time, " REGISTER FILE" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001998fc0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x600001998fc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0x600001998fc0_0;
    %load/vec4a v0x60000199da70, 4;
    %vpi_call 2 25 "$display", $time, " Reg[%d]: %d (%b)", v0x600001998fc0_0, S<0,vec4,s32>, &A<v0x60000199da70, v0x600001998fc0_0 > {1 0 0};
    %load/vec4 v0x600001998fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001998fc0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %vpi_call 2 26 "$display", $time, " DATA MEMORY" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001998fc0_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x600001998fc0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_19.3, 5;
    %ix/getv/s 4, v0x600001998fc0_0;
    %load/vec4a v0x600001991200, 4;
    %vpi_call 2 27 "$display", $time, " Mem[%d]: %d (%b)", v0x600001998fc0_0, S<0,vec4,s32>, &A<v0x600001991200, v0x600001998fc0_0 > {1 0 0};
    %load/vec4 v0x600001998fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001998fc0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x127e04080;
T_20 ;
    %delay 500, 0;
    %load/vec4 v0x600001998f30_0;
    %inv;
    %store/vec4 v0x600001998f30_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x127e04080;
T_21 ;
    %vpi_call 2 42 "$dumpfile", "sim.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x127e04080 {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "src/riscv_tb.v";
    "src/simple_cpu.v";
    "src/modules/operation/alu.v";
    "src/modules/control/alu_control.v";
    "src/modules/control/branch_control.v";
    "src/modules/operation/adder.v";
    "src/modules/control/control.v";
    "src/modules/memory/data_memory.v";
    "src/modules/memory/exmem_reg.v";
    "src/modules/control/forwarding.v";
    "src/modules/control/hazard.v";
    "src/modules/memory/idex_reg.v";
    "src/modules/memory/ifid_reg.v";
    "src/modules/operation/immediate_generator.v";
    "src/modules/memory/instruction_memory.v";
    "src/modules/memory/memwb_reg.v";
    "src/modules/memory/register_file.v";
