/* generated common source file - do not edit */
#include "common_data.h"
mram_instance_ctrl_t g_mram0_ctrl;
const flash_cfg_t g_mram0_cfg =
{ .data_flash_bgo = false, .p_callback = NULL, .p_context = NULL,
#if defined(VECTOR_NUMBER_MRAM_MRCRD)
    .err_irq        = VECTOR_NUMBER_MRAM_MRCRD,
#else
  .err_irq = FSP_INVALID_VECTOR,
#endif
  .err_ipl = (BSP_IRQ_DISABLED),
  .irq = FSP_INVALID_VECTOR, .ipl = BSP_IRQ_DISABLED, };
/* Instance structure to use this module. */
const flash_instance_t g_mram0 =
{ .p_ctrl = &g_mram0_ctrl, .p_cfg = &g_mram0_cfg, .p_api = &g_flash_on_mram };
/* MIPI PHY Macros */
#define MIPI_PHY_CLKSTPT   ((uint16_t)1183)
#define MIPI_PHY_CLKBFHT   ((uint8_t)10 + 1)
#define MIPI_PHY_CLKKPT    ((uint8_t)22 + 4)
#define MIPI_PHY_GOLPBKT   ((uint16_t)40)

#define MIPI_PHY_TINIT     (74999)
#define MIPI_PHY_TCLKPREP  (9)
#define MIPI_PHY_TCLKSETT  (62)
#define MIPI_PHY_TCLKMISS  (37)
#define MIPI_PHY_THSPREP   (6)
#define MIPI_PHY_THSETT    (24)
#define MIPI_PHY_TCLKTRAIL (7)
#define MIPI_PHY_TCLKPOST  (20)
#define MIPI_PHY_TCLKPRE   (1)
#define MIPI_PHY_TCLKZERO  (28)
#define MIPI_PHY_THSEXIT   (12)
#define MIPI_PHY_THSTRAIL  (8)
#define MIPI_PHY_THSZERO   (19)
#define MIPI_PHY_TLPEXIT   (7)

/* MIPI PHY Structures */
const mipi_phy_timing_t g_cam_mipi_phy_timing =
{ .t_init = 0x3FFFF & (uint32_t)MIPI_PHY_TINIT,
  .dphytim2_b.t_clk_prep = (uint32_t)MIPI_PHY_TCLKPREP,
  .dphytim2_b.t_clk_settle = (uint32_t)MIPI_PHY_TCLKSETT,
  .dphytim2_b.t_clk_miss = (uint32_t)MIPI_PHY_TCLKMISS,
  .dphytim3_b.t_hs_prep = (uint32_t)MIPI_PHY_THSPREP,
  .dphytim3_b.t_hs_sett = (uint32_t)MIPI_PHY_THSETT,
  .dphytim4_b.t_clk_trail = (uint32_t)MIPI_PHY_TCLKTRAIL,
  .dphytim4_b.t_clk_post = (uint32_t)MIPI_PHY_TCLKPOST,
  .dphytim4_b.t_clk_pre = (uint32_t)MIPI_PHY_TCLKPRE,
  .dphytim4_b.t_clk_zero = (uint32_t)MIPI_PHY_TCLKZERO,
  .dphytim5_b.t_hs_exit = (uint32_t)MIPI_PHY_THSEXIT,
  .dphytim5_b.t_hs_trail = (uint32_t)MIPI_PHY_THSTRAIL,
  .dphytim5_b.t_hs_zero = (uint32_t)MIPI_PHY_THSZERO,
  .t_lp_exit = (uint32_t)MIPI_PHY_TLPEXIT, };

mipi_phy_ctrl_t g_cam_mipi_phy_ctrl;
const mipi_phy_cfg_t g_cam_mipi_phy_cfg =
{ .pll_settings = /* Calculated MIPI PHY PLL frequency: 1000000000 Hz (error 0.00%) = (24000000 Hz / 3) * 125.00 / 1 */
{ .div = 3 - 1, .pll_div = 0, .mul_int = 125 - 1, .mul_frac = 0 /* Value: 0 */},
  .lp_divisor = 5 - 1, .p_timing = &g_cam_mipi_phy_timing, .dsi_mode = (0), };
/* Instance structure to use this module. */
const mipi_phy_instance_t g_cam_mipi_phy =
{ .p_ctrl = &g_cam_mipi_phy_ctrl, .p_cfg = &g_cam_mipi_phy_cfg, .p_api = &g_mipi_phy };
mipi_csi_instance_ctrl_t g_cam_mipi_csi_ctrl;

const mipi_csi_cfg_t g_cam_mipi_csi_cfg =
{ .p_mipi_phy_instance = &g_cam_mipi_phy,

  .ctrl_data.control_0_bits.lane_count = 2,
  .ctrl_data.control_0_bits.zero_length_packet_output = false,
  .ctrl_data.control_0_bits.err_frame_notify = 1,
  .ctrl_data.control_0_bits.reserved_packet_reception = 1,
  .ctrl_data.control_0_bits.generic_rule_mode = 1,
  .ctrl_data.control_0_bits.ecc_check_24_bits = 0,
  .ctrl_data.control_0_bits.descramble_enable = 0,

  .ctrl_data.control_2_bits.frrclk = 10,
  .ctrl_data.control_2_bits.frrskw = 10,

  .option_data.data_type_enable = (mipi_csi_rx_data_enable_t) (
          MIPI_CSI_RX_DATA_ENABLE_YUV422_8_BIT | MIPI_CSI_RX_DATA_ENABLE_YUV422_8_BIT | 0x0),

  .interrupt_cfg.receive_cfg.ipl = (12),

#if defined(VECTOR_NUMBER_MIPICSI_RX)
            .interrupt_cfg.receive_cfg.irq                          = VECTOR_NUMBER_MIPICSI_RX,
            #else
  .interrupt_cfg.receive_cfg.irq = FSP_INVALID_VECTOR
#endif

          .interrupt_cfg.data_lane_cfg.ipl = (12),
#if defined(VECTOR_NUMBER_MIPICSI_DL)
            .interrupt_cfg.data_lane_cfg.irq                        = VECTOR_NUMBER_MIPICSI_DL,
            #else
  .interrupt_cfg.data_lane_cfg.irq = FSP_INVALID_VECTOR,
#endif

  .interrupt_cfg.virtual_channel_cfg.ipl = (12),
#if defined(VECTOR_NUMBER_MIPICSI_VC)
            .interrupt_cfg.virtual_channel_cfg.irq                  = VECTOR_NUMBER_MIPICSI_VC,
            #else
  .interrupt_cfg.virtual_channel_cfg.irq = FSP_INVALID_VECTOR,
#endif

  .interrupt_cfg.power_management_cfg.ipl = (12),
#if defined(VECTOR_NUMBER_MIPICSI_PM)
            .interrupt_cfg.power_management_cfg.irq                 = VECTOR_NUMBER_MIPICSI_PM,
            #else
  .interrupt_cfg.power_management_cfg.irq = FSP_INVALID_VECTOR,
#endif

  .interrupt_cfg.short_packet_cfg.ipl = (12),
#if defined(VECTOR_NUMBER_MIPICSI_GST)
            .interrupt_cfg.short_packet_cfg.irq                     = VECTOR_NUMBER_MIPICSI_GST,
            #else
  .interrupt_cfg.short_packet_cfg.irq = FSP_INVALID_VECTOR,
#endif

  .interrupt_cfg.receive_enable_mask = (0x0),
  .interrupt_cfg.data_lane_enable_mask[0] = (R_MIPI_CSI_DLIE0_RULE_Msk | R_MIPI_CSI_DLIE0_EULE_Msk
          | R_MIPI_CSI_DLIE0_EESE_Msk | R_MIPI_CSI_DLIE0_ECTE_Msk | 0x0),
  .interrupt_cfg.data_lane_enable_mask[1] = (R_MIPI_CSI_DLIE0_RULE_Msk | R_MIPI_CSI_DLIE0_EULE_Msk
          | R_MIPI_CSI_DLIE0_EESE_Msk | R_MIPI_CSI_DLIE0_ECTE_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[0] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[1] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[2] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[3] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[4] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[5] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[6] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[7] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[8] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[9] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[10] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[11] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[12] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[13] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[14] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.virtual_channel_enable_mask[15] = (R_MIPI_CSI_VCST0_MLF_Msk | R_MIPI_CSI_VCST0_ECD_Msk
          | R_MIPI_CSI_VCST0_CRC_Msk | R_MIPI_CSI_VCST0_IDE_Msk | R_MIPI_CSI_VCST0_WCE_Msk | R_MIPI_CSI_VCST0_ECC_Msk
          | R_MIPI_CSI_VCST0_FRS_Msk | R_MIPI_CSI_VCST0_FRD_Msk | R_MIPI_CSI_VCST0_OVF_Msk | 0x0),
  .interrupt_cfg.power_management_enable_mask = (0x0),
  .interrupt_cfg.short_packet_enable_mask = (0x0),

  .p_callback = cam_mipi_csi_callback,
  /* If NULL then do not add & */
#if defined(NULL)
            .p_context          = NULL,
        #else
  .p_context = &NULL,
#endif
  .p_extend = NULL, };

/* Instance structure to use this module. */
const mipi_csi_instance_t g_cam_mipi_csi =
{ .p_ctrl = &g_cam_mipi_csi_ctrl, .p_cfg = &g_cam_mipi_csi_cfg, .p_api = &g_mipi_csi };
uint8_t vin_image_buffer_1[VIN_BYTES_PER_FRAME] BSP_ALIGN_VARIABLE(128) BSP_PLACE_IN_SECTION(BSP_UNINIT_SECTION_PREFIX ".sdram_noinit_nocache");
uint8_t vin_image_buffer_2[VIN_BYTES_PER_FRAME] BSP_ALIGN_VARIABLE(128) BSP_PLACE_IN_SECTION(BSP_UNINIT_SECTION_PREFIX ".sdram_noinit_nocache");
uint8_t vin_image_buffer_3[VIN_BYTES_PER_FRAME] BSP_ALIGN_VARIABLE(128) BSP_PLACE_IN_SECTION(BSP_UNINIT_SECTION_PREFIX ".sdram_noinit_nocache");

vin_instance_ctrl_t g_cam_vin_ctrl;

const vin_extended_cfg_t g_cam_vin_cfg_extend =
{ .p_mipi_csi_instance = &g_cam_mipi_csi,

  .input_ctrl.cfg_bits.color_space_convert_bypass = 0,
  .input_ctrl.cfg_bits.interlace_mode = VIN_INTERLACE_MODE_ODD_EVEN_FIELD_CAPTURE,
  .input_ctrl.cfg_bits.big_endian = 0,
  .input_ctrl.cfg_bits.dithering_mode = VIN_DITHERING_MODE_WITH_ADDITION,
  .input_ctrl.cfg_bits.input_mode = VIN_INPUT_FORMAT_YCBCR422_8_BIT,
  .input_ctrl.cfg_bits.lut_enable = 0,
  .input_ctrl.cfg_bits.dithering_direction = false,
  .input_ctrl.cfg_bits.yuv444_conversion = VIN_YUV444_CONVERSION_MODE_INTERPOLATE,
  .input_ctrl.cfg_bits.scaling_enable = false,
  .input_ctrl.cfg_bits.pixel_data_clipping = VIN_PIXEL_DATA_CLIPPING_DEFAULT,

  .input_ctrl.preclip.line_start = 0,
  .input_ctrl.preclip.line_end = 479,
  .input_ctrl.preclip.pixel_start = 0,
  .input_ctrl.preclip.pixel_end = 639,

  .input_ctrl.csi_mode_bits.virtual_channel = 0,
  .input_ctrl.csi_mode_bits.data_type = VIN_DATA_TYPE_YUV422_8_BIT,
  .input_ctrl.csi_mode_bits.sign_extend_disable = 1,

  .input_ctrl.csi_detect_bits.field_detect_enable = 1,
  .input_ctrl.csi_detect_bits.even_field_detect_enable = 1,
  .input_ctrl.csi_detect_bits.even_field_number = 0,

  .input_ctrl.image_stride = VIN_CFG_IMAGE_STRIDE,

  .output_ctrl.image_buffer =
  { vin_image_buffer_1, vin_image_buffer_2, vin_image_buffer_3 },
  .output_ctrl.use_runtime_buffer = 0,
  .conversion_ctrl.data_mode_bits.data_conversion_mode = VIN_CONVERSION_MODE_NONE,
  .conversion_ctrl.data_mode_bits.alpha_bit_value = 1,
  .conversion_ctrl.data_mode_bits.output_data_byte_swap = 1,
  .conversion_ctrl.data_mode_bits.extend_rgb_converted_data = 0,
  .conversion_ctrl.data_mode_bits.yc_data_transform_enable = 0,
  .conversion_ctrl.data_mode_bits.yc_transform_mode = VIN_YC_TRANSFORM_MODE_Y_CBCR,
  .conversion_ctrl.data_mode_bits.rgb8888_alpha_value = 0xAA,

  .conversion_data.uv_address = 0x0,

  .conversion_data.yc_rgb_conversion_setting_1_bits.y_mul = 4767,
  .conversion_data.yc_rgb_conversion_setting_1_bits.round_down_disable = 1,
  .conversion_data.yc_rgb_conversion_setting_2_bits.csub2 = 2048,
  .conversion_data.yc_rgb_conversion_setting_2_bits.ysub2 = 256,
  .conversion_data.yc_rgb_conversion_setting_3_bits.cgrmul2 = 3330,
  .conversion_data.yc_rgb_conversion_setting_3_bits.rcrmul2 = 6537,
  .conversion_data.yc_rgb_conversion_setting_4_bits.gcbmul2 = 1605,
  .conversion_data.yc_rgb_conversion_setting_4_bits.bcbmul2 = 8261,

  .conversion_data.uds_ctrl_bits.ne_bcb = 0,
  .conversion_data.uds_ctrl_bits.ne_gy = 0,
  .conversion_data.uds_ctrl_bits.ne_rcr = 0,
  .conversion_data.uds_ctrl_bits.pixel_interpolation = 0,
  .conversion_data.uds_ctrl_bits.bilinear_advanced = 1,
  .conversion_data.uds_ctrl_bits.scale_up_pixel_count = 0,

  .conversion_data.uds_scale_bits.vertical_mask = 4096,
  .conversion_data.uds_scale_bits.horizontal_mask = 4096,

  .conversion_data.uds_bwidth_bits.bwidth_v = 64,
  .conversion_data.uds_bwidth_bits.bwidth_h = 64,

  .conversion_data.uds_clipping_bits.cl_vsize = 480,
  .conversion_data.uds_clipping_bits.cl_hsize = 640,

  .conversion_data.rgb_to_yuv_conversion_settings[0].setting_1_bits.lrp = 224,
  .conversion_data.rgb_to_yuv_conversion_settings[0].setting_2_bits.lgp = 516,
  .conversion_data.rgb_to_yuv_conversion_settings[0].setting_2_bits.lbp = 100,
  .conversion_data.rgb_to_yuv_conversion_settings[0].setting_3_bits.lap = 256,
  .conversion_data.rgb_to_yuv_conversion_settings[0].setting_3_bits.lhen = 0,
  .conversion_data.rgb_to_yuv_conversion_settings[0].setting_3_bits.lsft = 10,
  .conversion_data.rgb_to_yuv_conversion_settings[0].setting_3_bits.persistent_bit0 = 1,
  .conversion_data.rgb_to_yuv_conversion_settings[0].setting_3_bits.persistent_bit1 = 1,

  .conversion_data.rgb_to_yuv_conversion_settings[1].setting_1_bits.lrp = -152,
  .conversion_data.rgb_to_yuv_conversion_settings[1].setting_2_bits.lgp = -298,
  .conversion_data.rgb_to_yuv_conversion_settings[1].setting_2_bits.lbp = 450,
  .conversion_data.rgb_to_yuv_conversion_settings[1].setting_3_bits.lap = 2048,
  .conversion_data.rgb_to_yuv_conversion_settings[1].setting_3_bits.lhen = 0,
  .conversion_data.rgb_to_yuv_conversion_settings[1].setting_3_bits.lsft = 10,
  .conversion_data.rgb_to_yuv_conversion_settings[1].setting_3_bits.persistent_bit0 = 1,
  .conversion_data.rgb_to_yuv_conversion_settings[1].setting_3_bits.persistent_bit1 = 1,

  .conversion_data.rgb_to_yuv_conversion_settings[2].setting_1_bits.lrp = 450,
  .conversion_data.rgb_to_yuv_conversion_settings[2].setting_2_bits.lgp = -377,
  .conversion_data.rgb_to_yuv_conversion_settings[2].setting_2_bits.lbp = -73,
  .conversion_data.rgb_to_yuv_conversion_settings[2].setting_3_bits.lap = 2048,
  .conversion_data.rgb_to_yuv_conversion_settings[2].setting_3_bits.lhen = 0,
  .conversion_data.rgb_to_yuv_conversion_settings[2].setting_3_bits.lsft = 10,
  .conversion_data.rgb_to_yuv_conversion_settings[2].setting_3_bits.persistent_bit0 = 1,
  .conversion_data.rgb_to_yuv_conversion_settings[2].setting_3_bits.persistent_bit1 = 1,

  .interrupt_cfg.status_enable_mask = (R_VIN_IE_FME_Msk | 0x0),
  .interrupt_cfg.scanline_compare_value = 0,

  .interrupt_cfg.status.ipl = (12),
#if defined(VECTOR_NUMBER_VIN_IRQ)
            .interrupt_cfg.status.irq                    = VECTOR_NUMBER_VIN_IRQ,
            #else
  .interrupt_cfg.status.irq = FSP_INVALID_VECTOR,
#endif

  .interrupt_cfg.error.ipl = (12),
#if defined(VECTOR_NUMBER_VIN_ERR)
            .interrupt_cfg.error.irq                    = VECTOR_NUMBER_VIN_ERR,
            #else
  .interrupt_cfg.error.irq = FSP_INVALID_VECTOR,
#endif
        };

const capture_cfg_t g_cam_vin_cfg =
{ .x_capture_start_pixel = 0xFFFF,   // Not used. See instance extended configuration
  .x_capture_pixels = 0xFFFF,   // Not used. See instance extended configuration
  .y_capture_start_pixel = 0xFFFF,   // Not used. See instance extended configuration
  .y_capture_pixels = 0xFFFF,   // Not used. See instance extended configuration
  .bytes_per_pixel = 0xFF,     // Not used. See instance extended configuration

  .p_callback = cam_vin_callback,
  /* If NULL then do not add & */
#if defined(NULL)
            .p_context          = NULL,
        #else
  .p_context = &NULL,
#endif
  .p_extend = &g_cam_vin_cfg_extend,

};

/* Instance structure to use this module. */
const capture_instance_t g_cam_vin =
{ .p_ctrl = &g_cam_vin_ctrl, .p_cfg = &g_cam_vin_cfg, .p_api = &g_capture_on_vin };
ioport_instance_ctrl_t g_ioport_ctrl;
const ioport_instance_t g_ioport =
{ .p_api = &g_ioport_on_ioport, .p_ctrl = &g_ioport_ctrl, .p_cfg = &g_bsp_pin_cfg, };
SemaphoreHandle_t g_usb_write_complete_binary_semaphore;
#if 1
StaticSemaphore_t g_usb_write_complete_binary_semaphore_memory;
#endif
void rtos_startup_err_callback(void *p_instance, void *p_data);
QueueHandle_t g_usb_read_queue;
#if 1
StaticQueue_t g_usb_read_queue_memory;
uint8_t g_usb_read_queue_queue_memory[4 * 20];
#endif
void rtos_startup_err_callback(void *p_instance, void *p_data);
void g_common_init(void)
{
    g_usb_write_complete_binary_semaphore =
#if 1
            xSemaphoreCreateBinaryStatic (&g_usb_write_complete_binary_semaphore_memory);
#else
                xSemaphoreCreateBinary();
                #endif
    if (NULL == g_usb_write_complete_binary_semaphore)
    {
        rtos_startup_err_callback (g_usb_write_complete_binary_semaphore, 0);
    }
    g_usb_read_queue =
#if 1
            xQueueCreateStatic (
#else
                xQueueCreate(
                #endif
                                20,
                                4
#if 1
                                ,
                                &g_usb_read_queue_queue_memory[0], &g_usb_read_queue_memory
#endif
                                );
    if (NULL == g_usb_read_queue)
    {
        rtos_startup_err_callback (g_usb_read_queue, 0);
    }
}
