
IO_Tile_1_31

 (15 14)  (91 511)  (91 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (90 510)  (90 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IO_Tile_2_31

 (15 14)  (145 511)  (145 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (144 510)  (144 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_3_31

 (15 14)  (199 511)  (199 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (198 510)  (198 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_4_31

 (15 14)  (253 511)  (253 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (252 510)  (252 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_5_31

 (15 14)  (307 511)  (307 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (306 510)  (306 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_6_31

 (6 2)  (342 499)  (342 499)  routing T_6_31.span12_vert_11 <X> T_6_31.lc_trk_g0_3
 (7 2)  (343 499)  (343 499)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_11 lc_trk_g0_3
 (14 4)  (360 500)  (360 500)  routing T_6_31.lc_trk_g0_3 <X> T_6_31.wire_gbuf/in
 (15 4)  (361 500)  (361 500)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (15 14)  (361 511)  (361 511)  IO control bit: GIOLEFT0_extra_padeb_test_1

 (14 15)  (360 510)  (360 510)  IO control bit: GIOLEFT0_extra_padeb_test_0



IO_Tile_7_31

 (13 7)  (401 502)  (401 502)  routing T_7_31.span4_vert_37 <X> T_7_31.span4_horz_r_2
 (15 14)  (403 511)  (403 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (402 510)  (402 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_8_31

 (2 6)  (446 503)  (446 503)  IO control bit: BIOUP_REN_1

 (4 10)  (436 507)  (436 507)  routing T_8_31.span4_vert_34 <X> T_8_31.lc_trk_g1_2
 (12 10)  (454 507)  (454 507)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (424 507)  (424 507)  IOB_1 IO Functioning bit
 (5 11)  (437 506)  (437 506)  routing T_8_31.span4_vert_34 <X> T_8_31.lc_trk_g1_2
 (6 11)  (438 506)  (438 506)  routing T_8_31.span4_vert_34 <X> T_8_31.lc_trk_g1_2
 (7 11)  (439 506)  (439 506)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_34 lc_trk_g1_2
 (12 11)  (454 506)  (454 506)  routing T_8_31.lc_trk_g1_2 <X> T_8_31.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (455 506)  (455 506)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (457 508)  (457 508)  IO control bit: BIOUP_cf_bit_39

 (17 13)  (425 509)  (425 509)  IOB_1 IO Functioning bit
 (16 14)  (424 511)  (424 511)  IOB_1 IO Functioning bit
 (14 15)  (456 510)  (456 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_9_31

 (2 6)  (500 503)  (500 503)  IO control bit: BIOUP_REN_1

 (4 10)  (490 507)  (490 507)  routing T_9_31.span12_vert_2 <X> T_9_31.lc_trk_g1_2
 (12 10)  (508 507)  (508 507)  routing T_9_31.lc_trk_g1_2 <X> T_9_31.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (478 507)  (478 507)  IOB_1 IO Functioning bit
 (4 11)  (490 506)  (490 506)  routing T_9_31.span12_vert_2 <X> T_9_31.lc_trk_g1_2
 (5 11)  (491 506)  (491 506)  routing T_9_31.span12_vert_2 <X> T_9_31.lc_trk_g1_2
 (7 11)  (493 506)  (493 506)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_2 lc_trk_g1_2
 (12 11)  (508 506)  (508 506)  routing T_9_31.lc_trk_g1_2 <X> T_9_31.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (509 506)  (509 506)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (511 508)  (511 508)  IO control bit: BIOUP_cf_bit_39

 (17 13)  (479 509)  (479 509)  IOB_1 IO Functioning bit
 (16 14)  (478 511)  (478 511)  IOB_1 IO Functioning bit
 (14 15)  (510 510)  (510 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_10_31

 (14 4)  (564 500)  (564 500)  routing T_10_31.lc_trk_g1_6 <X> T_10_31.fabout
 (15 4)  (565 500)  (565 500)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 fabout
 (3 5)  (555 501)  (555 501)  PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_6

 (14 5)  (564 501)  (564 501)  routing T_10_31.lc_trk_g1_6 <X> T_10_31.fabout
 (15 5)  (565 501)  (565 501)  routing T_10_31.lc_trk_g1_6 <X> T_10_31.fabout
 (4 14)  (544 511)  (544 511)  routing T_10_31.span4_horz_r_14 <X> T_10_31.lc_trk_g1_6
 (15 14)  (565 511)  (565 511)  IO control bit: BIOUP_extra_padeb_test_1

 (5 15)  (545 510)  (545 510)  routing T_10_31.span4_horz_r_14 <X> T_10_31.lc_trk_g1_6
 (7 15)  (547 510)  (547 510)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6
 (14 15)  (564 510)  (564 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_11_31

 (3 0)  (609 496)  (609 496)  PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_2

 (2 2)  (608 499)  (608 499)  PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_4

 (3 3)  (609 498)  (609 498)  PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_3

 (3 5)  (609 501)  (609 501)  PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_6

 (15 14)  (619 511)  (619 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (618 510)  (618 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_12_31

 (3 2)  (663 499)  (663 499)  PLL config bit: CLOCK_T_12_31_IOUP_cf_bit_5

 (17 13)  (641 509)  (641 509)  IOB_1 IO Functioning bit
 (14 15)  (672 510)  (672 510)  IO control bit: GIOUP1_extra_padeb_test_0



IO_Tile_13_31

 (14 4)  (730 500)  (730 500)  routing T_13_31.lc_trk_g0_7 <X> T_13_31.wire_gbuf/in
 (15 4)  (731 500)  (731 500)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (731 501)  (731 501)  routing T_13_31.lc_trk_g0_7 <X> T_13_31.wire_gbuf/in
 (2 6)  (720 503)  (720 503)  IO control bit: GIOUP0_REN_1

 (5 6)  (711 503)  (711 503)  routing T_13_31.span12_vert_7 <X> T_13_31.lc_trk_g0_7
 (7 6)  (713 503)  (713 503)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_7 lc_trk_g0_7
 (8 6)  (714 503)  (714 503)  routing T_13_31.span12_vert_7 <X> T_13_31.lc_trk_g0_7
 (8 7)  (714 502)  (714 502)  routing T_13_31.span12_vert_7 <X> T_13_31.lc_trk_g0_7
 (12 10)  (728 507)  (728 507)  routing T_13_31.lc_trk_g1_4 <X> T_13_31.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (729 507)  (729 507)  routing T_13_31.lc_trk_g1_4 <X> T_13_31.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (698 507)  (698 507)  IOB_1 IO Functioning bit
 (13 11)  (729 506)  (729 506)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (710 508)  (710 508)  routing T_13_31.span4_vert_36 <X> T_13_31.lc_trk_g1_4
 (15 12)  (731 508)  (731 508)  IO control bit: GIOUP0_cf_bit_39

 (5 13)  (711 509)  (711 509)  routing T_13_31.span4_vert_36 <X> T_13_31.lc_trk_g1_4
 (6 13)  (712 509)  (712 509)  routing T_13_31.span4_vert_36 <X> T_13_31.lc_trk_g1_4
 (7 13)  (713 509)  (713 509)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_36 lc_trk_g1_4
 (13 13)  (729 509)  (729 509)  routing T_13_31.span4_vert_19 <X> T_13_31.span4_horz_r_3
 (14 13)  (730 509)  (730 509)  routing T_13_31.span4_vert_19 <X> T_13_31.span4_horz_r_3
 (17 13)  (699 509)  (699 509)  IOB_1 IO Functioning bit
 (16 14)  (698 511)  (698 511)  IOB_1 IO Functioning bit
 (14 15)  (730 510)  (730 510)  IO control bit: GIOUP0_extra_padeb_test_0



IO_Tile_14_31

 (2 0)  (774 496)  (774 496)  PLL config bit: CLOCK_T_14_31_IOUP_cf_bit_1

 (3 2)  (775 499)  (775 499)  PLL config bit: CLOCK_T_14_31_IOUP_cf_bit_5

 (15 14)  (785 511)  (785 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (784 510)  (784 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_15_31

 (15 14)  (839 511)  (839 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (838 510)  (838 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_16_31

 (6 2)  (874 499)  (874 499)  routing T_16_31.span4_vert_3 <X> T_16_31.lc_trk_g0_3
 (7 2)  (875 499)  (875 499)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (876 499)  (876 499)  routing T_16_31.span4_vert_3 <X> T_16_31.lc_trk_g0_3
 (14 4)  (892 500)  (892 500)  routing T_16_31.lc_trk_g0_7 <X> T_16_31.fabout
 (15 4)  (893 500)  (893 500)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (15 5)  (893 501)  (893 501)  routing T_16_31.lc_trk_g0_7 <X> T_16_31.fabout
 (2 6)  (882 503)  (882 503)  IO control bit: BIOUP_REN_1

 (5 6)  (873 503)  (873 503)  routing T_16_31.span4_horz_r_15 <X> T_16_31.lc_trk_g0_7
 (7 6)  (875 503)  (875 503)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (876 503)  (876 503)  routing T_16_31.span4_horz_r_15 <X> T_16_31.lc_trk_g0_7
 (16 10)  (860 507)  (860 507)  IOB_1 IO Functioning bit
 (12 11)  (890 506)  (890 506)  routing T_16_31.lc_trk_g0_3 <X> T_16_31.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (891 506)  (891 506)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (893 508)  (893 508)  IO control bit: BIOUP_cf_bit_39

 (17 13)  (861 509)  (861 509)  IOB_1 IO Functioning bit
 (16 14)  (860 511)  (860 511)  IOB_1 IO Functioning bit
 (14 15)  (892 510)  (892 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_17_31

 (15 14)  (947 511)  (947 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (946 510)  (946 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_18_31

 (15 14)  (1001 511)  (1001 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (1000 510)  (1000 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_19_31

 (15 14)  (1055 511)  (1055 511)  IO control bit: GIORIGHT0_extra_padeb_test_1

 (14 15)  (1054 510)  (1054 510)  IO control bit: GIORIGHT0_extra_padeb_test_0



IO_Tile_20_31

 (15 14)  (1097 511)  (1097 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1096 510)  (1096 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_21_31

 (15 14)  (1151 511)  (1151 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1150 510)  (1150 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_22_31

 (15 14)  (1205 511)  (1205 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1204 510)  (1204 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_23_31

 (15 14)  (1259 511)  (1259 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1258 510)  (1258 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_24_31

 (15 14)  (1313 511)  (1313 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (1312 510)  (1312 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IpCon_Tile_0_30

 (7 0)  (7 480)  (7 480)  Hard IP config bit: IPCON_bram_cbit_1

 (17 0)  (17 480)  (17 480)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (18 480)  (18 480)  routing T_0_30.bnr_op_1 <X> T_0_30.lc_trk_g0_1
 (36 0)  (36 480)  (36 480)  LC_0 Logic Functioning bit
 (37 0)  (37 480)  (37 480)  LC_0 Logic Functioning bit
 (42 0)  (42 480)  (42 480)  LC_0 Logic Functioning bit
 (43 0)  (43 480)  (43 480)  LC_0 Logic Functioning bit
 (50 0)  (50 480)  (50 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (7 1)  (7 481)  (7 481)  Hard IP config bit: IPCON_bram_cbit_0

 (18 1)  (18 481)  (18 481)  routing T_0_30.bnr_op_1 <X> T_0_30.lc_trk_g0_1
 (36 1)  (36 481)  (36 481)  LC_0 Logic Functioning bit
 (37 1)  (37 481)  (37 481)  LC_0 Logic Functioning bit
 (42 1)  (42 481)  (42 481)  LC_0 Logic Functioning bit
 (43 1)  (43 481)  (43 481)  LC_0 Logic Functioning bit
 (7 2)  (7 482)  (7 482)  Hard IP config bit: IPCON_bram_cbit_3

 (17 2)  (17 482)  (17 482)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 2)  (27 482)  (27 482)  routing T_0_30.lc_trk_g3_7 <X> T_0_30.wire_con_box/lc_1/in_1
 (28 2)  (28 482)  (28 482)  routing T_0_30.lc_trk_g3_7 <X> T_0_30.wire_con_box/lc_1/in_1
 (29 2)  (29 482)  (29 482)  Enable bit of Mux _con_box/lcb1_1 => lc_trk_g3_7 wire_con_box/lc_1/in_1
 (30 2)  (30 482)  (30 482)  routing T_0_30.lc_trk_g3_7 <X> T_0_30.wire_con_box/lc_1/in_1
 (36 2)  (36 482)  (36 482)  LC_1 Logic Functioning bit
 (37 2)  (37 482)  (37 482)  LC_1 Logic Functioning bit
 (42 2)  (42 482)  (42 482)  LC_1 Logic Functioning bit
 (43 2)  (43 482)  (43 482)  LC_1 Logic Functioning bit
 (50 2)  (50 482)  (50 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (7 3)  (7 483)  (7 483)  Hard IP config bit: IPCON_bram_cbit_2

 (30 3)  (30 483)  (30 483)  routing T_0_30.lc_trk_g3_7 <X> T_0_30.wire_con_box/lc_1/in_1
 (36 3)  (36 483)  (36 483)  LC_1 Logic Functioning bit
 (37 3)  (37 483)  (37 483)  LC_1 Logic Functioning bit
 (42 3)  (42 483)  (42 483)  LC_1 Logic Functioning bit
 (43 3)  (43 483)  (43 483)  LC_1 Logic Functioning bit
 (7 4)  (7 484)  (7 484)  Hard IP config bit: IPCON_bram_cbit_5

 (29 4)  (29 484)  (29 484)  Enable bit of Mux _con_box/lcb1_2 => lc_trk_g0_5 wire_con_box/lc_2/in_1
 (30 4)  (30 484)  (30 484)  routing T_0_30.lc_trk_g0_5 <X> T_0_30.wire_con_box/lc_2/in_1
 (36 4)  (36 484)  (36 484)  LC_2 Logic Functioning bit
 (37 4)  (37 484)  (37 484)  LC_2 Logic Functioning bit
 (42 4)  (42 484)  (42 484)  LC_2 Logic Functioning bit
 (43 4)  (43 484)  (43 484)  LC_2 Logic Functioning bit
 (50 4)  (50 484)  (50 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (7 5)  (7 485)  (7 485)  Hard IP config bit: IPCON_bram_cbit_4

 (36 5)  (36 485)  (36 485)  LC_2 Logic Functioning bit
 (37 5)  (37 485)  (37 485)  LC_2 Logic Functioning bit
 (42 5)  (42 485)  (42 485)  LC_2 Logic Functioning bit
 (43 5)  (43 485)  (43 485)  LC_2 Logic Functioning bit
 (7 6)  (7 486)  (7 486)  Hard IP config bit: IPCON_bram_cbit_7

 (28 6)  (28 486)  (28 486)  routing T_0_30.lc_trk_g2_6 <X> T_0_30.wire_con_box/lc_3/in_1
 (29 6)  (29 486)  (29 486)  Enable bit of Mux _con_box/lcb1_3 => lc_trk_g2_6 wire_con_box/lc_3/in_1
 (30 6)  (30 486)  (30 486)  routing T_0_30.lc_trk_g2_6 <X> T_0_30.wire_con_box/lc_3/in_1
 (36 6)  (36 486)  (36 486)  LC_3 Logic Functioning bit
 (37 6)  (37 486)  (37 486)  LC_3 Logic Functioning bit
 (42 6)  (42 486)  (42 486)  LC_3 Logic Functioning bit
 (43 6)  (43 486)  (43 486)  LC_3 Logic Functioning bit
 (50 6)  (50 486)  (50 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (7 7)  (7 487)  (7 487)  Hard IP config bit: IPCON_bram_cbit_6

 (30 7)  (30 487)  (30 487)  routing T_0_30.lc_trk_g2_6 <X> T_0_30.wire_con_box/lc_3/in_1
 (36 7)  (36 487)  (36 487)  LC_3 Logic Functioning bit
 (37 7)  (37 487)  (37 487)  LC_3 Logic Functioning bit
 (42 7)  (42 487)  (42 487)  LC_3 Logic Functioning bit
 (43 7)  (43 487)  (43 487)  LC_3 Logic Functioning bit
 (1 8)  (1 488)  (1 488)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_0 glb2local_1
 (29 8)  (29 488)  (29 488)  Enable bit of Mux _con_box/lcb1_4 => lc_trk_g0_1 wire_con_box/lc_4/in_1
 (36 8)  (36 488)  (36 488)  LC_4 Logic Functioning bit
 (37 8)  (37 488)  (37 488)  LC_4 Logic Functioning bit
 (42 8)  (42 488)  (42 488)  LC_4 Logic Functioning bit
 (43 8)  (43 488)  (43 488)  LC_4 Logic Functioning bit
 (50 8)  (50 488)  (50 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 489)  (36 489)  LC_4 Logic Functioning bit
 (37 9)  (37 489)  (37 489)  LC_4 Logic Functioning bit
 (42 9)  (42 489)  (42 489)  LC_4 Logic Functioning bit
 (43 9)  (43 489)  (43 489)  LC_4 Logic Functioning bit
 (25 10)  (25 490)  (25 490)  routing T_0_30.rgt_op_6 <X> T_0_30.lc_trk_g2_6
 (36 10)  (36 490)  (36 490)  LC_5 Logic Functioning bit
 (37 10)  (37 490)  (37 490)  LC_5 Logic Functioning bit
 (42 10)  (42 490)  (42 490)  LC_5 Logic Functioning bit
 (43 10)  (43 490)  (43 490)  LC_5 Logic Functioning bit
 (50 10)  (50 490)  (50 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (22 11)  (22 491)  (22 491)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (24 491)  (24 491)  routing T_0_30.rgt_op_6 <X> T_0_30.lc_trk_g2_6
 (36 11)  (36 491)  (36 491)  LC_5 Logic Functioning bit
 (37 11)  (37 491)  (37 491)  LC_5 Logic Functioning bit
 (42 11)  (42 491)  (42 491)  LC_5 Logic Functioning bit
 (43 11)  (43 491)  (43 491)  LC_5 Logic Functioning bit
 (36 12)  (36 492)  (36 492)  LC_6 Logic Functioning bit
 (37 12)  (37 492)  (37 492)  LC_6 Logic Functioning bit
 (42 12)  (42 492)  (42 492)  LC_6 Logic Functioning bit
 (43 12)  (43 492)  (43 492)  LC_6 Logic Functioning bit
 (50 12)  (50 492)  (50 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 493)  (36 493)  LC_6 Logic Functioning bit
 (37 13)  (37 493)  (37 493)  LC_6 Logic Functioning bit
 (42 13)  (42 493)  (42 493)  LC_6 Logic Functioning bit
 (43 13)  (43 493)  (43 493)  LC_6 Logic Functioning bit
 (21 14)  (21 494)  (21 494)  routing T_0_30.rgt_op_7 <X> T_0_30.lc_trk_g3_7
 (22 14)  (22 494)  (22 494)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (24 494)  (24 494)  routing T_0_30.rgt_op_7 <X> T_0_30.lc_trk_g3_7
 (36 14)  (36 494)  (36 494)  LC_7 Logic Functioning bit
 (37 14)  (37 494)  (37 494)  LC_7 Logic Functioning bit
 (42 14)  (42 494)  (42 494)  LC_7 Logic Functioning bit
 (43 14)  (43 494)  (43 494)  LC_7 Logic Functioning bit
 (50 14)  (50 494)  (50 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 495)  (36 495)  LC_7 Logic Functioning bit
 (37 15)  (37 495)  (37 495)  LC_7 Logic Functioning bit
 (42 15)  (42 495)  (42 495)  LC_7 Logic Functioning bit
 (43 15)  (43 495)  (43 495)  LC_7 Logic Functioning bit


LogicTile_1_30

 (22 3)  (76 483)  (76 483)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (1 10)  (55 490)  (55 490)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_0 glb2local_2
 (26 12)  (80 492)  (80 492)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_6/in_0
 (32 12)  (86 492)  (86 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 492)  (87 492)  routing T_1_30.lc_trk_g3_2 <X> T_1_30.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 492)  (88 492)  routing T_1_30.lc_trk_g3_2 <X> T_1_30.wire_logic_cluster/lc_6/in_3
 (37 12)  (91 492)  (91 492)  LC_6 Logic Functioning bit
 (39 12)  (93 492)  (93 492)  LC_6 Logic Functioning bit
 (22 13)  (76 493)  (76 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (79 493)  (79 493)  routing T_1_30.sp4_r_v_b_42 <X> T_1_30.lc_trk_g3_2
 (26 13)  (80 493)  (80 493)  routing T_1_30.lc_trk_g0_6 <X> T_1_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 493)  (83 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (85 493)  (85 493)  routing T_1_30.lc_trk_g3_2 <X> T_1_30.wire_logic_cluster/lc_6/in_3
 (36 13)  (90 493)  (90 493)  LC_6 Logic Functioning bit
 (38 13)  (92 493)  (92 493)  LC_6 Logic Functioning bit
 (36 14)  (90 494)  (90 494)  LC_7 Logic Functioning bit
 (37 14)  (91 494)  (91 494)  LC_7 Logic Functioning bit
 (38 14)  (92 494)  (92 494)  LC_7 Logic Functioning bit
 (39 14)  (93 494)  (93 494)  LC_7 Logic Functioning bit
 (40 14)  (94 494)  (94 494)  LC_7 Logic Functioning bit
 (41 14)  (95 494)  (95 494)  LC_7 Logic Functioning bit
 (42 14)  (96 494)  (96 494)  LC_7 Logic Functioning bit
 (43 14)  (97 494)  (97 494)  LC_7 Logic Functioning bit
 (52 14)  (106 494)  (106 494)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (36 15)  (90 495)  (90 495)  LC_7 Logic Functioning bit
 (37 15)  (91 495)  (91 495)  LC_7 Logic Functioning bit
 (38 15)  (92 495)  (92 495)  LC_7 Logic Functioning bit
 (39 15)  (93 495)  (93 495)  LC_7 Logic Functioning bit
 (40 15)  (94 495)  (94 495)  LC_7 Logic Functioning bit
 (41 15)  (95 495)  (95 495)  LC_7 Logic Functioning bit
 (42 15)  (96 495)  (96 495)  LC_7 Logic Functioning bit
 (43 15)  (97 495)  (97 495)  LC_7 Logic Functioning bit


LogicTile_5_30

 (17 3)  (287 483)  (287 483)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (271 486)  (271 486)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (271 487)  (271 487)  routing T_5_30.glb_netwk_4 <X> T_5_30.glb2local_0
 (26 8)  (296 488)  (296 488)  routing T_5_30.lc_trk_g0_4 <X> T_5_30.wire_logic_cluster/lc_4/in_0
 (36 8)  (306 488)  (306 488)  LC_4 Logic Functioning bit
 (38 8)  (308 488)  (308 488)  LC_4 Logic Functioning bit
 (41 8)  (311 488)  (311 488)  LC_4 Logic Functioning bit
 (43 8)  (313 488)  (313 488)  LC_4 Logic Functioning bit
 (46 8)  (316 488)  (316 488)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (299 489)  (299 489)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (307 489)  (307 489)  LC_4 Logic Functioning bit
 (39 9)  (309 489)  (309 489)  LC_4 Logic Functioning bit
 (40 9)  (310 489)  (310 489)  LC_4 Logic Functioning bit
 (42 9)  (312 489)  (312 489)  LC_4 Logic Functioning bit


LogicTile_7_30

 (5 3)  (371 483)  (371 483)  routing T_7_30.sp4_h_l_37 <X> T_7_30.sp4_v_t_37


LogicTile_13_30

 (9 3)  (703 483)  (703 483)  routing T_13_30.sp4_v_b_5 <X> T_13_30.sp4_v_t_36
 (10 3)  (704 483)  (704 483)  routing T_13_30.sp4_v_b_5 <X> T_13_30.sp4_v_t_36


IpCon_Tile_25_30

 (36 0)  (1366 480)  (1366 480)  LC_0 Logic Functioning bit
 (37 0)  (1367 480)  (1367 480)  LC_0 Logic Functioning bit
 (42 0)  (1372 480)  (1372 480)  LC_0 Logic Functioning bit
 (43 0)  (1373 480)  (1373 480)  LC_0 Logic Functioning bit
 (50 0)  (1380 480)  (1380 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 481)  (1366 481)  LC_0 Logic Functioning bit
 (37 1)  (1367 481)  (1367 481)  LC_0 Logic Functioning bit
 (42 1)  (1372 481)  (1372 481)  LC_0 Logic Functioning bit
 (43 1)  (1373 481)  (1373 481)  LC_0 Logic Functioning bit
 (36 2)  (1366 482)  (1366 482)  LC_1 Logic Functioning bit
 (37 2)  (1367 482)  (1367 482)  LC_1 Logic Functioning bit
 (42 2)  (1372 482)  (1372 482)  LC_1 Logic Functioning bit
 (43 2)  (1373 482)  (1373 482)  LC_1 Logic Functioning bit
 (50 2)  (1380 482)  (1380 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 483)  (1366 483)  LC_1 Logic Functioning bit
 (37 3)  (1367 483)  (1367 483)  LC_1 Logic Functioning bit
 (42 3)  (1372 483)  (1372 483)  LC_1 Logic Functioning bit
 (43 3)  (1373 483)  (1373 483)  LC_1 Logic Functioning bit
 (36 4)  (1366 484)  (1366 484)  LC_2 Logic Functioning bit
 (37 4)  (1367 484)  (1367 484)  LC_2 Logic Functioning bit
 (42 4)  (1372 484)  (1372 484)  LC_2 Logic Functioning bit
 (43 4)  (1373 484)  (1373 484)  LC_2 Logic Functioning bit
 (50 4)  (1380 484)  (1380 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 485)  (1366 485)  LC_2 Logic Functioning bit
 (37 5)  (1367 485)  (1367 485)  LC_2 Logic Functioning bit
 (42 5)  (1372 485)  (1372 485)  LC_2 Logic Functioning bit
 (43 5)  (1373 485)  (1373 485)  LC_2 Logic Functioning bit
 (36 6)  (1366 486)  (1366 486)  LC_3 Logic Functioning bit
 (37 6)  (1367 486)  (1367 486)  LC_3 Logic Functioning bit
 (42 6)  (1372 486)  (1372 486)  LC_3 Logic Functioning bit
 (43 6)  (1373 486)  (1373 486)  LC_3 Logic Functioning bit
 (50 6)  (1380 486)  (1380 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 487)  (1366 487)  LC_3 Logic Functioning bit
 (37 7)  (1367 487)  (1367 487)  LC_3 Logic Functioning bit
 (42 7)  (1372 487)  (1372 487)  LC_3 Logic Functioning bit
 (43 7)  (1373 487)  (1373 487)  LC_3 Logic Functioning bit
 (36 8)  (1366 488)  (1366 488)  LC_4 Logic Functioning bit
 (37 8)  (1367 488)  (1367 488)  LC_4 Logic Functioning bit
 (42 8)  (1372 488)  (1372 488)  LC_4 Logic Functioning bit
 (43 8)  (1373 488)  (1373 488)  LC_4 Logic Functioning bit
 (50 8)  (1380 488)  (1380 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 489)  (1366 489)  LC_4 Logic Functioning bit
 (37 9)  (1367 489)  (1367 489)  LC_4 Logic Functioning bit
 (42 9)  (1372 489)  (1372 489)  LC_4 Logic Functioning bit
 (43 9)  (1373 489)  (1373 489)  LC_4 Logic Functioning bit
 (36 10)  (1366 490)  (1366 490)  LC_5 Logic Functioning bit
 (37 10)  (1367 490)  (1367 490)  LC_5 Logic Functioning bit
 (42 10)  (1372 490)  (1372 490)  LC_5 Logic Functioning bit
 (43 10)  (1373 490)  (1373 490)  LC_5 Logic Functioning bit
 (50 10)  (1380 490)  (1380 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 491)  (1366 491)  LC_5 Logic Functioning bit
 (37 11)  (1367 491)  (1367 491)  LC_5 Logic Functioning bit
 (42 11)  (1372 491)  (1372 491)  LC_5 Logic Functioning bit
 (43 11)  (1373 491)  (1373 491)  LC_5 Logic Functioning bit
 (36 12)  (1366 492)  (1366 492)  LC_6 Logic Functioning bit
 (37 12)  (1367 492)  (1367 492)  LC_6 Logic Functioning bit
 (42 12)  (1372 492)  (1372 492)  LC_6 Logic Functioning bit
 (43 12)  (1373 492)  (1373 492)  LC_6 Logic Functioning bit
 (50 12)  (1380 492)  (1380 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 493)  (1366 493)  LC_6 Logic Functioning bit
 (37 13)  (1367 493)  (1367 493)  LC_6 Logic Functioning bit
 (42 13)  (1372 493)  (1372 493)  LC_6 Logic Functioning bit
 (43 13)  (1373 493)  (1373 493)  LC_6 Logic Functioning bit
 (36 14)  (1366 494)  (1366 494)  LC_7 Logic Functioning bit
 (37 14)  (1367 494)  (1367 494)  LC_7 Logic Functioning bit
 (42 14)  (1372 494)  (1372 494)  LC_7 Logic Functioning bit
 (43 14)  (1373 494)  (1373 494)  LC_7 Logic Functioning bit
 (50 14)  (1380 494)  (1380 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 495)  (1366 495)  LC_7 Logic Functioning bit
 (37 15)  (1367 495)  (1367 495)  LC_7 Logic Functioning bit
 (42 15)  (1372 495)  (1372 495)  LC_7 Logic Functioning bit
 (43 15)  (1373 495)  (1373 495)  LC_7 Logic Functioning bit


IpCon_Tile_0_29

 (7 0)  (7 464)  (7 464)  Hard IP config bit: IPCON_bram_cbit_1

 (28 0)  (28 464)  (28 464)  routing T_0_29.lc_trk_g2_7 <X> T_0_29.wire_con_box/lc_0/in_1
 (29 0)  (29 464)  (29 464)  Enable bit of Mux _con_box/lcb1_0 => lc_trk_g2_7 wire_con_box/lc_0/in_1
 (30 0)  (30 464)  (30 464)  routing T_0_29.lc_trk_g2_7 <X> T_0_29.wire_con_box/lc_0/in_1
 (36 0)  (36 464)  (36 464)  LC_0 Logic Functioning bit
 (37 0)  (37 464)  (37 464)  LC_0 Logic Functioning bit
 (42 0)  (42 464)  (42 464)  LC_0 Logic Functioning bit
 (43 0)  (43 464)  (43 464)  LC_0 Logic Functioning bit
 (50 0)  (50 464)  (50 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (7 1)  (7 465)  (7 465)  Hard IP config bit: IPCON_bram_cbit_0

 (30 1)  (30 465)  (30 465)  routing T_0_29.lc_trk_g2_7 <X> T_0_29.wire_con_box/lc_0/in_1
 (36 1)  (36 465)  (36 465)  LC_0 Logic Functioning bit
 (37 1)  (37 465)  (37 465)  LC_0 Logic Functioning bit
 (42 1)  (42 465)  (42 465)  LC_0 Logic Functioning bit
 (43 1)  (43 465)  (43 465)  LC_0 Logic Functioning bit
 (7 2)  (7 466)  (7 466)  Hard IP config bit: IPCON_bram_cbit_3

 (36 2)  (36 466)  (36 466)  LC_1 Logic Functioning bit
 (37 2)  (37 466)  (37 466)  LC_1 Logic Functioning bit
 (42 2)  (42 466)  (42 466)  LC_1 Logic Functioning bit
 (43 2)  (43 466)  (43 466)  LC_1 Logic Functioning bit
 (50 2)  (50 466)  (50 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (7 3)  (7 467)  (7 467)  Hard IP config bit: IPCON_bram_cbit_2

 (36 3)  (36 467)  (36 467)  LC_1 Logic Functioning bit
 (37 3)  (37 467)  (37 467)  LC_1 Logic Functioning bit
 (42 3)  (42 467)  (42 467)  LC_1 Logic Functioning bit
 (43 3)  (43 467)  (43 467)  LC_1 Logic Functioning bit
 (7 4)  (7 468)  (7 468)  Hard IP config bit: IPCON_bram_cbit_5

 (36 4)  (36 468)  (36 468)  LC_2 Logic Functioning bit
 (37 4)  (37 468)  (37 468)  LC_2 Logic Functioning bit
 (42 4)  (42 468)  (42 468)  LC_2 Logic Functioning bit
 (43 4)  (43 468)  (43 468)  LC_2 Logic Functioning bit
 (50 4)  (50 468)  (50 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (7 5)  (7 469)  (7 469)  Hard IP config bit: IPCON_bram_cbit_4

 (36 5)  (36 469)  (36 469)  LC_2 Logic Functioning bit
 (37 5)  (37 469)  (37 469)  LC_2 Logic Functioning bit
 (42 5)  (42 469)  (42 469)  LC_2 Logic Functioning bit
 (43 5)  (43 469)  (43 469)  LC_2 Logic Functioning bit
 (7 6)  (7 470)  (7 470)  Hard IP config bit: IPCON_bram_cbit_7

 (36 6)  (36 470)  (36 470)  LC_3 Logic Functioning bit
 (37 6)  (37 470)  (37 470)  LC_3 Logic Functioning bit
 (42 6)  (42 470)  (42 470)  LC_3 Logic Functioning bit
 (43 6)  (43 470)  (43 470)  LC_3 Logic Functioning bit
 (50 6)  (50 470)  (50 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (7 7)  (7 471)  (7 471)  Hard IP config bit: IPCON_bram_cbit_6

 (36 7)  (36 471)  (36 471)  LC_3 Logic Functioning bit
 (37 7)  (37 471)  (37 471)  LC_3 Logic Functioning bit
 (42 7)  (42 471)  (42 471)  LC_3 Logic Functioning bit
 (43 7)  (43 471)  (43 471)  LC_3 Logic Functioning bit
 (36 8)  (36 472)  (36 472)  LC_4 Logic Functioning bit
 (37 8)  (37 472)  (37 472)  LC_4 Logic Functioning bit
 (42 8)  (42 472)  (42 472)  LC_4 Logic Functioning bit
 (43 8)  (43 472)  (43 472)  LC_4 Logic Functioning bit
 (50 8)  (50 472)  (50 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 473)  (36 473)  LC_4 Logic Functioning bit
 (37 9)  (37 473)  (37 473)  LC_4 Logic Functioning bit
 (42 9)  (42 473)  (42 473)  LC_4 Logic Functioning bit
 (43 9)  (43 473)  (43 473)  LC_4 Logic Functioning bit
 (22 10)  (22 474)  (22 474)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (24 474)  (24 474)  routing T_0_29.tnr_op_7 <X> T_0_29.lc_trk_g2_7
 (36 10)  (36 474)  (36 474)  LC_5 Logic Functioning bit
 (37 10)  (37 474)  (37 474)  LC_5 Logic Functioning bit
 (42 10)  (42 474)  (42 474)  LC_5 Logic Functioning bit
 (43 10)  (43 474)  (43 474)  LC_5 Logic Functioning bit
 (50 10)  (50 474)  (50 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 475)  (36 475)  LC_5 Logic Functioning bit
 (37 11)  (37 475)  (37 475)  LC_5 Logic Functioning bit
 (42 11)  (42 475)  (42 475)  LC_5 Logic Functioning bit
 (43 11)  (43 475)  (43 475)  LC_5 Logic Functioning bit
 (36 12)  (36 476)  (36 476)  LC_6 Logic Functioning bit
 (37 12)  (37 476)  (37 476)  LC_6 Logic Functioning bit
 (42 12)  (42 476)  (42 476)  LC_6 Logic Functioning bit
 (43 12)  (43 476)  (43 476)  LC_6 Logic Functioning bit
 (50 12)  (50 476)  (50 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 477)  (36 477)  LC_6 Logic Functioning bit
 (37 13)  (37 477)  (37 477)  LC_6 Logic Functioning bit
 (42 13)  (42 477)  (42 477)  LC_6 Logic Functioning bit
 (43 13)  (43 477)  (43 477)  LC_6 Logic Functioning bit
 (22 14)  (22 478)  (22 478)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (24 478)  (24 478)  routing T_0_29.tnr_op_7 <X> T_0_29.lc_trk_g3_7
 (31 14)  (31 478)  (31 478)  routing T_0_29.lc_trk_g3_7 <X> T_0_29.wire_con_box/lc_7/in_3
 (32 14)  (32 478)  (32 478)  Enable bit of Mux _con_box/lcb3_7 => lc_trk_g3_7 wire_con_box/lc_7/in_3
 (33 14)  (33 478)  (33 478)  routing T_0_29.lc_trk_g3_7 <X> T_0_29.wire_con_box/lc_7/in_3
 (34 14)  (34 478)  (34 478)  routing T_0_29.lc_trk_g3_7 <X> T_0_29.wire_con_box/lc_7/in_3
 (36 14)  (36 478)  (36 478)  LC_7 Logic Functioning bit
 (37 14)  (37 478)  (37 478)  LC_7 Logic Functioning bit
 (42 14)  (42 478)  (42 478)  LC_7 Logic Functioning bit
 (43 14)  (43 478)  (43 478)  LC_7 Logic Functioning bit
 (50 14)  (50 478)  (50 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (31 15)  (31 479)  (31 479)  routing T_0_29.lc_trk_g3_7 <X> T_0_29.wire_con_box/lc_7/in_3
 (36 15)  (36 479)  (36 479)  LC_7 Logic Functioning bit
 (37 15)  (37 479)  (37 479)  LC_7 Logic Functioning bit
 (42 15)  (42 479)  (42 479)  LC_7 Logic Functioning bit
 (43 15)  (43 479)  (43 479)  LC_7 Logic Functioning bit


LogicTile_1_29

 (27 2)  (81 466)  (81 466)  routing T_1_29.lc_trk_g1_7 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 466)  (83 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 466)  (84 466)  routing T_1_29.lc_trk_g1_7 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (31 2)  (85 466)  (85 466)  routing T_1_29.lc_trk_g0_4 <X> T_1_29.wire_logic_cluster/lc_1/in_3
 (32 2)  (86 466)  (86 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (90 466)  (90 466)  LC_1 Logic Functioning bit
 (38 2)  (92 466)  (92 466)  LC_1 Logic Functioning bit
 (40 2)  (94 466)  (94 466)  LC_1 Logic Functioning bit
 (42 2)  (96 466)  (96 466)  LC_1 Logic Functioning bit
 (17 3)  (71 467)  (71 467)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (30 3)  (84 467)  (84 467)  routing T_1_29.lc_trk_g1_7 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (36 3)  (90 467)  (90 467)  LC_1 Logic Functioning bit
 (38 3)  (92 467)  (92 467)  LC_1 Logic Functioning bit
 (40 3)  (94 467)  (94 467)  LC_1 Logic Functioning bit
 (42 3)  (96 467)  (96 467)  LC_1 Logic Functioning bit
 (1 6)  (55 470)  (55 470)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_0 glb2local_0
 (22 6)  (76 470)  (76 470)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7


LogicTile_2_29

 (9 11)  (117 475)  (117 475)  routing T_2_29.sp4_v_b_7 <X> T_2_29.sp4_v_t_42


LogicTile_7_29

 (15 8)  (381 472)  (381 472)  routing T_7_29.rgt_op_1 <X> T_7_29.lc_trk_g2_1
 (17 8)  (383 472)  (383 472)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (384 472)  (384 472)  routing T_7_29.rgt_op_1 <X> T_7_29.lc_trk_g2_1
 (25 8)  (391 472)  (391 472)  routing T_7_29.rgt_op_2 <X> T_7_29.lc_trk_g2_2
 (22 9)  (388 473)  (388 473)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (390 473)  (390 473)  routing T_7_29.rgt_op_2 <X> T_7_29.lc_trk_g2_2
 (14 12)  (380 476)  (380 476)  routing T_7_29.rgt_op_0 <X> T_7_29.lc_trk_g3_0
 (21 12)  (387 476)  (387 476)  routing T_7_29.rgt_op_3 <X> T_7_29.lc_trk_g3_3
 (22 12)  (388 476)  (388 476)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (390 476)  (390 476)  routing T_7_29.rgt_op_3 <X> T_7_29.lc_trk_g3_3
 (28 12)  (394 476)  (394 476)  routing T_7_29.lc_trk_g2_1 <X> T_7_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 476)  (395 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (398 476)  (398 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 476)  (399 476)  routing T_7_29.lc_trk_g3_0 <X> T_7_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 476)  (400 476)  routing T_7_29.lc_trk_g3_0 <X> T_7_29.wire_logic_cluster/lc_6/in_3
 (40 12)  (406 476)  (406 476)  LC_6 Logic Functioning bit
 (15 13)  (381 477)  (381 477)  routing T_7_29.rgt_op_0 <X> T_7_29.lc_trk_g3_0
 (17 13)  (383 477)  (383 477)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (392 477)  (392 477)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 477)  (394 477)  routing T_7_29.lc_trk_g2_2 <X> T_7_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 477)  (395 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (398 477)  (398 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (399 477)  (399 477)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.input_2_6
 (34 13)  (400 477)  (400 477)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.input_2_6
 (35 13)  (401 477)  (401 477)  routing T_7_29.lc_trk_g3_3 <X> T_7_29.input_2_6


LogicTile_8_29

 (27 0)  (447 464)  (447 464)  routing T_8_29.lc_trk_g3_0 <X> T_8_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 464)  (448 464)  routing T_8_29.lc_trk_g3_0 <X> T_8_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 464)  (449 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 464)  (452 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (456 464)  (456 464)  LC_0 Logic Functioning bit
 (39 0)  (459 464)  (459 464)  LC_0 Logic Functioning bit
 (41 0)  (461 464)  (461 464)  LC_0 Logic Functioning bit
 (42 0)  (462 464)  (462 464)  LC_0 Logic Functioning bit
 (44 0)  (464 464)  (464 464)  LC_0 Logic Functioning bit
 (45 0)  (465 464)  (465 464)  LC_0 Logic Functioning bit
 (32 1)  (452 465)  (452 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (453 465)  (453 465)  routing T_8_29.lc_trk_g2_2 <X> T_8_29.input_2_0
 (35 1)  (455 465)  (455 465)  routing T_8_29.lc_trk_g2_2 <X> T_8_29.input_2_0
 (36 1)  (456 465)  (456 465)  LC_0 Logic Functioning bit
 (39 1)  (459 465)  (459 465)  LC_0 Logic Functioning bit
 (41 1)  (461 465)  (461 465)  LC_0 Logic Functioning bit
 (42 1)  (462 465)  (462 465)  LC_0 Logic Functioning bit
 (45 1)  (465 465)  (465 465)  LC_0 Logic Functioning bit
 (49 1)  (469 465)  (469 465)  Carry_In_Mux bit 

 (0 2)  (420 466)  (420 466)  routing T_8_29.glb_netwk_7 <X> T_8_29.wire_logic_cluster/lc_7/clk
 (1 2)  (421 466)  (421 466)  routing T_8_29.glb_netwk_7 <X> T_8_29.wire_logic_cluster/lc_7/clk
 (2 2)  (422 466)  (422 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (447 466)  (447 466)  routing T_8_29.lc_trk_g3_1 <X> T_8_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 466)  (448 466)  routing T_8_29.lc_trk_g3_1 <X> T_8_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 466)  (449 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 466)  (452 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 466)  (456 466)  LC_1 Logic Functioning bit
 (39 2)  (459 466)  (459 466)  LC_1 Logic Functioning bit
 (41 2)  (461 466)  (461 466)  LC_1 Logic Functioning bit
 (42 2)  (462 466)  (462 466)  LC_1 Logic Functioning bit
 (44 2)  (464 466)  (464 466)  LC_1 Logic Functioning bit
 (45 2)  (465 466)  (465 466)  LC_1 Logic Functioning bit
 (0 3)  (420 467)  (420 467)  routing T_8_29.glb_netwk_7 <X> T_8_29.wire_logic_cluster/lc_7/clk
 (32 3)  (452 467)  (452 467)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (453 467)  (453 467)  routing T_8_29.lc_trk_g2_3 <X> T_8_29.input_2_1
 (35 3)  (455 467)  (455 467)  routing T_8_29.lc_trk_g2_3 <X> T_8_29.input_2_1
 (36 3)  (456 467)  (456 467)  LC_1 Logic Functioning bit
 (39 3)  (459 467)  (459 467)  LC_1 Logic Functioning bit
 (41 3)  (461 467)  (461 467)  LC_1 Logic Functioning bit
 (42 3)  (462 467)  (462 467)  LC_1 Logic Functioning bit
 (45 3)  (465 467)  (465 467)  LC_1 Logic Functioning bit
 (1 4)  (421 468)  (421 468)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (27 4)  (447 468)  (447 468)  routing T_8_29.lc_trk_g3_4 <X> T_8_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 468)  (448 468)  routing T_8_29.lc_trk_g3_4 <X> T_8_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 468)  (449 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 468)  (450 468)  routing T_8_29.lc_trk_g3_4 <X> T_8_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 468)  (452 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 468)  (456 468)  LC_2 Logic Functioning bit
 (39 4)  (459 468)  (459 468)  LC_2 Logic Functioning bit
 (41 4)  (461 468)  (461 468)  LC_2 Logic Functioning bit
 (42 4)  (462 468)  (462 468)  LC_2 Logic Functioning bit
 (44 4)  (464 468)  (464 468)  LC_2 Logic Functioning bit
 (45 4)  (465 468)  (465 468)  LC_2 Logic Functioning bit
 (32 5)  (452 469)  (452 469)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (453 469)  (453 469)  routing T_8_29.lc_trk_g2_2 <X> T_8_29.input_2_2
 (35 5)  (455 469)  (455 469)  routing T_8_29.lc_trk_g2_2 <X> T_8_29.input_2_2
 (36 5)  (456 469)  (456 469)  LC_2 Logic Functioning bit
 (39 5)  (459 469)  (459 469)  LC_2 Logic Functioning bit
 (41 5)  (461 469)  (461 469)  LC_2 Logic Functioning bit
 (42 5)  (462 469)  (462 469)  LC_2 Logic Functioning bit
 (45 5)  (465 469)  (465 469)  LC_2 Logic Functioning bit
 (27 6)  (447 470)  (447 470)  routing T_8_29.lc_trk_g3_5 <X> T_8_29.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 470)  (448 470)  routing T_8_29.lc_trk_g3_5 <X> T_8_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 470)  (449 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 470)  (450 470)  routing T_8_29.lc_trk_g3_5 <X> T_8_29.wire_logic_cluster/lc_3/in_1
 (32 6)  (452 470)  (452 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 470)  (456 470)  LC_3 Logic Functioning bit
 (39 6)  (459 470)  (459 470)  LC_3 Logic Functioning bit
 (41 6)  (461 470)  (461 470)  LC_3 Logic Functioning bit
 (42 6)  (462 470)  (462 470)  LC_3 Logic Functioning bit
 (44 6)  (464 470)  (464 470)  LC_3 Logic Functioning bit
 (45 6)  (465 470)  (465 470)  LC_3 Logic Functioning bit
 (32 7)  (452 471)  (452 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (453 471)  (453 471)  routing T_8_29.lc_trk_g2_3 <X> T_8_29.input_2_3
 (35 7)  (455 471)  (455 471)  routing T_8_29.lc_trk_g2_3 <X> T_8_29.input_2_3
 (36 7)  (456 471)  (456 471)  LC_3 Logic Functioning bit
 (39 7)  (459 471)  (459 471)  LC_3 Logic Functioning bit
 (41 7)  (461 471)  (461 471)  LC_3 Logic Functioning bit
 (42 7)  (462 471)  (462 471)  LC_3 Logic Functioning bit
 (45 7)  (465 471)  (465 471)  LC_3 Logic Functioning bit
 (21 8)  (441 472)  (441 472)  routing T_8_29.rgt_op_3 <X> T_8_29.lc_trk_g2_3
 (22 8)  (442 472)  (442 472)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (444 472)  (444 472)  routing T_8_29.rgt_op_3 <X> T_8_29.lc_trk_g2_3
 (25 8)  (445 472)  (445 472)  routing T_8_29.rgt_op_2 <X> T_8_29.lc_trk_g2_2
 (32 8)  (452 472)  (452 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (456 472)  (456 472)  LC_4 Logic Functioning bit
 (37 8)  (457 472)  (457 472)  LC_4 Logic Functioning bit
 (38 8)  (458 472)  (458 472)  LC_4 Logic Functioning bit
 (39 8)  (459 472)  (459 472)  LC_4 Logic Functioning bit
 (45 8)  (465 472)  (465 472)  LC_4 Logic Functioning bit
 (22 9)  (442 473)  (442 473)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (444 473)  (444 473)  routing T_8_29.rgt_op_2 <X> T_8_29.lc_trk_g2_2
 (36 9)  (456 473)  (456 473)  LC_4 Logic Functioning bit
 (37 9)  (457 473)  (457 473)  LC_4 Logic Functioning bit
 (38 9)  (458 473)  (458 473)  LC_4 Logic Functioning bit
 (39 9)  (459 473)  (459 473)  LC_4 Logic Functioning bit
 (45 9)  (465 473)  (465 473)  LC_4 Logic Functioning bit
 (51 9)  (471 473)  (471 473)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 12)  (434 476)  (434 476)  routing T_8_29.rgt_op_0 <X> T_8_29.lc_trk_g3_0
 (15 12)  (435 476)  (435 476)  routing T_8_29.rgt_op_1 <X> T_8_29.lc_trk_g3_1
 (17 12)  (437 476)  (437 476)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (438 476)  (438 476)  routing T_8_29.rgt_op_1 <X> T_8_29.lc_trk_g3_1
 (15 13)  (435 477)  (435 477)  routing T_8_29.rgt_op_0 <X> T_8_29.lc_trk_g3_0
 (17 13)  (437 477)  (437 477)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (1 14)  (421 478)  (421 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (434 478)  (434 478)  routing T_8_29.rgt_op_4 <X> T_8_29.lc_trk_g3_4
 (15 14)  (435 478)  (435 478)  routing T_8_29.rgt_op_5 <X> T_8_29.lc_trk_g3_5
 (17 14)  (437 478)  (437 478)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (438 478)  (438 478)  routing T_8_29.rgt_op_5 <X> T_8_29.lc_trk_g3_5
 (9 15)  (429 479)  (429 479)  routing T_8_29.sp4_v_b_2 <X> T_8_29.sp4_v_t_47
 (10 15)  (430 479)  (430 479)  routing T_8_29.sp4_v_b_2 <X> T_8_29.sp4_v_t_47
 (15 15)  (435 479)  (435 479)  routing T_8_29.rgt_op_4 <X> T_8_29.lc_trk_g3_4
 (17 15)  (437 479)  (437 479)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_9_29

 (26 0)  (500 464)  (500 464)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_0/in_0
 (27 0)  (501 464)  (501 464)  routing T_9_29.lc_trk_g3_0 <X> T_9_29.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 464)  (502 464)  routing T_9_29.lc_trk_g3_0 <X> T_9_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 464)  (503 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 464)  (506 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (511 464)  (511 464)  LC_0 Logic Functioning bit
 (39 0)  (513 464)  (513 464)  LC_0 Logic Functioning bit
 (44 0)  (518 464)  (518 464)  LC_0 Logic Functioning bit
 (45 0)  (519 464)  (519 464)  LC_0 Logic Functioning bit
 (27 1)  (501 465)  (501 465)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 465)  (503 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (41 1)  (515 465)  (515 465)  LC_0 Logic Functioning bit
 (43 1)  (517 465)  (517 465)  LC_0 Logic Functioning bit
 (45 1)  (519 465)  (519 465)  LC_0 Logic Functioning bit
 (48 1)  (522 465)  (522 465)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (523 465)  (523 465)  Carry_In_Mux bit 

 (0 2)  (474 466)  (474 466)  routing T_9_29.glb_netwk_7 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (1 2)  (475 466)  (475 466)  routing T_9_29.glb_netwk_7 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (2 2)  (476 466)  (476 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (500 466)  (500 466)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_1/in_0
 (27 2)  (501 466)  (501 466)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 466)  (502 466)  routing T_9_29.lc_trk_g3_1 <X> T_9_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 466)  (503 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 466)  (506 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (511 466)  (511 466)  LC_1 Logic Functioning bit
 (39 2)  (513 466)  (513 466)  LC_1 Logic Functioning bit
 (44 2)  (518 466)  (518 466)  LC_1 Logic Functioning bit
 (45 2)  (519 466)  (519 466)  LC_1 Logic Functioning bit
 (0 3)  (474 467)  (474 467)  routing T_9_29.glb_netwk_7 <X> T_9_29.wire_logic_cluster/lc_7/clk
 (26 3)  (500 467)  (500 467)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (502 467)  (502 467)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 467)  (503 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (41 3)  (515 467)  (515 467)  LC_1 Logic Functioning bit
 (43 3)  (517 467)  (517 467)  LC_1 Logic Functioning bit
 (45 3)  (519 467)  (519 467)  LC_1 Logic Functioning bit
 (51 3)  (525 467)  (525 467)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (474 468)  (474 468)  routing T_9_29.lc_trk_g3_3 <X> T_9_29.wire_logic_cluster/lc_7/cen
 (1 4)  (475 468)  (475 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (495 468)  (495 468)  routing T_9_29.wire_logic_cluster/lc_3/out <X> T_9_29.lc_trk_g1_3
 (22 4)  (496 468)  (496 468)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (499 468)  (499 468)  routing T_9_29.wire_logic_cluster/lc_2/out <X> T_9_29.lc_trk_g1_2
 (26 4)  (500 468)  (500 468)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (27 4)  (501 468)  (501 468)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 468)  (503 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 468)  (506 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (511 468)  (511 468)  LC_2 Logic Functioning bit
 (39 4)  (513 468)  (513 468)  LC_2 Logic Functioning bit
 (44 4)  (518 468)  (518 468)  LC_2 Logic Functioning bit
 (45 4)  (519 468)  (519 468)  LC_2 Logic Functioning bit
 (0 5)  (474 469)  (474 469)  routing T_9_29.lc_trk_g3_3 <X> T_9_29.wire_logic_cluster/lc_7/cen
 (1 5)  (475 469)  (475 469)  routing T_9_29.lc_trk_g3_3 <X> T_9_29.wire_logic_cluster/lc_7/cen
 (22 5)  (496 469)  (496 469)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (501 469)  (501 469)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 469)  (503 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 469)  (504 469)  routing T_9_29.lc_trk_g1_2 <X> T_9_29.wire_logic_cluster/lc_2/in_1
 (41 5)  (515 469)  (515 469)  LC_2 Logic Functioning bit
 (43 5)  (517 469)  (517 469)  LC_2 Logic Functioning bit
 (45 5)  (519 469)  (519 469)  LC_2 Logic Functioning bit
 (17 6)  (491 470)  (491 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (500 470)  (500 470)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_3/in_0
 (27 6)  (501 470)  (501 470)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 470)  (503 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 470)  (506 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (511 470)  (511 470)  LC_3 Logic Functioning bit
 (39 6)  (513 470)  (513 470)  LC_3 Logic Functioning bit
 (44 6)  (518 470)  (518 470)  LC_3 Logic Functioning bit
 (45 6)  (519 470)  (519 470)  LC_3 Logic Functioning bit
 (26 7)  (500 471)  (500 471)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_3/in_0
 (28 7)  (502 471)  (502 471)  routing T_9_29.lc_trk_g2_7 <X> T_9_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 471)  (503 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (504 471)  (504 471)  routing T_9_29.lc_trk_g1_3 <X> T_9_29.wire_logic_cluster/lc_3/in_1
 (41 7)  (515 471)  (515 471)  LC_3 Logic Functioning bit
 (43 7)  (517 471)  (517 471)  LC_3 Logic Functioning bit
 (45 7)  (519 471)  (519 471)  LC_3 Logic Functioning bit
 (26 8)  (500 472)  (500 472)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_4/in_0
 (27 8)  (501 472)  (501 472)  routing T_9_29.lc_trk_g3_4 <X> T_9_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (502 472)  (502 472)  routing T_9_29.lc_trk_g3_4 <X> T_9_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 472)  (503 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 472)  (504 472)  routing T_9_29.lc_trk_g3_4 <X> T_9_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 472)  (506 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (511 472)  (511 472)  LC_4 Logic Functioning bit
 (39 8)  (513 472)  (513 472)  LC_4 Logic Functioning bit
 (44 8)  (518 472)  (518 472)  LC_4 Logic Functioning bit
 (45 8)  (519 472)  (519 472)  LC_4 Logic Functioning bit
 (27 9)  (501 473)  (501 473)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 473)  (503 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (515 473)  (515 473)  LC_4 Logic Functioning bit
 (43 9)  (517 473)  (517 473)  LC_4 Logic Functioning bit
 (45 9)  (519 473)  (519 473)  LC_4 Logic Functioning bit
 (17 10)  (491 474)  (491 474)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (492 474)  (492 474)  routing T_9_29.wire_logic_cluster/lc_5/out <X> T_9_29.lc_trk_g2_5
 (21 10)  (495 474)  (495 474)  routing T_9_29.sp4_h_l_34 <X> T_9_29.lc_trk_g2_7
 (22 10)  (496 474)  (496 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (497 474)  (497 474)  routing T_9_29.sp4_h_l_34 <X> T_9_29.lc_trk_g2_7
 (24 10)  (498 474)  (498 474)  routing T_9_29.sp4_h_l_34 <X> T_9_29.lc_trk_g2_7
 (26 10)  (500 474)  (500 474)  routing T_9_29.lc_trk_g2_5 <X> T_9_29.wire_logic_cluster/lc_5/in_0
 (27 10)  (501 474)  (501 474)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 474)  (503 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 474)  (504 474)  routing T_9_29.lc_trk_g1_5 <X> T_9_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 474)  (506 474)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (511 474)  (511 474)  LC_5 Logic Functioning bit
 (39 10)  (513 474)  (513 474)  LC_5 Logic Functioning bit
 (45 10)  (519 474)  (519 474)  LC_5 Logic Functioning bit
 (21 11)  (495 475)  (495 475)  routing T_9_29.sp4_h_l_34 <X> T_9_29.lc_trk_g2_7
 (28 11)  (502 475)  (502 475)  routing T_9_29.lc_trk_g2_5 <X> T_9_29.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 475)  (503 475)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (40 11)  (514 475)  (514 475)  LC_5 Logic Functioning bit
 (42 11)  (516 475)  (516 475)  LC_5 Logic Functioning bit
 (45 11)  (519 475)  (519 475)  LC_5 Logic Functioning bit
 (14 12)  (488 476)  (488 476)  routing T_9_29.wire_logic_cluster/lc_0/out <X> T_9_29.lc_trk_g3_0
 (17 12)  (491 476)  (491 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (492 476)  (492 476)  routing T_9_29.wire_logic_cluster/lc_1/out <X> T_9_29.lc_trk_g3_1
 (21 12)  (495 476)  (495 476)  routing T_9_29.sp4_h_r_35 <X> T_9_29.lc_trk_g3_3
 (22 12)  (496 476)  (496 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (497 476)  (497 476)  routing T_9_29.sp4_h_r_35 <X> T_9_29.lc_trk_g3_3
 (24 12)  (498 476)  (498 476)  routing T_9_29.sp4_h_r_35 <X> T_9_29.lc_trk_g3_3
 (17 13)  (491 477)  (491 477)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (475 478)  (475 478)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (488 478)  (488 478)  routing T_9_29.wire_logic_cluster/lc_4/out <X> T_9_29.lc_trk_g3_4
 (17 15)  (491 479)  (491 479)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_10_29

 (10 14)  (538 478)  (538 478)  routing T_10_29.sp4_v_b_5 <X> T_10_29.sp4_h_l_47


LogicTile_11_29

 (12 14)  (594 478)  (594 478)  routing T_11_29.sp4_v_b_11 <X> T_11_29.sp4_h_l_46


IpCon_Tile_25_29

 (36 0)  (1366 464)  (1366 464)  LC_0 Logic Functioning bit
 (37 0)  (1367 464)  (1367 464)  LC_0 Logic Functioning bit
 (42 0)  (1372 464)  (1372 464)  LC_0 Logic Functioning bit
 (43 0)  (1373 464)  (1373 464)  LC_0 Logic Functioning bit
 (50 0)  (1380 464)  (1380 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 465)  (1366 465)  LC_0 Logic Functioning bit
 (37 1)  (1367 465)  (1367 465)  LC_0 Logic Functioning bit
 (42 1)  (1372 465)  (1372 465)  LC_0 Logic Functioning bit
 (43 1)  (1373 465)  (1373 465)  LC_0 Logic Functioning bit
 (36 2)  (1366 466)  (1366 466)  LC_1 Logic Functioning bit
 (37 2)  (1367 466)  (1367 466)  LC_1 Logic Functioning bit
 (42 2)  (1372 466)  (1372 466)  LC_1 Logic Functioning bit
 (43 2)  (1373 466)  (1373 466)  LC_1 Logic Functioning bit
 (50 2)  (1380 466)  (1380 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 467)  (1366 467)  LC_1 Logic Functioning bit
 (37 3)  (1367 467)  (1367 467)  LC_1 Logic Functioning bit
 (42 3)  (1372 467)  (1372 467)  LC_1 Logic Functioning bit
 (43 3)  (1373 467)  (1373 467)  LC_1 Logic Functioning bit
 (36 4)  (1366 468)  (1366 468)  LC_2 Logic Functioning bit
 (37 4)  (1367 468)  (1367 468)  LC_2 Logic Functioning bit
 (42 4)  (1372 468)  (1372 468)  LC_2 Logic Functioning bit
 (43 4)  (1373 468)  (1373 468)  LC_2 Logic Functioning bit
 (50 4)  (1380 468)  (1380 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 469)  (1366 469)  LC_2 Logic Functioning bit
 (37 5)  (1367 469)  (1367 469)  LC_2 Logic Functioning bit
 (42 5)  (1372 469)  (1372 469)  LC_2 Logic Functioning bit
 (43 5)  (1373 469)  (1373 469)  LC_2 Logic Functioning bit
 (36 6)  (1366 470)  (1366 470)  LC_3 Logic Functioning bit
 (37 6)  (1367 470)  (1367 470)  LC_3 Logic Functioning bit
 (42 6)  (1372 470)  (1372 470)  LC_3 Logic Functioning bit
 (43 6)  (1373 470)  (1373 470)  LC_3 Logic Functioning bit
 (50 6)  (1380 470)  (1380 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 471)  (1366 471)  LC_3 Logic Functioning bit
 (37 7)  (1367 471)  (1367 471)  LC_3 Logic Functioning bit
 (42 7)  (1372 471)  (1372 471)  LC_3 Logic Functioning bit
 (43 7)  (1373 471)  (1373 471)  LC_3 Logic Functioning bit
 (16 8)  (1346 472)  (1346 472)  routing T_25_29.sp12_v_t_14 <X> T_25_29.lc_trk_g2_1
 (17 8)  (1347 472)  (1347 472)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (36 8)  (1366 472)  (1366 472)  LC_4 Logic Functioning bit
 (37 8)  (1367 472)  (1367 472)  LC_4 Logic Functioning bit
 (42 8)  (1372 472)  (1372 472)  LC_4 Logic Functioning bit
 (43 8)  (1373 472)  (1373 472)  LC_4 Logic Functioning bit
 (50 8)  (1380 472)  (1380 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (18 9)  (1348 473)  (1348 473)  routing T_25_29.sp12_v_t_14 <X> T_25_29.lc_trk_g2_1
 (36 9)  (1366 473)  (1366 473)  LC_4 Logic Functioning bit
 (37 9)  (1367 473)  (1367 473)  LC_4 Logic Functioning bit
 (42 9)  (1372 473)  (1372 473)  LC_4 Logic Functioning bit
 (43 9)  (1373 473)  (1373 473)  LC_4 Logic Functioning bit
 (36 10)  (1366 474)  (1366 474)  LC_5 Logic Functioning bit
 (37 10)  (1367 474)  (1367 474)  LC_5 Logic Functioning bit
 (42 10)  (1372 474)  (1372 474)  LC_5 Logic Functioning bit
 (43 10)  (1373 474)  (1373 474)  LC_5 Logic Functioning bit
 (50 10)  (1380 474)  (1380 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 475)  (1366 475)  LC_5 Logic Functioning bit
 (37 11)  (1367 475)  (1367 475)  LC_5 Logic Functioning bit
 (42 11)  (1372 475)  (1372 475)  LC_5 Logic Functioning bit
 (43 11)  (1373 475)  (1373 475)  LC_5 Logic Functioning bit
 (32 12)  (1362 476)  (1362 476)  Enable bit of Mux _con_box/lcb3_6 => lc_trk_g2_1 wire_con_box/lc_6/in_3
 (33 12)  (1363 476)  (1363 476)  routing T_25_29.lc_trk_g2_1 <X> T_25_29.wire_con_box/lc_6/in_3
 (36 12)  (1366 476)  (1366 476)  LC_6 Logic Functioning bit
 (37 12)  (1367 476)  (1367 476)  LC_6 Logic Functioning bit
 (42 12)  (1372 476)  (1372 476)  LC_6 Logic Functioning bit
 (43 12)  (1373 476)  (1373 476)  LC_6 Logic Functioning bit
 (50 12)  (1380 476)  (1380 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 477)  (1366 477)  LC_6 Logic Functioning bit
 (37 13)  (1367 477)  (1367 477)  LC_6 Logic Functioning bit
 (42 13)  (1372 477)  (1372 477)  LC_6 Logic Functioning bit
 (43 13)  (1373 477)  (1373 477)  LC_6 Logic Functioning bit
 (36 14)  (1366 478)  (1366 478)  LC_7 Logic Functioning bit
 (37 14)  (1367 478)  (1367 478)  LC_7 Logic Functioning bit
 (42 14)  (1372 478)  (1372 478)  LC_7 Logic Functioning bit
 (43 14)  (1373 478)  (1373 478)  LC_7 Logic Functioning bit
 (50 14)  (1380 478)  (1380 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 479)  (1366 479)  LC_7 Logic Functioning bit
 (37 15)  (1367 479)  (1367 479)  LC_7 Logic Functioning bit
 (42 15)  (1372 479)  (1372 479)  LC_7 Logic Functioning bit
 (43 15)  (1373 479)  (1373 479)  LC_7 Logic Functioning bit


IpCon_Tile_0_28

 (36 0)  (36 448)  (36 448)  LC_0 Logic Functioning bit
 (37 0)  (37 448)  (37 448)  LC_0 Logic Functioning bit
 (42 0)  (42 448)  (42 448)  LC_0 Logic Functioning bit
 (43 0)  (43 448)  (43 448)  LC_0 Logic Functioning bit
 (50 0)  (50 448)  (50 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 449)  (36 449)  LC_0 Logic Functioning bit
 (37 1)  (37 449)  (37 449)  LC_0 Logic Functioning bit
 (42 1)  (42 449)  (42 449)  LC_0 Logic Functioning bit
 (43 1)  (43 449)  (43 449)  LC_0 Logic Functioning bit
 (36 2)  (36 450)  (36 450)  LC_1 Logic Functioning bit
 (37 2)  (37 450)  (37 450)  LC_1 Logic Functioning bit
 (42 2)  (42 450)  (42 450)  LC_1 Logic Functioning bit
 (43 2)  (43 450)  (43 450)  LC_1 Logic Functioning bit
 (50 2)  (50 450)  (50 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 451)  (36 451)  LC_1 Logic Functioning bit
 (37 3)  (37 451)  (37 451)  LC_1 Logic Functioning bit
 (42 3)  (42 451)  (42 451)  LC_1 Logic Functioning bit
 (43 3)  (43 451)  (43 451)  LC_1 Logic Functioning bit
 (7 4)  (7 452)  (7 452)  Hard IP config bit: IPCON_bram_cbit_5

 (36 4)  (36 452)  (36 452)  LC_2 Logic Functioning bit
 (37 4)  (37 452)  (37 452)  LC_2 Logic Functioning bit
 (42 4)  (42 452)  (42 452)  LC_2 Logic Functioning bit
 (43 4)  (43 452)  (43 452)  LC_2 Logic Functioning bit
 (50 4)  (50 452)  (50 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 453)  (36 453)  LC_2 Logic Functioning bit
 (37 5)  (37 453)  (37 453)  LC_2 Logic Functioning bit
 (42 5)  (42 453)  (42 453)  LC_2 Logic Functioning bit
 (43 5)  (43 453)  (43 453)  LC_2 Logic Functioning bit
 (7 6)  (7 454)  (7 454)  Hard IP config bit: IPCON_bram_cbit_7

 (36 6)  (36 454)  (36 454)  LC_3 Logic Functioning bit
 (37 6)  (37 454)  (37 454)  LC_3 Logic Functioning bit
 (42 6)  (42 454)  (42 454)  LC_3 Logic Functioning bit
 (43 6)  (43 454)  (43 454)  LC_3 Logic Functioning bit
 (50 6)  (50 454)  (50 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (7 7)  (7 455)  (7 455)  Hard IP config bit: IPCON_bram_cbit_6

 (36 7)  (36 455)  (36 455)  LC_3 Logic Functioning bit
 (37 7)  (37 455)  (37 455)  LC_3 Logic Functioning bit
 (42 7)  (42 455)  (42 455)  LC_3 Logic Functioning bit
 (43 7)  (43 455)  (43 455)  LC_3 Logic Functioning bit
 (36 8)  (36 456)  (36 456)  LC_4 Logic Functioning bit
 (37 8)  (37 456)  (37 456)  LC_4 Logic Functioning bit
 (42 8)  (42 456)  (42 456)  LC_4 Logic Functioning bit
 (43 8)  (43 456)  (43 456)  LC_4 Logic Functioning bit
 (50 8)  (50 456)  (50 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 457)  (36 457)  LC_4 Logic Functioning bit
 (37 9)  (37 457)  (37 457)  LC_4 Logic Functioning bit
 (42 9)  (42 457)  (42 457)  LC_4 Logic Functioning bit
 (43 9)  (43 457)  (43 457)  LC_4 Logic Functioning bit
 (36 10)  (36 458)  (36 458)  LC_5 Logic Functioning bit
 (37 10)  (37 458)  (37 458)  LC_5 Logic Functioning bit
 (42 10)  (42 458)  (42 458)  LC_5 Logic Functioning bit
 (43 10)  (43 458)  (43 458)  LC_5 Logic Functioning bit
 (50 10)  (50 458)  (50 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 459)  (36 459)  LC_5 Logic Functioning bit
 (37 11)  (37 459)  (37 459)  LC_5 Logic Functioning bit
 (42 11)  (42 459)  (42 459)  LC_5 Logic Functioning bit
 (43 11)  (43 459)  (43 459)  LC_5 Logic Functioning bit
 (36 12)  (36 460)  (36 460)  LC_6 Logic Functioning bit
 (37 12)  (37 460)  (37 460)  LC_6 Logic Functioning bit
 (42 12)  (42 460)  (42 460)  LC_6 Logic Functioning bit
 (43 12)  (43 460)  (43 460)  LC_6 Logic Functioning bit
 (50 12)  (50 460)  (50 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 461)  (36 461)  LC_6 Logic Functioning bit
 (37 13)  (37 461)  (37 461)  LC_6 Logic Functioning bit
 (42 13)  (42 461)  (42 461)  LC_6 Logic Functioning bit
 (43 13)  (43 461)  (43 461)  LC_6 Logic Functioning bit
 (36 14)  (36 462)  (36 462)  LC_7 Logic Functioning bit
 (37 14)  (37 462)  (37 462)  LC_7 Logic Functioning bit
 (42 14)  (42 462)  (42 462)  LC_7 Logic Functioning bit
 (43 14)  (43 462)  (43 462)  LC_7 Logic Functioning bit
 (50 14)  (50 462)  (50 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 463)  (36 463)  LC_7 Logic Functioning bit
 (37 15)  (37 463)  (37 463)  LC_7 Logic Functioning bit
 (42 15)  (42 463)  (42 463)  LC_7 Logic Functioning bit
 (43 15)  (43 463)  (43 463)  LC_7 Logic Functioning bit


LogicTile_7_28

 (14 2)  (380 450)  (380 450)  routing T_7_28.wire_logic_cluster/lc_4/out <X> T_7_28.lc_trk_g0_4
 (28 2)  (394 450)  (394 450)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 450)  (395 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 450)  (396 450)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (398 450)  (398 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 450)  (399 450)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (400 450)  (400 450)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_1/in_3
 (40 2)  (406 450)  (406 450)  LC_1 Logic Functioning bit
 (48 2)  (414 450)  (414 450)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (17 3)  (383 451)  (383 451)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (388 451)  (388 451)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (390 451)  (390 451)  routing T_7_28.top_op_6 <X> T_7_28.lc_trk_g0_6
 (25 3)  (391 451)  (391 451)  routing T_7_28.top_op_6 <X> T_7_28.lc_trk_g0_6
 (26 3)  (392 451)  (392 451)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (393 451)  (393 451)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (394 451)  (394 451)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 451)  (395 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (398 451)  (398 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (399 451)  (399 451)  routing T_7_28.lc_trk_g2_3 <X> T_7_28.input_2_1
 (35 3)  (401 451)  (401 451)  routing T_7_28.lc_trk_g2_3 <X> T_7_28.input_2_1
 (25 6)  (391 454)  (391 454)  routing T_7_28.wire_logic_cluster/lc_6/out <X> T_7_28.lc_trk_g1_6
 (26 6)  (392 454)  (392 454)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (29 6)  (395 454)  (395 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 454)  (396 454)  routing T_7_28.lc_trk_g0_4 <X> T_7_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (397 454)  (397 454)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 454)  (398 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (38 6)  (404 454)  (404 454)  LC_3 Logic Functioning bit
 (48 6)  (414 454)  (414 454)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (388 455)  (388 455)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (392 455)  (392 455)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (393 455)  (393 455)  routing T_7_28.lc_trk_g1_6 <X> T_7_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 455)  (395 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (397 455)  (397 455)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.wire_logic_cluster/lc_3/in_3
 (32 7)  (398 455)  (398 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (399 455)  (399 455)  routing T_7_28.lc_trk_g2_1 <X> T_7_28.input_2_3
 (15 8)  (381 456)  (381 456)  routing T_7_28.rgt_op_1 <X> T_7_28.lc_trk_g2_1
 (17 8)  (383 456)  (383 456)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (384 456)  (384 456)  routing T_7_28.rgt_op_1 <X> T_7_28.lc_trk_g2_1
 (21 8)  (387 456)  (387 456)  routing T_7_28.rgt_op_3 <X> T_7_28.lc_trk_g2_3
 (22 8)  (388 456)  (388 456)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (390 456)  (390 456)  routing T_7_28.rgt_op_3 <X> T_7_28.lc_trk_g2_3
 (26 8)  (392 456)  (392 456)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (28 8)  (394 456)  (394 456)  routing T_7_28.lc_trk_g2_5 <X> T_7_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 456)  (395 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 456)  (396 456)  routing T_7_28.lc_trk_g2_5 <X> T_7_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (397 456)  (397 456)  routing T_7_28.lc_trk_g3_4 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 456)  (398 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 456)  (399 456)  routing T_7_28.lc_trk_g3_4 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (400 456)  (400 456)  routing T_7_28.lc_trk_g3_4 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (401 456)  (401 456)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.input_2_4
 (40 8)  (406 456)  (406 456)  LC_4 Logic Functioning bit
 (26 9)  (392 457)  (392 457)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (394 457)  (394 457)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 457)  (395 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (398 457)  (398 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (399 457)  (399 457)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.input_2_4
 (34 9)  (400 457)  (400 457)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.input_2_4
 (35 9)  (401 457)  (401 457)  routing T_7_28.lc_trk_g3_7 <X> T_7_28.input_2_4
 (15 10)  (381 458)  (381 458)  routing T_7_28.rgt_op_5 <X> T_7_28.lc_trk_g2_5
 (17 10)  (383 458)  (383 458)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (384 458)  (384 458)  routing T_7_28.rgt_op_5 <X> T_7_28.lc_trk_g2_5
 (25 10)  (391 458)  (391 458)  routing T_7_28.rgt_op_6 <X> T_7_28.lc_trk_g2_6
 (31 10)  (397 458)  (397 458)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 458)  (398 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (402 458)  (402 458)  LC_5 Logic Functioning bit
 (37 10)  (403 458)  (403 458)  LC_5 Logic Functioning bit
 (50 10)  (416 458)  (416 458)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (381 459)  (381 459)  routing T_7_28.tnr_op_4 <X> T_7_28.lc_trk_g2_4
 (17 11)  (383 459)  (383 459)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (388 459)  (388 459)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (390 459)  (390 459)  routing T_7_28.rgt_op_6 <X> T_7_28.lc_trk_g2_6
 (31 11)  (397 459)  (397 459)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (402 459)  (402 459)  LC_5 Logic Functioning bit
 (37 11)  (403 459)  (403 459)  LC_5 Logic Functioning bit
 (48 11)  (414 459)  (414 459)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (381 460)  (381 460)  routing T_7_28.rgt_op_1 <X> T_7_28.lc_trk_g3_1
 (17 12)  (383 460)  (383 460)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (384 460)  (384 460)  routing T_7_28.rgt_op_1 <X> T_7_28.lc_trk_g3_1
 (25 12)  (391 460)  (391 460)  routing T_7_28.rgt_op_2 <X> T_7_28.lc_trk_g3_2
 (28 12)  (394 460)  (394 460)  routing T_7_28.lc_trk_g2_3 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 460)  (395 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (398 460)  (398 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 460)  (399 460)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 460)  (400 460)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (40 12)  (406 460)  (406 460)  LC_6 Logic Functioning bit
 (42 12)  (408 460)  (408 460)  LC_6 Logic Functioning bit
 (22 13)  (388 461)  (388 461)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (390 461)  (390 461)  routing T_7_28.rgt_op_2 <X> T_7_28.lc_trk_g3_2
 (30 13)  (396 461)  (396 461)  routing T_7_28.lc_trk_g2_3 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (397 461)  (397 461)  routing T_7_28.lc_trk_g3_2 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (40 13)  (406 461)  (406 461)  LC_6 Logic Functioning bit
 (42 13)  (408 461)  (408 461)  LC_6 Logic Functioning bit
 (14 14)  (380 462)  (380 462)  routing T_7_28.rgt_op_4 <X> T_7_28.lc_trk_g3_4
 (21 14)  (387 462)  (387 462)  routing T_7_28.rgt_op_7 <X> T_7_28.lc_trk_g3_7
 (22 14)  (388 462)  (388 462)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (390 462)  (390 462)  routing T_7_28.rgt_op_7 <X> T_7_28.lc_trk_g3_7
 (15 15)  (381 463)  (381 463)  routing T_7_28.rgt_op_4 <X> T_7_28.lc_trk_g3_4
 (17 15)  (383 463)  (383 463)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_8_28

 (27 0)  (447 448)  (447 448)  routing T_8_28.lc_trk_g3_0 <X> T_8_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 448)  (448 448)  routing T_8_28.lc_trk_g3_0 <X> T_8_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 448)  (449 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 448)  (452 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (456 448)  (456 448)  LC_0 Logic Functioning bit
 (39 0)  (459 448)  (459 448)  LC_0 Logic Functioning bit
 (41 0)  (461 448)  (461 448)  LC_0 Logic Functioning bit
 (42 0)  (462 448)  (462 448)  LC_0 Logic Functioning bit
 (44 0)  (464 448)  (464 448)  LC_0 Logic Functioning bit
 (45 0)  (465 448)  (465 448)  LC_0 Logic Functioning bit
 (48 0)  (468 448)  (468 448)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (32 1)  (452 449)  (452 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (453 449)  (453 449)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.input_2_0
 (35 1)  (455 449)  (455 449)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.input_2_0
 (36 1)  (456 449)  (456 449)  LC_0 Logic Functioning bit
 (39 1)  (459 449)  (459 449)  LC_0 Logic Functioning bit
 (41 1)  (461 449)  (461 449)  LC_0 Logic Functioning bit
 (42 1)  (462 449)  (462 449)  LC_0 Logic Functioning bit
 (45 1)  (465 449)  (465 449)  LC_0 Logic Functioning bit
 (49 1)  (469 449)  (469 449)  Carry_In_Mux bit 

 (0 2)  (420 450)  (420 450)  routing T_8_28.glb_netwk_7 <X> T_8_28.wire_logic_cluster/lc_7/clk
 (1 2)  (421 450)  (421 450)  routing T_8_28.glb_netwk_7 <X> T_8_28.wire_logic_cluster/lc_7/clk
 (2 2)  (422 450)  (422 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (437 450)  (437 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (447 450)  (447 450)  routing T_8_28.lc_trk_g3_1 <X> T_8_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 450)  (448 450)  routing T_8_28.lc_trk_g3_1 <X> T_8_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 450)  (449 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 450)  (452 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 450)  (456 450)  LC_1 Logic Functioning bit
 (39 2)  (459 450)  (459 450)  LC_1 Logic Functioning bit
 (41 2)  (461 450)  (461 450)  LC_1 Logic Functioning bit
 (42 2)  (462 450)  (462 450)  LC_1 Logic Functioning bit
 (44 2)  (464 450)  (464 450)  LC_1 Logic Functioning bit
 (45 2)  (465 450)  (465 450)  LC_1 Logic Functioning bit
 (0 3)  (420 451)  (420 451)  routing T_8_28.glb_netwk_7 <X> T_8_28.wire_logic_cluster/lc_7/clk
 (18 3)  (438 451)  (438 451)  routing T_8_28.sp4_r_v_b_29 <X> T_8_28.lc_trk_g0_5
 (32 3)  (452 451)  (452 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (453 451)  (453 451)  routing T_8_28.lc_trk_g2_3 <X> T_8_28.input_2_1
 (35 3)  (455 451)  (455 451)  routing T_8_28.lc_trk_g2_3 <X> T_8_28.input_2_1
 (36 3)  (456 451)  (456 451)  LC_1 Logic Functioning bit
 (39 3)  (459 451)  (459 451)  LC_1 Logic Functioning bit
 (41 3)  (461 451)  (461 451)  LC_1 Logic Functioning bit
 (42 3)  (462 451)  (462 451)  LC_1 Logic Functioning bit
 (45 3)  (465 451)  (465 451)  LC_1 Logic Functioning bit
 (1 4)  (421 452)  (421 452)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (27 4)  (447 452)  (447 452)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 452)  (448 452)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 452)  (449 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 452)  (450 452)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 452)  (452 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 452)  (456 452)  LC_2 Logic Functioning bit
 (39 4)  (459 452)  (459 452)  LC_2 Logic Functioning bit
 (41 4)  (461 452)  (461 452)  LC_2 Logic Functioning bit
 (42 4)  (462 452)  (462 452)  LC_2 Logic Functioning bit
 (44 4)  (464 452)  (464 452)  LC_2 Logic Functioning bit
 (45 4)  (465 452)  (465 452)  LC_2 Logic Functioning bit
 (32 5)  (452 453)  (452 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (453 453)  (453 453)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.input_2_2
 (35 5)  (455 453)  (455 453)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.input_2_2
 (36 5)  (456 453)  (456 453)  LC_2 Logic Functioning bit
 (39 5)  (459 453)  (459 453)  LC_2 Logic Functioning bit
 (41 5)  (461 453)  (461 453)  LC_2 Logic Functioning bit
 (42 5)  (462 453)  (462 453)  LC_2 Logic Functioning bit
 (45 5)  (465 453)  (465 453)  LC_2 Logic Functioning bit
 (27 6)  (447 454)  (447 454)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 454)  (448 454)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 454)  (449 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 454)  (450 454)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (452 454)  (452 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 454)  (456 454)  LC_3 Logic Functioning bit
 (39 6)  (459 454)  (459 454)  LC_3 Logic Functioning bit
 (41 6)  (461 454)  (461 454)  LC_3 Logic Functioning bit
 (42 6)  (462 454)  (462 454)  LC_3 Logic Functioning bit
 (44 6)  (464 454)  (464 454)  LC_3 Logic Functioning bit
 (45 6)  (465 454)  (465 454)  LC_3 Logic Functioning bit
 (32 7)  (452 455)  (452 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (453 455)  (453 455)  routing T_8_28.lc_trk_g2_3 <X> T_8_28.input_2_3
 (35 7)  (455 455)  (455 455)  routing T_8_28.lc_trk_g2_3 <X> T_8_28.input_2_3
 (36 7)  (456 455)  (456 455)  LC_3 Logic Functioning bit
 (39 7)  (459 455)  (459 455)  LC_3 Logic Functioning bit
 (41 7)  (461 455)  (461 455)  LC_3 Logic Functioning bit
 (42 7)  (462 455)  (462 455)  LC_3 Logic Functioning bit
 (45 7)  (465 455)  (465 455)  LC_3 Logic Functioning bit
 (21 8)  (441 456)  (441 456)  routing T_8_28.rgt_op_3 <X> T_8_28.lc_trk_g2_3
 (22 8)  (442 456)  (442 456)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (444 456)  (444 456)  routing T_8_28.rgt_op_3 <X> T_8_28.lc_trk_g2_3
 (25 8)  (445 456)  (445 456)  routing T_8_28.rgt_op_2 <X> T_8_28.lc_trk_g2_2
 (27 8)  (447 456)  (447 456)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 456)  (448 456)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 456)  (449 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 456)  (450 456)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 456)  (452 456)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (455 456)  (455 456)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.input_2_4
 (36 8)  (456 456)  (456 456)  LC_4 Logic Functioning bit
 (39 8)  (459 456)  (459 456)  LC_4 Logic Functioning bit
 (41 8)  (461 456)  (461 456)  LC_4 Logic Functioning bit
 (42 8)  (462 456)  (462 456)  LC_4 Logic Functioning bit
 (44 8)  (464 456)  (464 456)  LC_4 Logic Functioning bit
 (45 8)  (465 456)  (465 456)  LC_4 Logic Functioning bit
 (22 9)  (442 457)  (442 457)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (444 457)  (444 457)  routing T_8_28.rgt_op_2 <X> T_8_28.lc_trk_g2_2
 (32 9)  (452 457)  (452 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (453 457)  (453 457)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.input_2_4
 (35 9)  (455 457)  (455 457)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.input_2_4
 (36 9)  (456 457)  (456 457)  LC_4 Logic Functioning bit
 (39 9)  (459 457)  (459 457)  LC_4 Logic Functioning bit
 (41 9)  (461 457)  (461 457)  LC_4 Logic Functioning bit
 (42 9)  (462 457)  (462 457)  LC_4 Logic Functioning bit
 (45 9)  (465 457)  (465 457)  LC_4 Logic Functioning bit
 (21 10)  (441 458)  (441 458)  routing T_8_28.rgt_op_7 <X> T_8_28.lc_trk_g2_7
 (22 10)  (442 458)  (442 458)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (444 458)  (444 458)  routing T_8_28.rgt_op_7 <X> T_8_28.lc_trk_g2_7
 (25 10)  (445 458)  (445 458)  routing T_8_28.rgt_op_6 <X> T_8_28.lc_trk_g2_6
 (27 10)  (447 458)  (447 458)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (448 458)  (448 458)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 458)  (449 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 458)  (450 458)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 458)  (452 458)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (455 458)  (455 458)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.input_2_5
 (36 10)  (456 458)  (456 458)  LC_5 Logic Functioning bit
 (39 10)  (459 458)  (459 458)  LC_5 Logic Functioning bit
 (41 10)  (461 458)  (461 458)  LC_5 Logic Functioning bit
 (42 10)  (462 458)  (462 458)  LC_5 Logic Functioning bit
 (44 10)  (464 458)  (464 458)  LC_5 Logic Functioning bit
 (45 10)  (465 458)  (465 458)  LC_5 Logic Functioning bit
 (22 11)  (442 459)  (442 459)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (444 459)  (444 459)  routing T_8_28.rgt_op_6 <X> T_8_28.lc_trk_g2_6
 (32 11)  (452 459)  (452 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (453 459)  (453 459)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.input_2_5
 (35 11)  (455 459)  (455 459)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.input_2_5
 (36 11)  (456 459)  (456 459)  LC_5 Logic Functioning bit
 (39 11)  (459 459)  (459 459)  LC_5 Logic Functioning bit
 (41 11)  (461 459)  (461 459)  LC_5 Logic Functioning bit
 (42 11)  (462 459)  (462 459)  LC_5 Logic Functioning bit
 (45 11)  (465 459)  (465 459)  LC_5 Logic Functioning bit
 (14 12)  (434 460)  (434 460)  routing T_8_28.rgt_op_0 <X> T_8_28.lc_trk_g3_0
 (15 12)  (435 460)  (435 460)  routing T_8_28.rgt_op_1 <X> T_8_28.lc_trk_g3_1
 (17 12)  (437 460)  (437 460)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (438 460)  (438 460)  routing T_8_28.rgt_op_1 <X> T_8_28.lc_trk_g3_1
 (29 12)  (449 460)  (449 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 460)  (450 460)  routing T_8_28.lc_trk_g0_5 <X> T_8_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 460)  (452 460)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (455 460)  (455 460)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.input_2_6
 (36 12)  (456 460)  (456 460)  LC_6 Logic Functioning bit
 (39 12)  (459 460)  (459 460)  LC_6 Logic Functioning bit
 (41 12)  (461 460)  (461 460)  LC_6 Logic Functioning bit
 (42 12)  (462 460)  (462 460)  LC_6 Logic Functioning bit
 (44 12)  (464 460)  (464 460)  LC_6 Logic Functioning bit
 (45 12)  (465 460)  (465 460)  LC_6 Logic Functioning bit
 (15 13)  (435 461)  (435 461)  routing T_8_28.rgt_op_0 <X> T_8_28.lc_trk_g3_0
 (17 13)  (437 461)  (437 461)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (32 13)  (452 461)  (452 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (453 461)  (453 461)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.input_2_6
 (35 13)  (455 461)  (455 461)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.input_2_6
 (36 13)  (456 461)  (456 461)  LC_6 Logic Functioning bit
 (39 13)  (459 461)  (459 461)  LC_6 Logic Functioning bit
 (41 13)  (461 461)  (461 461)  LC_6 Logic Functioning bit
 (42 13)  (462 461)  (462 461)  LC_6 Logic Functioning bit
 (45 13)  (465 461)  (465 461)  LC_6 Logic Functioning bit
 (1 14)  (421 462)  (421 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (434 462)  (434 462)  routing T_8_28.rgt_op_4 <X> T_8_28.lc_trk_g3_4
 (15 14)  (435 462)  (435 462)  routing T_8_28.rgt_op_5 <X> T_8_28.lc_trk_g3_5
 (17 14)  (437 462)  (437 462)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (438 462)  (438 462)  routing T_8_28.rgt_op_5 <X> T_8_28.lc_trk_g3_5
 (22 14)  (442 462)  (442 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (447 462)  (447 462)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 462)  (448 462)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 462)  (449 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 462)  (450 462)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 462)  (452 462)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (455 462)  (455 462)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.input_2_7
 (36 14)  (456 462)  (456 462)  LC_7 Logic Functioning bit
 (39 14)  (459 462)  (459 462)  LC_7 Logic Functioning bit
 (41 14)  (461 462)  (461 462)  LC_7 Logic Functioning bit
 (42 14)  (462 462)  (462 462)  LC_7 Logic Functioning bit
 (44 14)  (464 462)  (464 462)  LC_7 Logic Functioning bit
 (45 14)  (465 462)  (465 462)  LC_7 Logic Functioning bit
 (15 15)  (435 463)  (435 463)  routing T_8_28.rgt_op_4 <X> T_8_28.lc_trk_g3_4
 (17 15)  (437 463)  (437 463)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (441 463)  (441 463)  routing T_8_28.sp4_r_v_b_47 <X> T_8_28.lc_trk_g3_7
 (30 15)  (450 463)  (450 463)  routing T_8_28.lc_trk_g3_7 <X> T_8_28.wire_logic_cluster/lc_7/in_1
 (32 15)  (452 463)  (452 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (453 463)  (453 463)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.input_2_7
 (35 15)  (455 463)  (455 463)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.input_2_7
 (36 15)  (456 463)  (456 463)  LC_7 Logic Functioning bit
 (39 15)  (459 463)  (459 463)  LC_7 Logic Functioning bit
 (41 15)  (461 463)  (461 463)  LC_7 Logic Functioning bit
 (42 15)  (462 463)  (462 463)  LC_7 Logic Functioning bit
 (45 15)  (465 463)  (465 463)  LC_7 Logic Functioning bit


LogicTile_9_28

 (8 0)  (482 448)  (482 448)  routing T_9_28.sp4_v_b_1 <X> T_9_28.sp4_h_r_1
 (9 0)  (483 448)  (483 448)  routing T_9_28.sp4_v_b_1 <X> T_9_28.sp4_h_r_1
 (27 0)  (501 448)  (501 448)  routing T_9_28.lc_trk_g3_0 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 448)  (502 448)  routing T_9_28.lc_trk_g3_0 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 448)  (503 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 448)  (506 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (511 448)  (511 448)  LC_0 Logic Functioning bit
 (39 0)  (513 448)  (513 448)  LC_0 Logic Functioning bit
 (44 0)  (518 448)  (518 448)  LC_0 Logic Functioning bit
 (45 0)  (519 448)  (519 448)  LC_0 Logic Functioning bit
 (28 1)  (502 449)  (502 449)  routing T_9_28.lc_trk_g2_0 <X> T_9_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 449)  (503 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (41 1)  (515 449)  (515 449)  LC_0 Logic Functioning bit
 (43 1)  (517 449)  (517 449)  LC_0 Logic Functioning bit
 (45 1)  (519 449)  (519 449)  LC_0 Logic Functioning bit
 (48 1)  (522 449)  (522 449)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (523 449)  (523 449)  Carry_In_Mux bit 

 (0 2)  (474 450)  (474 450)  routing T_9_28.glb_netwk_7 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (1 2)  (475 450)  (475 450)  routing T_9_28.glb_netwk_7 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (2 2)  (476 450)  (476 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (501 450)  (501 450)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 450)  (502 450)  routing T_9_28.lc_trk_g3_1 <X> T_9_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 450)  (503 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 450)  (506 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (511 450)  (511 450)  LC_1 Logic Functioning bit
 (39 2)  (513 450)  (513 450)  LC_1 Logic Functioning bit
 (44 2)  (518 450)  (518 450)  LC_1 Logic Functioning bit
 (45 2)  (519 450)  (519 450)  LC_1 Logic Functioning bit
 (0 3)  (474 451)  (474 451)  routing T_9_28.glb_netwk_7 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (27 3)  (501 451)  (501 451)  routing T_9_28.lc_trk_g1_0 <X> T_9_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 451)  (503 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (41 3)  (515 451)  (515 451)  LC_1 Logic Functioning bit
 (43 3)  (517 451)  (517 451)  LC_1 Logic Functioning bit
 (45 3)  (519 451)  (519 451)  LC_1 Logic Functioning bit
 (51 3)  (525 451)  (525 451)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (474 452)  (474 452)  routing T_9_28.lc_trk_g3_3 <X> T_9_28.wire_logic_cluster/lc_7/cen
 (1 4)  (475 452)  (475 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (495 452)  (495 452)  routing T_9_28.wire_logic_cluster/lc_3/out <X> T_9_28.lc_trk_g1_3
 (22 4)  (496 452)  (496 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (499 452)  (499 452)  routing T_9_28.wire_logic_cluster/lc_2/out <X> T_9_28.lc_trk_g1_2
 (27 4)  (501 452)  (501 452)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 452)  (503 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 452)  (506 452)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (511 452)  (511 452)  LC_2 Logic Functioning bit
 (39 4)  (513 452)  (513 452)  LC_2 Logic Functioning bit
 (44 4)  (518 452)  (518 452)  LC_2 Logic Functioning bit
 (45 4)  (519 452)  (519 452)  LC_2 Logic Functioning bit
 (0 5)  (474 453)  (474 453)  routing T_9_28.lc_trk_g3_3 <X> T_9_28.wire_logic_cluster/lc_7/cen
 (1 5)  (475 453)  (475 453)  routing T_9_28.lc_trk_g3_3 <X> T_9_28.wire_logic_cluster/lc_7/cen
 (17 5)  (491 453)  (491 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (496 453)  (496 453)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (502 453)  (502 453)  routing T_9_28.lc_trk_g2_0 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 453)  (503 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 453)  (504 453)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_2/in_1
 (41 5)  (515 453)  (515 453)  LC_2 Logic Functioning bit
 (43 5)  (517 453)  (517 453)  LC_2 Logic Functioning bit
 (45 5)  (519 453)  (519 453)  LC_2 Logic Functioning bit
 (17 6)  (491 454)  (491 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (492 454)  (492 454)  routing T_9_28.wire_logic_cluster/lc_5/out <X> T_9_28.lc_trk_g1_5
 (25 6)  (499 454)  (499 454)  routing T_9_28.wire_logic_cluster/lc_6/out <X> T_9_28.lc_trk_g1_6
 (27 6)  (501 454)  (501 454)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 454)  (503 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 454)  (506 454)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (511 454)  (511 454)  LC_3 Logic Functioning bit
 (39 6)  (513 454)  (513 454)  LC_3 Logic Functioning bit
 (44 6)  (518 454)  (518 454)  LC_3 Logic Functioning bit
 (45 6)  (519 454)  (519 454)  LC_3 Logic Functioning bit
 (22 7)  (496 455)  (496 455)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (501 455)  (501 455)  routing T_9_28.lc_trk_g1_0 <X> T_9_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 455)  (503 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (504 455)  (504 455)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (41 7)  (515 455)  (515 455)  LC_3 Logic Functioning bit
 (43 7)  (517 455)  (517 455)  LC_3 Logic Functioning bit
 (45 7)  (519 455)  (519 455)  LC_3 Logic Functioning bit
 (14 8)  (488 456)  (488 456)  routing T_9_28.sp4_h_r_40 <X> T_9_28.lc_trk_g2_0
 (27 8)  (501 456)  (501 456)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (502 456)  (502 456)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 456)  (503 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 456)  (504 456)  routing T_9_28.lc_trk_g3_4 <X> T_9_28.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 456)  (506 456)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (511 456)  (511 456)  LC_4 Logic Functioning bit
 (39 8)  (513 456)  (513 456)  LC_4 Logic Functioning bit
 (44 8)  (518 456)  (518 456)  LC_4 Logic Functioning bit
 (45 8)  (519 456)  (519 456)  LC_4 Logic Functioning bit
 (14 9)  (488 457)  (488 457)  routing T_9_28.sp4_h_r_40 <X> T_9_28.lc_trk_g2_0
 (15 9)  (489 457)  (489 457)  routing T_9_28.sp4_h_r_40 <X> T_9_28.lc_trk_g2_0
 (16 9)  (490 457)  (490 457)  routing T_9_28.sp4_h_r_40 <X> T_9_28.lc_trk_g2_0
 (17 9)  (491 457)  (491 457)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (28 9)  (502 457)  (502 457)  routing T_9_28.lc_trk_g2_0 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 457)  (503 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (41 9)  (515 457)  (515 457)  LC_4 Logic Functioning bit
 (43 9)  (517 457)  (517 457)  LC_4 Logic Functioning bit
 (45 9)  (519 457)  (519 457)  LC_4 Logic Functioning bit
 (27 10)  (501 458)  (501 458)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 458)  (503 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 458)  (504 458)  routing T_9_28.lc_trk_g1_5 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 458)  (506 458)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (511 458)  (511 458)  LC_5 Logic Functioning bit
 (39 10)  (513 458)  (513 458)  LC_5 Logic Functioning bit
 (44 10)  (518 458)  (518 458)  LC_5 Logic Functioning bit
 (45 10)  (519 458)  (519 458)  LC_5 Logic Functioning bit
 (27 11)  (501 459)  (501 459)  routing T_9_28.lc_trk_g1_0 <X> T_9_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 459)  (503 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (41 11)  (515 459)  (515 459)  LC_5 Logic Functioning bit
 (43 11)  (517 459)  (517 459)  LC_5 Logic Functioning bit
 (45 11)  (519 459)  (519 459)  LC_5 Logic Functioning bit
 (14 12)  (488 460)  (488 460)  routing T_9_28.wire_logic_cluster/lc_0/out <X> T_9_28.lc_trk_g3_0
 (17 12)  (491 460)  (491 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (492 460)  (492 460)  routing T_9_28.wire_logic_cluster/lc_1/out <X> T_9_28.lc_trk_g3_1
 (21 12)  (495 460)  (495 460)  routing T_9_28.sp4_h_r_35 <X> T_9_28.lc_trk_g3_3
 (22 12)  (496 460)  (496 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (497 460)  (497 460)  routing T_9_28.sp4_h_r_35 <X> T_9_28.lc_trk_g3_3
 (24 12)  (498 460)  (498 460)  routing T_9_28.sp4_h_r_35 <X> T_9_28.lc_trk_g3_3
 (27 12)  (501 460)  (501 460)  routing T_9_28.lc_trk_g1_6 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 460)  (503 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 460)  (504 460)  routing T_9_28.lc_trk_g1_6 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 460)  (506 460)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (511 460)  (511 460)  LC_6 Logic Functioning bit
 (39 12)  (513 460)  (513 460)  LC_6 Logic Functioning bit
 (44 12)  (518 460)  (518 460)  LC_6 Logic Functioning bit
 (45 12)  (519 460)  (519 460)  LC_6 Logic Functioning bit
 (17 13)  (491 461)  (491 461)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (28 13)  (502 461)  (502 461)  routing T_9_28.lc_trk_g2_0 <X> T_9_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 461)  (503 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 461)  (504 461)  routing T_9_28.lc_trk_g1_6 <X> T_9_28.wire_logic_cluster/lc_6/in_1
 (41 13)  (515 461)  (515 461)  LC_6 Logic Functioning bit
 (43 13)  (517 461)  (517 461)  LC_6 Logic Functioning bit
 (45 13)  (519 461)  (519 461)  LC_6 Logic Functioning bit
 (1 14)  (475 462)  (475 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (488 462)  (488 462)  routing T_9_28.wire_logic_cluster/lc_4/out <X> T_9_28.lc_trk_g3_4
 (21 14)  (495 462)  (495 462)  routing T_9_28.wire_logic_cluster/lc_7/out <X> T_9_28.lc_trk_g3_7
 (22 14)  (496 462)  (496 462)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (501 462)  (501 462)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (502 462)  (502 462)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 462)  (503 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 462)  (504 462)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (506 462)  (506 462)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (511 462)  (511 462)  LC_7 Logic Functioning bit
 (39 14)  (513 462)  (513 462)  LC_7 Logic Functioning bit
 (44 14)  (518 462)  (518 462)  LC_7 Logic Functioning bit
 (45 14)  (519 462)  (519 462)  LC_7 Logic Functioning bit
 (17 15)  (491 463)  (491 463)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (501 463)  (501 463)  routing T_9_28.lc_trk_g1_0 <X> T_9_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 463)  (503 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 463)  (504 463)  routing T_9_28.lc_trk_g3_7 <X> T_9_28.wire_logic_cluster/lc_7/in_1
 (41 15)  (515 463)  (515 463)  LC_7 Logic Functioning bit
 (43 15)  (517 463)  (517 463)  LC_7 Logic Functioning bit
 (45 15)  (519 463)  (519 463)  LC_7 Logic Functioning bit


LogicTile_10_28

 (13 7)  (541 455)  (541 455)  routing T_10_28.sp4_v_b_0 <X> T_10_28.sp4_h_l_40


LogicTile_11_28

 (0 2)  (582 450)  (582 450)  routing T_11_28.glb_netwk_7 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (1 2)  (583 450)  (583 450)  routing T_11_28.glb_netwk_7 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (2 2)  (584 450)  (584 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (582 451)  (582 451)  routing T_11_28.glb_netwk_7 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (22 6)  (604 454)  (604 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (605 454)  (605 454)  routing T_11_28.sp4_v_b_23 <X> T_11_28.lc_trk_g1_7
 (24 6)  (606 454)  (606 454)  routing T_11_28.sp4_v_b_23 <X> T_11_28.lc_trk_g1_7
 (1 14)  (583 462)  (583 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (31 14)  (613 462)  (613 462)  routing T_11_28.lc_trk_g1_7 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (614 462)  (614 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (616 462)  (616 462)  routing T_11_28.lc_trk_g1_7 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (618 462)  (618 462)  LC_7 Logic Functioning bit
 (37 14)  (619 462)  (619 462)  LC_7 Logic Functioning bit
 (38 14)  (620 462)  (620 462)  LC_7 Logic Functioning bit
 (39 14)  (621 462)  (621 462)  LC_7 Logic Functioning bit
 (45 14)  (627 462)  (627 462)  LC_7 Logic Functioning bit
 (13 15)  (595 463)  (595 463)  routing T_11_28.sp4_v_b_6 <X> T_11_28.sp4_h_l_46
 (31 15)  (613 463)  (613 463)  routing T_11_28.lc_trk_g1_7 <X> T_11_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (618 463)  (618 463)  LC_7 Logic Functioning bit
 (37 15)  (619 463)  (619 463)  LC_7 Logic Functioning bit
 (38 15)  (620 463)  (620 463)  LC_7 Logic Functioning bit
 (39 15)  (621 463)  (621 463)  LC_7 Logic Functioning bit
 (45 15)  (627 463)  (627 463)  LC_7 Logic Functioning bit
 (53 15)  (635 463)  (635 463)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_28

 (6 10)  (700 458)  (700 458)  routing T_13_28.sp4_h_l_36 <X> T_13_28.sp4_v_t_43


IpCon_Tile_25_28

 (36 0)  (1366 448)  (1366 448)  LC_0 Logic Functioning bit
 (37 0)  (1367 448)  (1367 448)  LC_0 Logic Functioning bit
 (42 0)  (1372 448)  (1372 448)  LC_0 Logic Functioning bit
 (43 0)  (1373 448)  (1373 448)  LC_0 Logic Functioning bit
 (50 0)  (1380 448)  (1380 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 449)  (1366 449)  LC_0 Logic Functioning bit
 (37 1)  (1367 449)  (1367 449)  LC_0 Logic Functioning bit
 (42 1)  (1372 449)  (1372 449)  LC_0 Logic Functioning bit
 (43 1)  (1373 449)  (1373 449)  LC_0 Logic Functioning bit
 (36 2)  (1366 450)  (1366 450)  LC_1 Logic Functioning bit
 (37 2)  (1367 450)  (1367 450)  LC_1 Logic Functioning bit
 (42 2)  (1372 450)  (1372 450)  LC_1 Logic Functioning bit
 (43 2)  (1373 450)  (1373 450)  LC_1 Logic Functioning bit
 (50 2)  (1380 450)  (1380 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 451)  (1366 451)  LC_1 Logic Functioning bit
 (37 3)  (1367 451)  (1367 451)  LC_1 Logic Functioning bit
 (42 3)  (1372 451)  (1372 451)  LC_1 Logic Functioning bit
 (43 3)  (1373 451)  (1373 451)  LC_1 Logic Functioning bit
 (36 4)  (1366 452)  (1366 452)  LC_2 Logic Functioning bit
 (37 4)  (1367 452)  (1367 452)  LC_2 Logic Functioning bit
 (42 4)  (1372 452)  (1372 452)  LC_2 Logic Functioning bit
 (43 4)  (1373 452)  (1373 452)  LC_2 Logic Functioning bit
 (50 4)  (1380 452)  (1380 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 453)  (1366 453)  LC_2 Logic Functioning bit
 (37 5)  (1367 453)  (1367 453)  LC_2 Logic Functioning bit
 (42 5)  (1372 453)  (1372 453)  LC_2 Logic Functioning bit
 (43 5)  (1373 453)  (1373 453)  LC_2 Logic Functioning bit
 (36 6)  (1366 454)  (1366 454)  LC_3 Logic Functioning bit
 (37 6)  (1367 454)  (1367 454)  LC_3 Logic Functioning bit
 (42 6)  (1372 454)  (1372 454)  LC_3 Logic Functioning bit
 (43 6)  (1373 454)  (1373 454)  LC_3 Logic Functioning bit
 (50 6)  (1380 454)  (1380 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 455)  (1366 455)  LC_3 Logic Functioning bit
 (37 7)  (1367 455)  (1367 455)  LC_3 Logic Functioning bit
 (42 7)  (1372 455)  (1372 455)  LC_3 Logic Functioning bit
 (43 7)  (1373 455)  (1373 455)  LC_3 Logic Functioning bit
 (36 8)  (1366 456)  (1366 456)  LC_4 Logic Functioning bit
 (37 8)  (1367 456)  (1367 456)  LC_4 Logic Functioning bit
 (42 8)  (1372 456)  (1372 456)  LC_4 Logic Functioning bit
 (43 8)  (1373 456)  (1373 456)  LC_4 Logic Functioning bit
 (50 8)  (1380 456)  (1380 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 457)  (1366 457)  LC_4 Logic Functioning bit
 (37 9)  (1367 457)  (1367 457)  LC_4 Logic Functioning bit
 (42 9)  (1372 457)  (1372 457)  LC_4 Logic Functioning bit
 (43 9)  (1373 457)  (1373 457)  LC_4 Logic Functioning bit
 (36 10)  (1366 458)  (1366 458)  LC_5 Logic Functioning bit
 (37 10)  (1367 458)  (1367 458)  LC_5 Logic Functioning bit
 (42 10)  (1372 458)  (1372 458)  LC_5 Logic Functioning bit
 (43 10)  (1373 458)  (1373 458)  LC_5 Logic Functioning bit
 (50 10)  (1380 458)  (1380 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 459)  (1366 459)  LC_5 Logic Functioning bit
 (37 11)  (1367 459)  (1367 459)  LC_5 Logic Functioning bit
 (42 11)  (1372 459)  (1372 459)  LC_5 Logic Functioning bit
 (43 11)  (1373 459)  (1373 459)  LC_5 Logic Functioning bit
 (36 12)  (1366 460)  (1366 460)  LC_6 Logic Functioning bit
 (37 12)  (1367 460)  (1367 460)  LC_6 Logic Functioning bit
 (42 12)  (1372 460)  (1372 460)  LC_6 Logic Functioning bit
 (43 12)  (1373 460)  (1373 460)  LC_6 Logic Functioning bit
 (50 12)  (1380 460)  (1380 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 461)  (1366 461)  LC_6 Logic Functioning bit
 (37 13)  (1367 461)  (1367 461)  LC_6 Logic Functioning bit
 (42 13)  (1372 461)  (1372 461)  LC_6 Logic Functioning bit
 (43 13)  (1373 461)  (1373 461)  LC_6 Logic Functioning bit
 (36 14)  (1366 462)  (1366 462)  LC_7 Logic Functioning bit
 (37 14)  (1367 462)  (1367 462)  LC_7 Logic Functioning bit
 (42 14)  (1372 462)  (1372 462)  LC_7 Logic Functioning bit
 (43 14)  (1373 462)  (1373 462)  LC_7 Logic Functioning bit
 (50 14)  (1380 462)  (1380 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 463)  (1366 463)  LC_7 Logic Functioning bit
 (37 15)  (1367 463)  (1367 463)  LC_7 Logic Functioning bit
 (42 15)  (1372 463)  (1372 463)  LC_7 Logic Functioning bit
 (43 15)  (1373 463)  (1373 463)  LC_7 Logic Functioning bit


IpCon_Tile_0_27

 (36 0)  (36 432)  (36 432)  LC_0 Logic Functioning bit
 (37 0)  (37 432)  (37 432)  LC_0 Logic Functioning bit
 (42 0)  (42 432)  (42 432)  LC_0 Logic Functioning bit
 (43 0)  (43 432)  (43 432)  LC_0 Logic Functioning bit
 (50 0)  (50 432)  (50 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 433)  (36 433)  LC_0 Logic Functioning bit
 (37 1)  (37 433)  (37 433)  LC_0 Logic Functioning bit
 (42 1)  (42 433)  (42 433)  LC_0 Logic Functioning bit
 (43 1)  (43 433)  (43 433)  LC_0 Logic Functioning bit
 (36 2)  (36 434)  (36 434)  LC_1 Logic Functioning bit
 (37 2)  (37 434)  (37 434)  LC_1 Logic Functioning bit
 (42 2)  (42 434)  (42 434)  LC_1 Logic Functioning bit
 (43 2)  (43 434)  (43 434)  LC_1 Logic Functioning bit
 (50 2)  (50 434)  (50 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 435)  (36 435)  LC_1 Logic Functioning bit
 (37 3)  (37 435)  (37 435)  LC_1 Logic Functioning bit
 (42 3)  (42 435)  (42 435)  LC_1 Logic Functioning bit
 (43 3)  (43 435)  (43 435)  LC_1 Logic Functioning bit
 (36 4)  (36 436)  (36 436)  LC_2 Logic Functioning bit
 (37 4)  (37 436)  (37 436)  LC_2 Logic Functioning bit
 (42 4)  (42 436)  (42 436)  LC_2 Logic Functioning bit
 (43 4)  (43 436)  (43 436)  LC_2 Logic Functioning bit
 (50 4)  (50 436)  (50 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 437)  (36 437)  LC_2 Logic Functioning bit
 (37 5)  (37 437)  (37 437)  LC_2 Logic Functioning bit
 (42 5)  (42 437)  (42 437)  LC_2 Logic Functioning bit
 (43 5)  (43 437)  (43 437)  LC_2 Logic Functioning bit
 (36 6)  (36 438)  (36 438)  LC_3 Logic Functioning bit
 (37 6)  (37 438)  (37 438)  LC_3 Logic Functioning bit
 (42 6)  (42 438)  (42 438)  LC_3 Logic Functioning bit
 (43 6)  (43 438)  (43 438)  LC_3 Logic Functioning bit
 (50 6)  (50 438)  (50 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 439)  (36 439)  LC_3 Logic Functioning bit
 (37 7)  (37 439)  (37 439)  LC_3 Logic Functioning bit
 (42 7)  (42 439)  (42 439)  LC_3 Logic Functioning bit
 (43 7)  (43 439)  (43 439)  LC_3 Logic Functioning bit
 (36 8)  (36 440)  (36 440)  LC_4 Logic Functioning bit
 (37 8)  (37 440)  (37 440)  LC_4 Logic Functioning bit
 (42 8)  (42 440)  (42 440)  LC_4 Logic Functioning bit
 (43 8)  (43 440)  (43 440)  LC_4 Logic Functioning bit
 (50 8)  (50 440)  (50 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (7 9)  (7 441)  (7 441)  Column buffer control bit: IPCON_colbuf_cntl_0

 (36 9)  (36 441)  (36 441)  LC_4 Logic Functioning bit
 (37 9)  (37 441)  (37 441)  LC_4 Logic Functioning bit
 (42 9)  (42 441)  (42 441)  LC_4 Logic Functioning bit
 (43 9)  (43 441)  (43 441)  LC_4 Logic Functioning bit
 (36 10)  (36 442)  (36 442)  LC_5 Logic Functioning bit
 (37 10)  (37 442)  (37 442)  LC_5 Logic Functioning bit
 (42 10)  (42 442)  (42 442)  LC_5 Logic Functioning bit
 (43 10)  (43 442)  (43 442)  LC_5 Logic Functioning bit
 (50 10)  (50 442)  (50 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 443)  (36 443)  LC_5 Logic Functioning bit
 (37 11)  (37 443)  (37 443)  LC_5 Logic Functioning bit
 (42 11)  (42 443)  (42 443)  LC_5 Logic Functioning bit
 (43 11)  (43 443)  (43 443)  LC_5 Logic Functioning bit
 (36 12)  (36 444)  (36 444)  LC_6 Logic Functioning bit
 (37 12)  (37 444)  (37 444)  LC_6 Logic Functioning bit
 (42 12)  (42 444)  (42 444)  LC_6 Logic Functioning bit
 (43 12)  (43 444)  (43 444)  LC_6 Logic Functioning bit
 (50 12)  (50 444)  (50 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 445)  (36 445)  LC_6 Logic Functioning bit
 (37 13)  (37 445)  (37 445)  LC_6 Logic Functioning bit
 (42 13)  (42 445)  (42 445)  LC_6 Logic Functioning bit
 (43 13)  (43 445)  (43 445)  LC_6 Logic Functioning bit
 (36 14)  (36 446)  (36 446)  LC_7 Logic Functioning bit
 (37 14)  (37 446)  (37 446)  LC_7 Logic Functioning bit
 (42 14)  (42 446)  (42 446)  LC_7 Logic Functioning bit
 (43 14)  (43 446)  (43 446)  LC_7 Logic Functioning bit
 (50 14)  (50 446)  (50 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 447)  (36 447)  LC_7 Logic Functioning bit
 (37 15)  (37 447)  (37 447)  LC_7 Logic Functioning bit
 (42 15)  (42 447)  (42 447)  LC_7 Logic Functioning bit
 (43 15)  (43 447)  (43 447)  LC_7 Logic Functioning bit


LogicTile_1_27

 (7 9)  (61 441)  (61 441)  Column buffer control bit: LH_colbuf_cntl_0



LogicTile_2_27



LogicTile_3_27



LogicTile_4_27



LogicTile_5_27

 (7 13)  (277 445)  (277 445)  Column buffer control bit: LH_colbuf_cntl_4



RAM_Tile_6_27



LogicTile_7_27



LogicTile_8_27

 (27 0)  (447 432)  (447 432)  routing T_8_27.lc_trk_g3_0 <X> T_8_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 432)  (448 432)  routing T_8_27.lc_trk_g3_0 <X> T_8_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 432)  (449 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 432)  (452 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (456 432)  (456 432)  LC_0 Logic Functioning bit
 (39 0)  (459 432)  (459 432)  LC_0 Logic Functioning bit
 (41 0)  (461 432)  (461 432)  LC_0 Logic Functioning bit
 (42 0)  (462 432)  (462 432)  LC_0 Logic Functioning bit
 (44 0)  (464 432)  (464 432)  LC_0 Logic Functioning bit
 (45 0)  (465 432)  (465 432)  LC_0 Logic Functioning bit
 (51 0)  (471 432)  (471 432)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (32 1)  (452 433)  (452 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (453 433)  (453 433)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.input_2_0
 (35 1)  (455 433)  (455 433)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.input_2_0
 (36 1)  (456 433)  (456 433)  LC_0 Logic Functioning bit
 (39 1)  (459 433)  (459 433)  LC_0 Logic Functioning bit
 (41 1)  (461 433)  (461 433)  LC_0 Logic Functioning bit
 (42 1)  (462 433)  (462 433)  LC_0 Logic Functioning bit
 (45 1)  (465 433)  (465 433)  LC_0 Logic Functioning bit
 (48 1)  (468 433)  (468 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (469 433)  (469 433)  Carry_In_Mux bit 

 (0 2)  (420 434)  (420 434)  routing T_8_27.glb_netwk_7 <X> T_8_27.wire_logic_cluster/lc_7/clk
 (1 2)  (421 434)  (421 434)  routing T_8_27.glb_netwk_7 <X> T_8_27.wire_logic_cluster/lc_7/clk
 (2 2)  (422 434)  (422 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (437 434)  (437 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (447 434)  (447 434)  routing T_8_27.lc_trk_g3_1 <X> T_8_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 434)  (448 434)  routing T_8_27.lc_trk_g3_1 <X> T_8_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 434)  (449 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 434)  (452 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 434)  (456 434)  LC_1 Logic Functioning bit
 (39 2)  (459 434)  (459 434)  LC_1 Logic Functioning bit
 (41 2)  (461 434)  (461 434)  LC_1 Logic Functioning bit
 (42 2)  (462 434)  (462 434)  LC_1 Logic Functioning bit
 (44 2)  (464 434)  (464 434)  LC_1 Logic Functioning bit
 (45 2)  (465 434)  (465 434)  LC_1 Logic Functioning bit
 (51 2)  (471 434)  (471 434)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (472 434)  (472 434)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (420 435)  (420 435)  routing T_8_27.glb_netwk_7 <X> T_8_27.wire_logic_cluster/lc_7/clk
 (18 3)  (438 435)  (438 435)  routing T_8_27.sp4_r_v_b_29 <X> T_8_27.lc_trk_g0_5
 (32 3)  (452 435)  (452 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (453 435)  (453 435)  routing T_8_27.lc_trk_g2_3 <X> T_8_27.input_2_1
 (35 3)  (455 435)  (455 435)  routing T_8_27.lc_trk_g2_3 <X> T_8_27.input_2_1
 (36 3)  (456 435)  (456 435)  LC_1 Logic Functioning bit
 (39 3)  (459 435)  (459 435)  LC_1 Logic Functioning bit
 (41 3)  (461 435)  (461 435)  LC_1 Logic Functioning bit
 (42 3)  (462 435)  (462 435)  LC_1 Logic Functioning bit
 (45 3)  (465 435)  (465 435)  LC_1 Logic Functioning bit
 (1 4)  (421 436)  (421 436)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (6 4)  (426 436)  (426 436)  routing T_8_27.sp4_v_t_37 <X> T_8_27.sp4_v_b_3
 (27 4)  (447 436)  (447 436)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 436)  (448 436)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 436)  (449 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 436)  (450 436)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 436)  (452 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 436)  (456 436)  LC_2 Logic Functioning bit
 (39 4)  (459 436)  (459 436)  LC_2 Logic Functioning bit
 (41 4)  (461 436)  (461 436)  LC_2 Logic Functioning bit
 (42 4)  (462 436)  (462 436)  LC_2 Logic Functioning bit
 (44 4)  (464 436)  (464 436)  LC_2 Logic Functioning bit
 (45 4)  (465 436)  (465 436)  LC_2 Logic Functioning bit
 (5 5)  (425 437)  (425 437)  routing T_8_27.sp4_v_t_37 <X> T_8_27.sp4_v_b_3
 (32 5)  (452 437)  (452 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (453 437)  (453 437)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.input_2_2
 (35 5)  (455 437)  (455 437)  routing T_8_27.lc_trk_g2_2 <X> T_8_27.input_2_2
 (36 5)  (456 437)  (456 437)  LC_2 Logic Functioning bit
 (39 5)  (459 437)  (459 437)  LC_2 Logic Functioning bit
 (41 5)  (461 437)  (461 437)  LC_2 Logic Functioning bit
 (42 5)  (462 437)  (462 437)  LC_2 Logic Functioning bit
 (45 5)  (465 437)  (465 437)  LC_2 Logic Functioning bit
 (48 5)  (468 437)  (468 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 6)  (447 438)  (447 438)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 438)  (448 438)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 438)  (449 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 438)  (450 438)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (452 438)  (452 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 438)  (456 438)  LC_3 Logic Functioning bit
 (39 6)  (459 438)  (459 438)  LC_3 Logic Functioning bit
 (41 6)  (461 438)  (461 438)  LC_3 Logic Functioning bit
 (42 6)  (462 438)  (462 438)  LC_3 Logic Functioning bit
 (44 6)  (464 438)  (464 438)  LC_3 Logic Functioning bit
 (45 6)  (465 438)  (465 438)  LC_3 Logic Functioning bit
 (48 6)  (468 438)  (468 438)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (32 7)  (452 439)  (452 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (453 439)  (453 439)  routing T_8_27.lc_trk_g2_3 <X> T_8_27.input_2_3
 (35 7)  (455 439)  (455 439)  routing T_8_27.lc_trk_g2_3 <X> T_8_27.input_2_3
 (36 7)  (456 439)  (456 439)  LC_3 Logic Functioning bit
 (39 7)  (459 439)  (459 439)  LC_3 Logic Functioning bit
 (41 7)  (461 439)  (461 439)  LC_3 Logic Functioning bit
 (42 7)  (462 439)  (462 439)  LC_3 Logic Functioning bit
 (45 7)  (465 439)  (465 439)  LC_3 Logic Functioning bit
 (46 7)  (466 439)  (466 439)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (7 8)  (427 440)  (427 440)  Column buffer control bit: LH_colbuf_cntl_1

 (21 8)  (441 440)  (441 440)  routing T_8_27.rgt_op_3 <X> T_8_27.lc_trk_g2_3
 (22 8)  (442 440)  (442 440)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (444 440)  (444 440)  routing T_8_27.rgt_op_3 <X> T_8_27.lc_trk_g2_3
 (25 8)  (445 440)  (445 440)  routing T_8_27.rgt_op_2 <X> T_8_27.lc_trk_g2_2
 (27 8)  (447 440)  (447 440)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 440)  (448 440)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 440)  (449 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 440)  (450 440)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 440)  (452 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (455 440)  (455 440)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.input_2_4
 (36 8)  (456 440)  (456 440)  LC_4 Logic Functioning bit
 (39 8)  (459 440)  (459 440)  LC_4 Logic Functioning bit
 (41 8)  (461 440)  (461 440)  LC_4 Logic Functioning bit
 (42 8)  (462 440)  (462 440)  LC_4 Logic Functioning bit
 (44 8)  (464 440)  (464 440)  LC_4 Logic Functioning bit
 (45 8)  (465 440)  (465 440)  LC_4 Logic Functioning bit
 (7 9)  (427 441)  (427 441)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (442 441)  (442 441)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (444 441)  (444 441)  routing T_8_27.rgt_op_2 <X> T_8_27.lc_trk_g2_2
 (32 9)  (452 441)  (452 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (453 441)  (453 441)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.input_2_4
 (35 9)  (455 441)  (455 441)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.input_2_4
 (36 9)  (456 441)  (456 441)  LC_4 Logic Functioning bit
 (39 9)  (459 441)  (459 441)  LC_4 Logic Functioning bit
 (41 9)  (461 441)  (461 441)  LC_4 Logic Functioning bit
 (42 9)  (462 441)  (462 441)  LC_4 Logic Functioning bit
 (45 9)  (465 441)  (465 441)  LC_4 Logic Functioning bit
 (48 9)  (468 441)  (468 441)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (472 441)  (472 441)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (21 10)  (441 442)  (441 442)  routing T_8_27.rgt_op_7 <X> T_8_27.lc_trk_g2_7
 (22 10)  (442 442)  (442 442)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (444 442)  (444 442)  routing T_8_27.rgt_op_7 <X> T_8_27.lc_trk_g2_7
 (25 10)  (445 442)  (445 442)  routing T_8_27.rgt_op_6 <X> T_8_27.lc_trk_g2_6
 (27 10)  (447 442)  (447 442)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (448 442)  (448 442)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 442)  (449 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 442)  (450 442)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 442)  (452 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (455 442)  (455 442)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.input_2_5
 (36 10)  (456 442)  (456 442)  LC_5 Logic Functioning bit
 (39 10)  (459 442)  (459 442)  LC_5 Logic Functioning bit
 (41 10)  (461 442)  (461 442)  LC_5 Logic Functioning bit
 (42 10)  (462 442)  (462 442)  LC_5 Logic Functioning bit
 (44 10)  (464 442)  (464 442)  LC_5 Logic Functioning bit
 (45 10)  (465 442)  (465 442)  LC_5 Logic Functioning bit
 (22 11)  (442 443)  (442 443)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (444 443)  (444 443)  routing T_8_27.rgt_op_6 <X> T_8_27.lc_trk_g2_6
 (32 11)  (452 443)  (452 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (453 443)  (453 443)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.input_2_5
 (35 11)  (455 443)  (455 443)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.input_2_5
 (36 11)  (456 443)  (456 443)  LC_5 Logic Functioning bit
 (39 11)  (459 443)  (459 443)  LC_5 Logic Functioning bit
 (41 11)  (461 443)  (461 443)  LC_5 Logic Functioning bit
 (42 11)  (462 443)  (462 443)  LC_5 Logic Functioning bit
 (45 11)  (465 443)  (465 443)  LC_5 Logic Functioning bit
 (48 11)  (468 443)  (468 443)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (11 12)  (431 444)  (431 444)  routing T_8_27.sp4_h_r_6 <X> T_8_27.sp4_v_b_11
 (14 12)  (434 444)  (434 444)  routing T_8_27.rgt_op_0 <X> T_8_27.lc_trk_g3_0
 (15 12)  (435 444)  (435 444)  routing T_8_27.rgt_op_1 <X> T_8_27.lc_trk_g3_1
 (17 12)  (437 444)  (437 444)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (438 444)  (438 444)  routing T_8_27.rgt_op_1 <X> T_8_27.lc_trk_g3_1
 (29 12)  (449 444)  (449 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 444)  (450 444)  routing T_8_27.lc_trk_g0_5 <X> T_8_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 444)  (452 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (455 444)  (455 444)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.input_2_6
 (36 12)  (456 444)  (456 444)  LC_6 Logic Functioning bit
 (39 12)  (459 444)  (459 444)  LC_6 Logic Functioning bit
 (41 12)  (461 444)  (461 444)  LC_6 Logic Functioning bit
 (42 12)  (462 444)  (462 444)  LC_6 Logic Functioning bit
 (44 12)  (464 444)  (464 444)  LC_6 Logic Functioning bit
 (45 12)  (465 444)  (465 444)  LC_6 Logic Functioning bit
 (15 13)  (435 445)  (435 445)  routing T_8_27.rgt_op_0 <X> T_8_27.lc_trk_g3_0
 (17 13)  (437 445)  (437 445)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (32 13)  (452 445)  (452 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (453 445)  (453 445)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.input_2_6
 (35 13)  (455 445)  (455 445)  routing T_8_27.lc_trk_g2_6 <X> T_8_27.input_2_6
 (36 13)  (456 445)  (456 445)  LC_6 Logic Functioning bit
 (39 13)  (459 445)  (459 445)  LC_6 Logic Functioning bit
 (41 13)  (461 445)  (461 445)  LC_6 Logic Functioning bit
 (42 13)  (462 445)  (462 445)  LC_6 Logic Functioning bit
 (45 13)  (465 445)  (465 445)  LC_6 Logic Functioning bit
 (48 13)  (468 445)  (468 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (421 446)  (421 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (427 446)  (427 446)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (434 446)  (434 446)  routing T_8_27.rgt_op_4 <X> T_8_27.lc_trk_g3_4
 (15 14)  (435 446)  (435 446)  routing T_8_27.rgt_op_5 <X> T_8_27.lc_trk_g3_5
 (17 14)  (437 446)  (437 446)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (438 446)  (438 446)  routing T_8_27.rgt_op_5 <X> T_8_27.lc_trk_g3_5
 (22 14)  (442 446)  (442 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (447 446)  (447 446)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 446)  (448 446)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 446)  (449 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 446)  (450 446)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 446)  (452 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (455 446)  (455 446)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.input_2_7
 (36 14)  (456 446)  (456 446)  LC_7 Logic Functioning bit
 (39 14)  (459 446)  (459 446)  LC_7 Logic Functioning bit
 (41 14)  (461 446)  (461 446)  LC_7 Logic Functioning bit
 (42 14)  (462 446)  (462 446)  LC_7 Logic Functioning bit
 (44 14)  (464 446)  (464 446)  LC_7 Logic Functioning bit
 (45 14)  (465 446)  (465 446)  LC_7 Logic Functioning bit
 (15 15)  (435 447)  (435 447)  routing T_8_27.rgt_op_4 <X> T_8_27.lc_trk_g3_4
 (17 15)  (437 447)  (437 447)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (441 447)  (441 447)  routing T_8_27.sp4_r_v_b_47 <X> T_8_27.lc_trk_g3_7
 (30 15)  (450 447)  (450 447)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.wire_logic_cluster/lc_7/in_1
 (32 15)  (452 447)  (452 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (453 447)  (453 447)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.input_2_7
 (35 15)  (455 447)  (455 447)  routing T_8_27.lc_trk_g2_7 <X> T_8_27.input_2_7
 (36 15)  (456 447)  (456 447)  LC_7 Logic Functioning bit
 (39 15)  (459 447)  (459 447)  LC_7 Logic Functioning bit
 (41 15)  (461 447)  (461 447)  LC_7 Logic Functioning bit
 (42 15)  (462 447)  (462 447)  LC_7 Logic Functioning bit
 (45 15)  (465 447)  (465 447)  LC_7 Logic Functioning bit
 (52 15)  (472 447)  (472 447)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_9_27

 (26 0)  (500 432)  (500 432)  routing T_9_27.lc_trk_g0_4 <X> T_9_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (501 432)  (501 432)  routing T_9_27.lc_trk_g3_0 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 432)  (502 432)  routing T_9_27.lc_trk_g3_0 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 432)  (503 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 432)  (506 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (511 432)  (511 432)  LC_0 Logic Functioning bit
 (39 0)  (513 432)  (513 432)  LC_0 Logic Functioning bit
 (44 0)  (518 432)  (518 432)  LC_0 Logic Functioning bit
 (45 0)  (519 432)  (519 432)  LC_0 Logic Functioning bit
 (29 1)  (503 433)  (503 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (515 433)  (515 433)  LC_0 Logic Functioning bit
 (43 1)  (517 433)  (517 433)  LC_0 Logic Functioning bit
 (45 1)  (519 433)  (519 433)  LC_0 Logic Functioning bit
 (48 1)  (522 433)  (522 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (523 433)  (523 433)  Carry_In_Mux bit 

 (0 2)  (474 434)  (474 434)  routing T_9_27.glb_netwk_7 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (1 2)  (475 434)  (475 434)  routing T_9_27.glb_netwk_7 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (2 2)  (476 434)  (476 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (488 434)  (488 434)  routing T_9_27.bnr_op_4 <X> T_9_27.lc_trk_g0_4
 (26 2)  (500 434)  (500 434)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (501 434)  (501 434)  routing T_9_27.lc_trk_g3_1 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 434)  (502 434)  routing T_9_27.lc_trk_g3_1 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 434)  (503 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 434)  (506 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (511 434)  (511 434)  LC_1 Logic Functioning bit
 (39 2)  (513 434)  (513 434)  LC_1 Logic Functioning bit
 (44 2)  (518 434)  (518 434)  LC_1 Logic Functioning bit
 (45 2)  (519 434)  (519 434)  LC_1 Logic Functioning bit
 (0 3)  (474 435)  (474 435)  routing T_9_27.glb_netwk_7 <X> T_9_27.wire_logic_cluster/lc_7/clk
 (14 3)  (488 435)  (488 435)  routing T_9_27.bnr_op_4 <X> T_9_27.lc_trk_g0_4
 (17 3)  (491 435)  (491 435)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (27 3)  (501 435)  (501 435)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 435)  (503 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (515 435)  (515 435)  LC_1 Logic Functioning bit
 (43 3)  (517 435)  (517 435)  LC_1 Logic Functioning bit
 (45 3)  (519 435)  (519 435)  LC_1 Logic Functioning bit
 (51 3)  (525 435)  (525 435)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (474 436)  (474 436)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_7/cen
 (1 4)  (475 436)  (475 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (495 436)  (495 436)  routing T_9_27.wire_logic_cluster/lc_3/out <X> T_9_27.lc_trk_g1_3
 (22 4)  (496 436)  (496 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (499 436)  (499 436)  routing T_9_27.wire_logic_cluster/lc_2/out <X> T_9_27.lc_trk_g1_2
 (26 4)  (500 436)  (500 436)  routing T_9_27.lc_trk_g0_4 <X> T_9_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (501 436)  (501 436)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 436)  (503 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 436)  (506 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (511 436)  (511 436)  LC_2 Logic Functioning bit
 (39 4)  (513 436)  (513 436)  LC_2 Logic Functioning bit
 (44 4)  (518 436)  (518 436)  LC_2 Logic Functioning bit
 (45 4)  (519 436)  (519 436)  LC_2 Logic Functioning bit
 (0 5)  (474 437)  (474 437)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_7/cen
 (1 5)  (475 437)  (475 437)  routing T_9_27.lc_trk_g3_3 <X> T_9_27.wire_logic_cluster/lc_7/cen
 (22 5)  (496 437)  (496 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (503 437)  (503 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 437)  (504 437)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (41 5)  (515 437)  (515 437)  LC_2 Logic Functioning bit
 (43 5)  (517 437)  (517 437)  LC_2 Logic Functioning bit
 (45 5)  (519 437)  (519 437)  LC_2 Logic Functioning bit
 (14 6)  (488 438)  (488 438)  routing T_9_27.bnr_op_4 <X> T_9_27.lc_trk_g1_4
 (17 6)  (491 438)  (491 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (492 438)  (492 438)  routing T_9_27.wire_logic_cluster/lc_5/out <X> T_9_27.lc_trk_g1_5
 (25 6)  (499 438)  (499 438)  routing T_9_27.wire_logic_cluster/lc_6/out <X> T_9_27.lc_trk_g1_6
 (26 6)  (500 438)  (500 438)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (501 438)  (501 438)  routing T_9_27.lc_trk_g1_3 <X> T_9_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 438)  (503 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 438)  (506 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (511 438)  (511 438)  LC_3 Logic Functioning bit
 (39 6)  (513 438)  (513 438)  LC_3 Logic Functioning bit
 (44 6)  (518 438)  (518 438)  LC_3 Logic Functioning bit
 (45 6)  (519 438)  (519 438)  LC_3 Logic Functioning bit
 (14 7)  (488 439)  (488 439)  routing T_9_27.bnr_op_4 <X> T_9_27.lc_trk_g1_4
 (17 7)  (491 439)  (491 439)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (496 439)  (496 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (501 439)  (501 439)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 439)  (503 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (504 439)  (504 439)  routing T_9_27.lc_trk_g1_3 <X> T_9_27.wire_logic_cluster/lc_3/in_1
 (41 7)  (515 439)  (515 439)  LC_3 Logic Functioning bit
 (43 7)  (517 439)  (517 439)  LC_3 Logic Functioning bit
 (45 7)  (519 439)  (519 439)  LC_3 Logic Functioning bit
 (26 8)  (500 440)  (500 440)  routing T_9_27.lc_trk_g0_4 <X> T_9_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (501 440)  (501 440)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (502 440)  (502 440)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 440)  (503 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 440)  (504 440)  routing T_9_27.lc_trk_g3_4 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 440)  (506 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (511 440)  (511 440)  LC_4 Logic Functioning bit
 (39 8)  (513 440)  (513 440)  LC_4 Logic Functioning bit
 (44 8)  (518 440)  (518 440)  LC_4 Logic Functioning bit
 (45 8)  (519 440)  (519 440)  LC_4 Logic Functioning bit
 (7 9)  (481 441)  (481 441)  Column buffer control bit: LH_colbuf_cntl_0

 (29 9)  (503 441)  (503 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (515 441)  (515 441)  LC_4 Logic Functioning bit
 (43 9)  (517 441)  (517 441)  LC_4 Logic Functioning bit
 (45 9)  (519 441)  (519 441)  LC_4 Logic Functioning bit
 (26 10)  (500 442)  (500 442)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (501 442)  (501 442)  routing T_9_27.lc_trk_g1_5 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 442)  (503 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 442)  (504 442)  routing T_9_27.lc_trk_g1_5 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 442)  (506 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (511 442)  (511 442)  LC_5 Logic Functioning bit
 (39 10)  (513 442)  (513 442)  LC_5 Logic Functioning bit
 (44 10)  (518 442)  (518 442)  LC_5 Logic Functioning bit
 (45 10)  (519 442)  (519 442)  LC_5 Logic Functioning bit
 (27 11)  (501 443)  (501 443)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 443)  (503 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (41 11)  (515 443)  (515 443)  LC_5 Logic Functioning bit
 (43 11)  (517 443)  (517 443)  LC_5 Logic Functioning bit
 (45 11)  (519 443)  (519 443)  LC_5 Logic Functioning bit
 (14 12)  (488 444)  (488 444)  routing T_9_27.wire_logic_cluster/lc_0/out <X> T_9_27.lc_trk_g3_0
 (17 12)  (491 444)  (491 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (492 444)  (492 444)  routing T_9_27.wire_logic_cluster/lc_1/out <X> T_9_27.lc_trk_g3_1
 (22 12)  (496 444)  (496 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (497 444)  (497 444)  routing T_9_27.sp4_h_r_27 <X> T_9_27.lc_trk_g3_3
 (24 12)  (498 444)  (498 444)  routing T_9_27.sp4_h_r_27 <X> T_9_27.lc_trk_g3_3
 (26 12)  (500 444)  (500 444)  routing T_9_27.lc_trk_g0_4 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (501 444)  (501 444)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 444)  (503 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 444)  (504 444)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 444)  (506 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (511 444)  (511 444)  LC_6 Logic Functioning bit
 (39 12)  (513 444)  (513 444)  LC_6 Logic Functioning bit
 (44 12)  (518 444)  (518 444)  LC_6 Logic Functioning bit
 (45 12)  (519 444)  (519 444)  LC_6 Logic Functioning bit
 (17 13)  (491 445)  (491 445)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (495 445)  (495 445)  routing T_9_27.sp4_h_r_27 <X> T_9_27.lc_trk_g3_3
 (29 13)  (503 445)  (503 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 445)  (504 445)  routing T_9_27.lc_trk_g1_6 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (41 13)  (515 445)  (515 445)  LC_6 Logic Functioning bit
 (43 13)  (517 445)  (517 445)  LC_6 Logic Functioning bit
 (45 13)  (519 445)  (519 445)  LC_6 Logic Functioning bit
 (1 14)  (475 446)  (475 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (481 446)  (481 446)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (488 446)  (488 446)  routing T_9_27.wire_logic_cluster/lc_4/out <X> T_9_27.lc_trk_g3_4
 (21 14)  (495 446)  (495 446)  routing T_9_27.wire_logic_cluster/lc_7/out <X> T_9_27.lc_trk_g3_7
 (22 14)  (496 446)  (496 446)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (500 446)  (500 446)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (501 446)  (501 446)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (502 446)  (502 446)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 446)  (503 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 446)  (504 446)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (506 446)  (506 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (511 446)  (511 446)  LC_7 Logic Functioning bit
 (39 14)  (513 446)  (513 446)  LC_7 Logic Functioning bit
 (44 14)  (518 446)  (518 446)  LC_7 Logic Functioning bit
 (45 14)  (519 446)  (519 446)  LC_7 Logic Functioning bit
 (17 15)  (491 447)  (491 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (501 447)  (501 447)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 447)  (503 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 447)  (504 447)  routing T_9_27.lc_trk_g3_7 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (41 15)  (515 447)  (515 447)  LC_7 Logic Functioning bit
 (43 15)  (517 447)  (517 447)  LC_7 Logic Functioning bit
 (45 15)  (519 447)  (519 447)  LC_7 Logic Functioning bit


LogicTile_10_27



LogicTile_11_27

 (5 6)  (587 438)  (587 438)  routing T_11_27.sp4_v_b_3 <X> T_11_27.sp4_h_l_38
 (7 9)  (589 441)  (589 441)  Column buffer control bit: LH_colbuf_cntl_0

 (7 14)  (589 446)  (589 446)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_27

 (9 12)  (645 444)  (645 444)  routing T_12_27.sp4_v_t_47 <X> T_12_27.sp4_h_r_10


LogicTile_13_27



LogicTile_14_27



LogicTile_15_27



LogicTile_16_27

 (6 6)  (862 438)  (862 438)  routing T_16_27.sp4_h_l_47 <X> T_16_27.sp4_v_t_38


LogicTile_17_27



LogicTile_18_27



RAM_Tile_19_27



LogicTile_20_27



LogicTile_21_27



LogicTile_22_27



LogicTile_23_27



LogicTile_24_27



IpCon_Tile_25_27

 (36 0)  (1366 432)  (1366 432)  LC_0 Logic Functioning bit
 (37 0)  (1367 432)  (1367 432)  LC_0 Logic Functioning bit
 (42 0)  (1372 432)  (1372 432)  LC_0 Logic Functioning bit
 (43 0)  (1373 432)  (1373 432)  LC_0 Logic Functioning bit
 (50 0)  (1380 432)  (1380 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 433)  (1366 433)  LC_0 Logic Functioning bit
 (37 1)  (1367 433)  (1367 433)  LC_0 Logic Functioning bit
 (42 1)  (1372 433)  (1372 433)  LC_0 Logic Functioning bit
 (43 1)  (1373 433)  (1373 433)  LC_0 Logic Functioning bit
 (36 2)  (1366 434)  (1366 434)  LC_1 Logic Functioning bit
 (37 2)  (1367 434)  (1367 434)  LC_1 Logic Functioning bit
 (42 2)  (1372 434)  (1372 434)  LC_1 Logic Functioning bit
 (43 2)  (1373 434)  (1373 434)  LC_1 Logic Functioning bit
 (50 2)  (1380 434)  (1380 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 435)  (1366 435)  LC_1 Logic Functioning bit
 (37 3)  (1367 435)  (1367 435)  LC_1 Logic Functioning bit
 (42 3)  (1372 435)  (1372 435)  LC_1 Logic Functioning bit
 (43 3)  (1373 435)  (1373 435)  LC_1 Logic Functioning bit
 (36 4)  (1366 436)  (1366 436)  LC_2 Logic Functioning bit
 (37 4)  (1367 436)  (1367 436)  LC_2 Logic Functioning bit
 (42 4)  (1372 436)  (1372 436)  LC_2 Logic Functioning bit
 (43 4)  (1373 436)  (1373 436)  LC_2 Logic Functioning bit
 (50 4)  (1380 436)  (1380 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 437)  (1366 437)  LC_2 Logic Functioning bit
 (37 5)  (1367 437)  (1367 437)  LC_2 Logic Functioning bit
 (42 5)  (1372 437)  (1372 437)  LC_2 Logic Functioning bit
 (43 5)  (1373 437)  (1373 437)  LC_2 Logic Functioning bit
 (36 6)  (1366 438)  (1366 438)  LC_3 Logic Functioning bit
 (37 6)  (1367 438)  (1367 438)  LC_3 Logic Functioning bit
 (42 6)  (1372 438)  (1372 438)  LC_3 Logic Functioning bit
 (43 6)  (1373 438)  (1373 438)  LC_3 Logic Functioning bit
 (50 6)  (1380 438)  (1380 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 439)  (1366 439)  LC_3 Logic Functioning bit
 (37 7)  (1367 439)  (1367 439)  LC_3 Logic Functioning bit
 (42 7)  (1372 439)  (1372 439)  LC_3 Logic Functioning bit
 (43 7)  (1373 439)  (1373 439)  LC_3 Logic Functioning bit
 (36 8)  (1366 440)  (1366 440)  LC_4 Logic Functioning bit
 (37 8)  (1367 440)  (1367 440)  LC_4 Logic Functioning bit
 (42 8)  (1372 440)  (1372 440)  LC_4 Logic Functioning bit
 (43 8)  (1373 440)  (1373 440)  LC_4 Logic Functioning bit
 (50 8)  (1380 440)  (1380 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 441)  (1366 441)  LC_4 Logic Functioning bit
 (37 9)  (1367 441)  (1367 441)  LC_4 Logic Functioning bit
 (42 9)  (1372 441)  (1372 441)  LC_4 Logic Functioning bit
 (43 9)  (1373 441)  (1373 441)  LC_4 Logic Functioning bit
 (36 10)  (1366 442)  (1366 442)  LC_5 Logic Functioning bit
 (37 10)  (1367 442)  (1367 442)  LC_5 Logic Functioning bit
 (42 10)  (1372 442)  (1372 442)  LC_5 Logic Functioning bit
 (43 10)  (1373 442)  (1373 442)  LC_5 Logic Functioning bit
 (50 10)  (1380 442)  (1380 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 443)  (1366 443)  LC_5 Logic Functioning bit
 (37 11)  (1367 443)  (1367 443)  LC_5 Logic Functioning bit
 (42 11)  (1372 443)  (1372 443)  LC_5 Logic Functioning bit
 (43 11)  (1373 443)  (1373 443)  LC_5 Logic Functioning bit
 (36 12)  (1366 444)  (1366 444)  LC_6 Logic Functioning bit
 (37 12)  (1367 444)  (1367 444)  LC_6 Logic Functioning bit
 (42 12)  (1372 444)  (1372 444)  LC_6 Logic Functioning bit
 (43 12)  (1373 444)  (1373 444)  LC_6 Logic Functioning bit
 (50 12)  (1380 444)  (1380 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 445)  (1366 445)  LC_6 Logic Functioning bit
 (37 13)  (1367 445)  (1367 445)  LC_6 Logic Functioning bit
 (42 13)  (1372 445)  (1372 445)  LC_6 Logic Functioning bit
 (43 13)  (1373 445)  (1373 445)  LC_6 Logic Functioning bit
 (36 14)  (1366 446)  (1366 446)  LC_7 Logic Functioning bit
 (37 14)  (1367 446)  (1367 446)  LC_7 Logic Functioning bit
 (42 14)  (1372 446)  (1372 446)  LC_7 Logic Functioning bit
 (43 14)  (1373 446)  (1373 446)  LC_7 Logic Functioning bit
 (50 14)  (1380 446)  (1380 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 447)  (1366 447)  LC_7 Logic Functioning bit
 (37 15)  (1367 447)  (1367 447)  LC_7 Logic Functioning bit
 (42 15)  (1372 447)  (1372 447)  LC_7 Logic Functioning bit
 (43 15)  (1373 447)  (1373 447)  LC_7 Logic Functioning bit


DSP_Tile_0_26



LogicTile_1_26

 (7 9)  (61 425)  (61 425)  Column buffer control bit: LH_colbuf_cntl_0



LogicTile_2_26

 (7 9)  (115 425)  (115 425)  Column buffer control bit: LH_colbuf_cntl_0

 (7 14)  (115 430)  (115 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_3_26

 (7 9)  (169 425)  (169 425)  Column buffer control bit: LH_colbuf_cntl_0

 (7 14)  (169 430)  (169 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_4_26

 (7 9)  (223 425)  (223 425)  Column buffer control bit: LH_colbuf_cntl_0

 (7 14)  (223 430)  (223 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_5_26



RAM_Tile_6_26



LogicTile_7_26

 (17 1)  (383 417)  (383 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (25 6)  (391 422)  (391 422)  routing T_7_26.wire_logic_cluster/lc_6/out <X> T_7_26.lc_trk_g1_6
 (27 6)  (393 422)  (393 422)  routing T_7_26.lc_trk_g3_1 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (394 422)  (394 422)  routing T_7_26.lc_trk_g3_1 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 422)  (395 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 422)  (398 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 422)  (399 422)  routing T_7_26.lc_trk_g2_2 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (401 422)  (401 422)  routing T_7_26.lc_trk_g2_5 <X> T_7_26.input_2_3
 (40 6)  (406 422)  (406 422)  LC_3 Logic Functioning bit
 (22 7)  (388 423)  (388 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (392 423)  (392 423)  routing T_7_26.lc_trk_g3_2 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (393 423)  (393 423)  routing T_7_26.lc_trk_g3_2 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 423)  (394 423)  routing T_7_26.lc_trk_g3_2 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 423)  (395 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (397 423)  (397 423)  routing T_7_26.lc_trk_g2_2 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (398 423)  (398 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (399 423)  (399 423)  routing T_7_26.lc_trk_g2_5 <X> T_7_26.input_2_3
 (21 8)  (387 424)  (387 424)  routing T_7_26.rgt_op_3 <X> T_7_26.lc_trk_g2_3
 (22 8)  (388 424)  (388 424)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (390 424)  (390 424)  routing T_7_26.rgt_op_3 <X> T_7_26.lc_trk_g2_3
 (28 8)  (394 424)  (394 424)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 424)  (395 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (397 424)  (397 424)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 424)  (398 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (400 424)  (400 424)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (37 8)  (403 424)  (403 424)  LC_4 Logic Functioning bit
 (50 8)  (416 424)  (416 424)  Cascade bit: LH_LC04_inmux02_5

 (7 9)  (373 425)  (373 425)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (388 425)  (388 425)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (390 425)  (390 425)  routing T_7_26.tnr_op_2 <X> T_7_26.lc_trk_g2_2
 (29 9)  (395 425)  (395 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (396 425)  (396 425)  routing T_7_26.lc_trk_g2_3 <X> T_7_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (397 425)  (397 425)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (15 10)  (381 426)  (381 426)  routing T_7_26.tnr_op_5 <X> T_7_26.lc_trk_g2_5
 (17 10)  (383 426)  (383 426)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (388 426)  (388 426)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (390 426)  (390 426)  routing T_7_26.tnr_op_7 <X> T_7_26.lc_trk_g2_7
 (15 12)  (381 428)  (381 428)  routing T_7_26.rgt_op_1 <X> T_7_26.lc_trk_g3_1
 (17 12)  (383 428)  (383 428)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (384 428)  (384 428)  routing T_7_26.rgt_op_1 <X> T_7_26.lc_trk_g3_1
 (25 12)  (391 428)  (391 428)  routing T_7_26.rgt_op_2 <X> T_7_26.lc_trk_g3_2
 (28 12)  (394 428)  (394 428)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 428)  (395 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 428)  (396 428)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (397 428)  (397 428)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 428)  (398 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 428)  (399 428)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 428)  (400 428)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (40 12)  (406 428)  (406 428)  LC_6 Logic Functioning bit
 (42 12)  (408 428)  (408 428)  LC_6 Logic Functioning bit
 (22 13)  (388 429)  (388 429)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (390 429)  (390 429)  routing T_7_26.rgt_op_2 <X> T_7_26.lc_trk_g3_2
 (30 13)  (396 429)  (396 429)  routing T_7_26.lc_trk_g2_7 <X> T_7_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (397 429)  (397 429)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (40 13)  (406 429)  (406 429)  LC_6 Logic Functioning bit
 (42 13)  (408 429)  (408 429)  LC_6 Logic Functioning bit
 (7 14)  (373 430)  (373 430)  Column buffer control bit: LH_colbuf_cntl_7

 (22 15)  (388 431)  (388 431)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (390 431)  (390 431)  routing T_7_26.tnr_op_6 <X> T_7_26.lc_trk_g3_6


LogicTile_8_26

 (27 0)  (447 416)  (447 416)  routing T_8_26.lc_trk_g3_0 <X> T_8_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 416)  (448 416)  routing T_8_26.lc_trk_g3_0 <X> T_8_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 416)  (449 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (37 0)  (457 416)  (457 416)  LC_0 Logic Functioning bit
 (38 0)  (458 416)  (458 416)  LC_0 Logic Functioning bit
 (41 0)  (461 416)  (461 416)  LC_0 Logic Functioning bit
 (42 0)  (462 416)  (462 416)  LC_0 Logic Functioning bit
 (44 0)  (464 416)  (464 416)  LC_0 Logic Functioning bit
 (45 0)  (465 416)  (465 416)  LC_0 Logic Functioning bit
 (48 0)  (468 416)  (468 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (32 1)  (452 417)  (452 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (453 417)  (453 417)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.input_2_0
 (35 1)  (455 417)  (455 417)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.input_2_0
 (37 1)  (457 417)  (457 417)  LC_0 Logic Functioning bit
 (38 1)  (458 417)  (458 417)  LC_0 Logic Functioning bit
 (41 1)  (461 417)  (461 417)  LC_0 Logic Functioning bit
 (42 1)  (462 417)  (462 417)  LC_0 Logic Functioning bit
 (45 1)  (465 417)  (465 417)  LC_0 Logic Functioning bit
 (48 1)  (468 417)  (468 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (420 418)  (420 418)  routing T_8_26.glb_netwk_7 <X> T_8_26.wire_logic_cluster/lc_7/clk
 (1 2)  (421 418)  (421 418)  routing T_8_26.glb_netwk_7 <X> T_8_26.wire_logic_cluster/lc_7/clk
 (2 2)  (422 418)  (422 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (437 418)  (437 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (447 418)  (447 418)  routing T_8_26.lc_trk_g3_1 <X> T_8_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 418)  (448 418)  routing T_8_26.lc_trk_g3_1 <X> T_8_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 418)  (449 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 418)  (452 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (456 418)  (456 418)  LC_1 Logic Functioning bit
 (39 2)  (459 418)  (459 418)  LC_1 Logic Functioning bit
 (41 2)  (461 418)  (461 418)  LC_1 Logic Functioning bit
 (42 2)  (462 418)  (462 418)  LC_1 Logic Functioning bit
 (44 2)  (464 418)  (464 418)  LC_1 Logic Functioning bit
 (45 2)  (465 418)  (465 418)  LC_1 Logic Functioning bit
 (0 3)  (420 419)  (420 419)  routing T_8_26.glb_netwk_7 <X> T_8_26.wire_logic_cluster/lc_7/clk
 (18 3)  (438 419)  (438 419)  routing T_8_26.sp4_r_v_b_29 <X> T_8_26.lc_trk_g0_5
 (32 3)  (452 419)  (452 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (453 419)  (453 419)  routing T_8_26.lc_trk_g2_3 <X> T_8_26.input_2_1
 (35 3)  (455 419)  (455 419)  routing T_8_26.lc_trk_g2_3 <X> T_8_26.input_2_1
 (36 3)  (456 419)  (456 419)  LC_1 Logic Functioning bit
 (39 3)  (459 419)  (459 419)  LC_1 Logic Functioning bit
 (41 3)  (461 419)  (461 419)  LC_1 Logic Functioning bit
 (42 3)  (462 419)  (462 419)  LC_1 Logic Functioning bit
 (45 3)  (465 419)  (465 419)  LC_1 Logic Functioning bit
 (48 3)  (468 419)  (468 419)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (421 420)  (421 420)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (27 4)  (447 420)  (447 420)  routing T_8_26.lc_trk_g3_4 <X> T_8_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 420)  (448 420)  routing T_8_26.lc_trk_g3_4 <X> T_8_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 420)  (449 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 420)  (450 420)  routing T_8_26.lc_trk_g3_4 <X> T_8_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 420)  (452 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (456 420)  (456 420)  LC_2 Logic Functioning bit
 (39 4)  (459 420)  (459 420)  LC_2 Logic Functioning bit
 (41 4)  (461 420)  (461 420)  LC_2 Logic Functioning bit
 (42 4)  (462 420)  (462 420)  LC_2 Logic Functioning bit
 (44 4)  (464 420)  (464 420)  LC_2 Logic Functioning bit
 (45 4)  (465 420)  (465 420)  LC_2 Logic Functioning bit
 (48 4)  (468 420)  (468 420)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (32 5)  (452 421)  (452 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (453 421)  (453 421)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.input_2_2
 (35 5)  (455 421)  (455 421)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.input_2_2
 (36 5)  (456 421)  (456 421)  LC_2 Logic Functioning bit
 (39 5)  (459 421)  (459 421)  LC_2 Logic Functioning bit
 (41 5)  (461 421)  (461 421)  LC_2 Logic Functioning bit
 (42 5)  (462 421)  (462 421)  LC_2 Logic Functioning bit
 (45 5)  (465 421)  (465 421)  LC_2 Logic Functioning bit
 (48 5)  (468 421)  (468 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 6)  (447 422)  (447 422)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 422)  (448 422)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 422)  (449 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 422)  (450 422)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (452 422)  (452 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (456 422)  (456 422)  LC_3 Logic Functioning bit
 (39 6)  (459 422)  (459 422)  LC_3 Logic Functioning bit
 (41 6)  (461 422)  (461 422)  LC_3 Logic Functioning bit
 (42 6)  (462 422)  (462 422)  LC_3 Logic Functioning bit
 (44 6)  (464 422)  (464 422)  LC_3 Logic Functioning bit
 (45 6)  (465 422)  (465 422)  LC_3 Logic Functioning bit
 (48 6)  (468 422)  (468 422)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (32 7)  (452 423)  (452 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (453 423)  (453 423)  routing T_8_26.lc_trk_g2_3 <X> T_8_26.input_2_3
 (35 7)  (455 423)  (455 423)  routing T_8_26.lc_trk_g2_3 <X> T_8_26.input_2_3
 (36 7)  (456 423)  (456 423)  LC_3 Logic Functioning bit
 (39 7)  (459 423)  (459 423)  LC_3 Logic Functioning bit
 (41 7)  (461 423)  (461 423)  LC_3 Logic Functioning bit
 (42 7)  (462 423)  (462 423)  LC_3 Logic Functioning bit
 (45 7)  (465 423)  (465 423)  LC_3 Logic Functioning bit
 (7 8)  (427 424)  (427 424)  Column buffer control bit: LH_colbuf_cntl_1

 (21 8)  (441 424)  (441 424)  routing T_8_26.rgt_op_3 <X> T_8_26.lc_trk_g2_3
 (22 8)  (442 424)  (442 424)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (444 424)  (444 424)  routing T_8_26.rgt_op_3 <X> T_8_26.lc_trk_g2_3
 (25 8)  (445 424)  (445 424)  routing T_8_26.rgt_op_2 <X> T_8_26.lc_trk_g2_2
 (27 8)  (447 424)  (447 424)  routing T_8_26.lc_trk_g3_4 <X> T_8_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 424)  (448 424)  routing T_8_26.lc_trk_g3_4 <X> T_8_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 424)  (449 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 424)  (450 424)  routing T_8_26.lc_trk_g3_4 <X> T_8_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 424)  (452 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (455 424)  (455 424)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input_2_4
 (36 8)  (456 424)  (456 424)  LC_4 Logic Functioning bit
 (39 8)  (459 424)  (459 424)  LC_4 Logic Functioning bit
 (41 8)  (461 424)  (461 424)  LC_4 Logic Functioning bit
 (42 8)  (462 424)  (462 424)  LC_4 Logic Functioning bit
 (44 8)  (464 424)  (464 424)  LC_4 Logic Functioning bit
 (45 8)  (465 424)  (465 424)  LC_4 Logic Functioning bit
 (7 9)  (427 425)  (427 425)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (442 425)  (442 425)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (444 425)  (444 425)  routing T_8_26.rgt_op_2 <X> T_8_26.lc_trk_g2_2
 (32 9)  (452 425)  (452 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (453 425)  (453 425)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input_2_4
 (35 9)  (455 425)  (455 425)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input_2_4
 (36 9)  (456 425)  (456 425)  LC_4 Logic Functioning bit
 (39 9)  (459 425)  (459 425)  LC_4 Logic Functioning bit
 (41 9)  (461 425)  (461 425)  LC_4 Logic Functioning bit
 (42 9)  (462 425)  (462 425)  LC_4 Logic Functioning bit
 (45 9)  (465 425)  (465 425)  LC_4 Logic Functioning bit
 (48 9)  (468 425)  (468 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (441 426)  (441 426)  routing T_8_26.rgt_op_7 <X> T_8_26.lc_trk_g2_7
 (22 10)  (442 426)  (442 426)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (444 426)  (444 426)  routing T_8_26.rgt_op_7 <X> T_8_26.lc_trk_g2_7
 (25 10)  (445 426)  (445 426)  routing T_8_26.rgt_op_6 <X> T_8_26.lc_trk_g2_6
 (27 10)  (447 426)  (447 426)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (448 426)  (448 426)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 426)  (449 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 426)  (450 426)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 426)  (452 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (455 426)  (455 426)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.input_2_5
 (36 10)  (456 426)  (456 426)  LC_5 Logic Functioning bit
 (39 10)  (459 426)  (459 426)  LC_5 Logic Functioning bit
 (41 10)  (461 426)  (461 426)  LC_5 Logic Functioning bit
 (42 10)  (462 426)  (462 426)  LC_5 Logic Functioning bit
 (44 10)  (464 426)  (464 426)  LC_5 Logic Functioning bit
 (45 10)  (465 426)  (465 426)  LC_5 Logic Functioning bit
 (22 11)  (442 427)  (442 427)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (444 427)  (444 427)  routing T_8_26.rgt_op_6 <X> T_8_26.lc_trk_g2_6
 (32 11)  (452 427)  (452 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (453 427)  (453 427)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.input_2_5
 (35 11)  (455 427)  (455 427)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.input_2_5
 (36 11)  (456 427)  (456 427)  LC_5 Logic Functioning bit
 (39 11)  (459 427)  (459 427)  LC_5 Logic Functioning bit
 (41 11)  (461 427)  (461 427)  LC_5 Logic Functioning bit
 (42 11)  (462 427)  (462 427)  LC_5 Logic Functioning bit
 (45 11)  (465 427)  (465 427)  LC_5 Logic Functioning bit
 (48 11)  (468 427)  (468 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (434 428)  (434 428)  routing T_8_26.rgt_op_0 <X> T_8_26.lc_trk_g3_0
 (15 12)  (435 428)  (435 428)  routing T_8_26.rgt_op_1 <X> T_8_26.lc_trk_g3_1
 (17 12)  (437 428)  (437 428)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (438 428)  (438 428)  routing T_8_26.rgt_op_1 <X> T_8_26.lc_trk_g3_1
 (29 12)  (449 428)  (449 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 428)  (450 428)  routing T_8_26.lc_trk_g0_5 <X> T_8_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 428)  (452 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (455 428)  (455 428)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input_2_6
 (36 12)  (456 428)  (456 428)  LC_6 Logic Functioning bit
 (39 12)  (459 428)  (459 428)  LC_6 Logic Functioning bit
 (41 12)  (461 428)  (461 428)  LC_6 Logic Functioning bit
 (42 12)  (462 428)  (462 428)  LC_6 Logic Functioning bit
 (44 12)  (464 428)  (464 428)  LC_6 Logic Functioning bit
 (45 12)  (465 428)  (465 428)  LC_6 Logic Functioning bit
 (52 12)  (472 428)  (472 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (435 429)  (435 429)  routing T_8_26.rgt_op_0 <X> T_8_26.lc_trk_g3_0
 (17 13)  (437 429)  (437 429)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (32 13)  (452 429)  (452 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (453 429)  (453 429)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input_2_6
 (35 13)  (455 429)  (455 429)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input_2_6
 (36 13)  (456 429)  (456 429)  LC_6 Logic Functioning bit
 (39 13)  (459 429)  (459 429)  LC_6 Logic Functioning bit
 (41 13)  (461 429)  (461 429)  LC_6 Logic Functioning bit
 (42 13)  (462 429)  (462 429)  LC_6 Logic Functioning bit
 (45 13)  (465 429)  (465 429)  LC_6 Logic Functioning bit
 (48 13)  (468 429)  (468 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (421 430)  (421 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (427 430)  (427 430)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (434 430)  (434 430)  routing T_8_26.rgt_op_4 <X> T_8_26.lc_trk_g3_4
 (15 14)  (435 430)  (435 430)  routing T_8_26.rgt_op_5 <X> T_8_26.lc_trk_g3_5
 (17 14)  (437 430)  (437 430)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (438 430)  (438 430)  routing T_8_26.rgt_op_5 <X> T_8_26.lc_trk_g3_5
 (22 14)  (442 430)  (442 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (447 430)  (447 430)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 430)  (448 430)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 430)  (449 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 430)  (450 430)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 430)  (452 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (455 430)  (455 430)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.input_2_7
 (36 14)  (456 430)  (456 430)  LC_7 Logic Functioning bit
 (39 14)  (459 430)  (459 430)  LC_7 Logic Functioning bit
 (41 14)  (461 430)  (461 430)  LC_7 Logic Functioning bit
 (42 14)  (462 430)  (462 430)  LC_7 Logic Functioning bit
 (44 14)  (464 430)  (464 430)  LC_7 Logic Functioning bit
 (45 14)  (465 430)  (465 430)  LC_7 Logic Functioning bit
 (52 14)  (472 430)  (472 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (435 431)  (435 431)  routing T_8_26.rgt_op_4 <X> T_8_26.lc_trk_g3_4
 (17 15)  (437 431)  (437 431)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (441 431)  (441 431)  routing T_8_26.sp4_r_v_b_47 <X> T_8_26.lc_trk_g3_7
 (30 15)  (450 431)  (450 431)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.wire_logic_cluster/lc_7/in_1
 (32 15)  (452 431)  (452 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (453 431)  (453 431)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.input_2_7
 (35 15)  (455 431)  (455 431)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.input_2_7
 (36 15)  (456 431)  (456 431)  LC_7 Logic Functioning bit
 (39 15)  (459 431)  (459 431)  LC_7 Logic Functioning bit
 (41 15)  (461 431)  (461 431)  LC_7 Logic Functioning bit
 (42 15)  (462 431)  (462 431)  LC_7 Logic Functioning bit
 (45 15)  (465 431)  (465 431)  LC_7 Logic Functioning bit


LogicTile_9_26

 (25 0)  (499 416)  (499 416)  routing T_9_26.sp12_h_r_2 <X> T_9_26.lc_trk_g0_2
 (26 0)  (500 416)  (500 416)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (501 416)  (501 416)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 416)  (502 416)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 416)  (503 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 416)  (506 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (511 416)  (511 416)  LC_0 Logic Functioning bit
 (39 0)  (513 416)  (513 416)  LC_0 Logic Functioning bit
 (44 0)  (518 416)  (518 416)  LC_0 Logic Functioning bit
 (45 0)  (519 416)  (519 416)  LC_0 Logic Functioning bit
 (22 1)  (496 417)  (496 417)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (498 417)  (498 417)  routing T_9_26.sp12_h_r_2 <X> T_9_26.lc_trk_g0_2
 (25 1)  (499 417)  (499 417)  routing T_9_26.sp12_h_r_2 <X> T_9_26.lc_trk_g0_2
 (28 1)  (502 417)  (502 417)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (503 417)  (503 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (515 417)  (515 417)  LC_0 Logic Functioning bit
 (43 1)  (517 417)  (517 417)  LC_0 Logic Functioning bit
 (45 1)  (519 417)  (519 417)  LC_0 Logic Functioning bit
 (50 1)  (524 417)  (524 417)  Carry_In_Mux bit 

 (0 2)  (474 418)  (474 418)  routing T_9_26.glb_netwk_7 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (1 2)  (475 418)  (475 418)  routing T_9_26.glb_netwk_7 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (2 2)  (476 418)  (476 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (501 418)  (501 418)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 418)  (502 418)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 418)  (503 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 418)  (506 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (511 418)  (511 418)  LC_1 Logic Functioning bit
 (39 2)  (513 418)  (513 418)  LC_1 Logic Functioning bit
 (44 2)  (518 418)  (518 418)  LC_1 Logic Functioning bit
 (45 2)  (519 418)  (519 418)  LC_1 Logic Functioning bit
 (0 3)  (474 419)  (474 419)  routing T_9_26.glb_netwk_7 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (27 3)  (501 419)  (501 419)  routing T_9_26.lc_trk_g1_0 <X> T_9_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (503 419)  (503 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (41 3)  (515 419)  (515 419)  LC_1 Logic Functioning bit
 (43 3)  (517 419)  (517 419)  LC_1 Logic Functioning bit
 (45 3)  (519 419)  (519 419)  LC_1 Logic Functioning bit
 (1 4)  (475 420)  (475 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (495 420)  (495 420)  routing T_9_26.wire_logic_cluster/lc_3/out <X> T_9_26.lc_trk_g1_3
 (22 4)  (496 420)  (496 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (499 420)  (499 420)  routing T_9_26.wire_logic_cluster/lc_2/out <X> T_9_26.lc_trk_g1_2
 (26 4)  (500 420)  (500 420)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (501 420)  (501 420)  routing T_9_26.lc_trk_g1_2 <X> T_9_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 420)  (503 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 420)  (506 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (511 420)  (511 420)  LC_2 Logic Functioning bit
 (39 4)  (513 420)  (513 420)  LC_2 Logic Functioning bit
 (44 4)  (518 420)  (518 420)  LC_2 Logic Functioning bit
 (45 4)  (519 420)  (519 420)  LC_2 Logic Functioning bit
 (1 5)  (475 421)  (475 421)  routing T_9_26.lc_trk_g0_2 <X> T_9_26.wire_logic_cluster/lc_7/cen
 (14 5)  (488 421)  (488 421)  routing T_9_26.sp4_r_v_b_24 <X> T_9_26.lc_trk_g1_0
 (17 5)  (491 421)  (491 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (496 421)  (496 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (502 421)  (502 421)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 421)  (503 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 421)  (504 421)  routing T_9_26.lc_trk_g1_2 <X> T_9_26.wire_logic_cluster/lc_2/in_1
 (41 5)  (515 421)  (515 421)  LC_2 Logic Functioning bit
 (43 5)  (517 421)  (517 421)  LC_2 Logic Functioning bit
 (45 5)  (519 421)  (519 421)  LC_2 Logic Functioning bit
 (17 6)  (491 422)  (491 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (492 422)  (492 422)  routing T_9_26.wire_logic_cluster/lc_5/out <X> T_9_26.lc_trk_g1_5
 (25 6)  (499 422)  (499 422)  routing T_9_26.wire_logic_cluster/lc_6/out <X> T_9_26.lc_trk_g1_6
 (27 6)  (501 422)  (501 422)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 422)  (503 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 422)  (506 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (511 422)  (511 422)  LC_3 Logic Functioning bit
 (39 6)  (513 422)  (513 422)  LC_3 Logic Functioning bit
 (44 6)  (518 422)  (518 422)  LC_3 Logic Functioning bit
 (45 6)  (519 422)  (519 422)  LC_3 Logic Functioning bit
 (22 7)  (496 423)  (496 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (501 423)  (501 423)  routing T_9_26.lc_trk_g1_0 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 423)  (503 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (504 423)  (504 423)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (41 7)  (515 423)  (515 423)  LC_3 Logic Functioning bit
 (43 7)  (517 423)  (517 423)  LC_3 Logic Functioning bit
 (45 7)  (519 423)  (519 423)  LC_3 Logic Functioning bit
 (7 8)  (481 424)  (481 424)  Column buffer control bit: LH_colbuf_cntl_1

 (26 8)  (500 424)  (500 424)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (501 424)  (501 424)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (502 424)  (502 424)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 424)  (503 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 424)  (504 424)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 424)  (506 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (511 424)  (511 424)  LC_4 Logic Functioning bit
 (39 8)  (513 424)  (513 424)  LC_4 Logic Functioning bit
 (44 8)  (518 424)  (518 424)  LC_4 Logic Functioning bit
 (45 8)  (519 424)  (519 424)  LC_4 Logic Functioning bit
 (7 9)  (481 425)  (481 425)  Column buffer control bit: LH_colbuf_cntl_0

 (28 9)  (502 425)  (502 425)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 425)  (503 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (515 425)  (515 425)  LC_4 Logic Functioning bit
 (43 9)  (517 425)  (517 425)  LC_4 Logic Functioning bit
 (45 9)  (519 425)  (519 425)  LC_4 Logic Functioning bit
 (14 10)  (488 426)  (488 426)  routing T_9_26.rgt_op_4 <X> T_9_26.lc_trk_g2_4
 (27 10)  (501 426)  (501 426)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 426)  (503 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 426)  (504 426)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 426)  (506 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (511 426)  (511 426)  LC_5 Logic Functioning bit
 (39 10)  (513 426)  (513 426)  LC_5 Logic Functioning bit
 (44 10)  (518 426)  (518 426)  LC_5 Logic Functioning bit
 (45 10)  (519 426)  (519 426)  LC_5 Logic Functioning bit
 (15 11)  (489 427)  (489 427)  routing T_9_26.rgt_op_4 <X> T_9_26.lc_trk_g2_4
 (17 11)  (491 427)  (491 427)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (501 427)  (501 427)  routing T_9_26.lc_trk_g1_0 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 427)  (503 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (41 11)  (515 427)  (515 427)  LC_5 Logic Functioning bit
 (43 11)  (517 427)  (517 427)  LC_5 Logic Functioning bit
 (45 11)  (519 427)  (519 427)  LC_5 Logic Functioning bit
 (14 12)  (488 428)  (488 428)  routing T_9_26.wire_logic_cluster/lc_0/out <X> T_9_26.lc_trk_g3_0
 (17 12)  (491 428)  (491 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (492 428)  (492 428)  routing T_9_26.wire_logic_cluster/lc_1/out <X> T_9_26.lc_trk_g3_1
 (26 12)  (500 428)  (500 428)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (501 428)  (501 428)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 428)  (503 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 428)  (504 428)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (506 428)  (506 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (511 428)  (511 428)  LC_6 Logic Functioning bit
 (39 12)  (513 428)  (513 428)  LC_6 Logic Functioning bit
 (44 12)  (518 428)  (518 428)  LC_6 Logic Functioning bit
 (45 12)  (519 428)  (519 428)  LC_6 Logic Functioning bit
 (17 13)  (491 429)  (491 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (28 13)  (502 429)  (502 429)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 429)  (503 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 429)  (504 429)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (41 13)  (515 429)  (515 429)  LC_6 Logic Functioning bit
 (43 13)  (517 429)  (517 429)  LC_6 Logic Functioning bit
 (45 13)  (519 429)  (519 429)  LC_6 Logic Functioning bit
 (1 14)  (475 430)  (475 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (481 430)  (481 430)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (488 430)  (488 430)  routing T_9_26.wire_logic_cluster/lc_4/out <X> T_9_26.lc_trk_g3_4
 (21 14)  (495 430)  (495 430)  routing T_9_26.wire_logic_cluster/lc_7/out <X> T_9_26.lc_trk_g3_7
 (22 14)  (496 430)  (496 430)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (501 430)  (501 430)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (502 430)  (502 430)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 430)  (503 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 430)  (504 430)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (506 430)  (506 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (511 430)  (511 430)  LC_7 Logic Functioning bit
 (39 14)  (513 430)  (513 430)  LC_7 Logic Functioning bit
 (44 14)  (518 430)  (518 430)  LC_7 Logic Functioning bit
 (45 14)  (519 430)  (519 430)  LC_7 Logic Functioning bit
 (17 15)  (491 431)  (491 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (501 431)  (501 431)  routing T_9_26.lc_trk_g1_0 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 431)  (503 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 431)  (504 431)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (41 15)  (515 431)  (515 431)  LC_7 Logic Functioning bit
 (43 15)  (517 431)  (517 431)  LC_7 Logic Functioning bit
 (45 15)  (519 431)  (519 431)  LC_7 Logic Functioning bit


LogicTile_10_26

 (14 5)  (542 421)  (542 421)  routing T_10_26.sp4_h_r_0 <X> T_10_26.lc_trk_g1_0
 (15 5)  (543 421)  (543 421)  routing T_10_26.sp4_h_r_0 <X> T_10_26.lc_trk_g1_0
 (16 5)  (544 421)  (544 421)  routing T_10_26.sp4_h_r_0 <X> T_10_26.lc_trk_g1_0
 (17 5)  (545 421)  (545 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (32 8)  (560 424)  (560 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (562 424)  (562 424)  routing T_10_26.lc_trk_g1_0 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (40 8)  (568 424)  (568 424)  LC_4 Logic Functioning bit
 (41 8)  (569 424)  (569 424)  LC_4 Logic Functioning bit
 (42 8)  (570 424)  (570 424)  LC_4 Logic Functioning bit
 (43 8)  (571 424)  (571 424)  LC_4 Logic Functioning bit
 (51 8)  (579 424)  (579 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (7 9)  (535 425)  (535 425)  Column buffer control bit: LH_colbuf_cntl_0

 (40 9)  (568 425)  (568 425)  LC_4 Logic Functioning bit
 (41 9)  (569 425)  (569 425)  LC_4 Logic Functioning bit
 (42 9)  (570 425)  (570 425)  LC_4 Logic Functioning bit
 (43 9)  (571 425)  (571 425)  LC_4 Logic Functioning bit
 (51 9)  (579 425)  (579 425)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 14)  (535 430)  (535 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_11_26

 (14 6)  (596 422)  (596 422)  routing T_11_26.bnr_op_4 <X> T_11_26.lc_trk_g1_4
 (14 7)  (596 423)  (596 423)  routing T_11_26.bnr_op_4 <X> T_11_26.lc_trk_g1_4
 (17 7)  (599 423)  (599 423)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (14 10)  (596 426)  (596 426)  routing T_11_26.rgt_op_4 <X> T_11_26.lc_trk_g2_4
 (15 11)  (597 427)  (597 427)  routing T_11_26.rgt_op_4 <X> T_11_26.lc_trk_g2_4
 (17 11)  (599 427)  (599 427)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 14)  (604 430)  (604 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (605 430)  (605 430)  routing T_11_26.sp4_h_r_31 <X> T_11_26.lc_trk_g3_7
 (24 14)  (606 430)  (606 430)  routing T_11_26.sp4_h_r_31 <X> T_11_26.lc_trk_g3_7
 (26 14)  (608 430)  (608 430)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (609 430)  (609 430)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (610 430)  (610 430)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (611 430)  (611 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (612 430)  (612 430)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (613 430)  (613 430)  routing T_11_26.lc_trk_g2_4 <X> T_11_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (614 430)  (614 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (615 430)  (615 430)  routing T_11_26.lc_trk_g2_4 <X> T_11_26.wire_logic_cluster/lc_7/in_3
 (37 14)  (619 430)  (619 430)  LC_7 Logic Functioning bit
 (39 14)  (621 430)  (621 430)  LC_7 Logic Functioning bit
 (41 14)  (623 430)  (623 430)  LC_7 Logic Functioning bit
 (43 14)  (625 430)  (625 430)  LC_7 Logic Functioning bit
 (47 14)  (629 430)  (629 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (633 430)  (633 430)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (603 431)  (603 431)  routing T_11_26.sp4_h_r_31 <X> T_11_26.lc_trk_g3_7
 (27 15)  (609 431)  (609 431)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (611 431)  (611 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (612 431)  (612 431)  routing T_11_26.lc_trk_g3_7 <X> T_11_26.wire_logic_cluster/lc_7/in_1
 (37 15)  (619 431)  (619 431)  LC_7 Logic Functioning bit
 (39 15)  (621 431)  (621 431)  LC_7 Logic Functioning bit
 (40 15)  (622 431)  (622 431)  LC_7 Logic Functioning bit
 (42 15)  (624 431)  (624 431)  LC_7 Logic Functioning bit
 (48 15)  (630 431)  (630 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (633 431)  (633 431)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_26

 (17 0)  (653 416)  (653 416)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (654 416)  (654 416)  routing T_12_26.bnr_op_1 <X> T_12_26.lc_trk_g0_1
 (18 1)  (654 417)  (654 417)  routing T_12_26.bnr_op_1 <X> T_12_26.lc_trk_g0_1
 (0 2)  (636 418)  (636 418)  routing T_12_26.glb_netwk_7 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (1 2)  (637 418)  (637 418)  routing T_12_26.glb_netwk_7 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (2 2)  (638 418)  (638 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 419)  (636 419)  routing T_12_26.glb_netwk_7 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (15 3)  (651 419)  (651 419)  routing T_12_26.bot_op_4 <X> T_12_26.lc_trk_g0_4
 (17 3)  (653 419)  (653 419)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (14 6)  (650 422)  (650 422)  routing T_12_26.wire_logic_cluster/lc_4/out <X> T_12_26.lc_trk_g1_4
 (17 7)  (653 423)  (653 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (662 424)  (662 424)  routing T_12_26.lc_trk_g0_4 <X> T_12_26.wire_logic_cluster/lc_4/in_0
 (29 8)  (665 424)  (665 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (667 424)  (667 424)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (668 424)  (668 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (670 424)  (670 424)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (37 8)  (673 424)  (673 424)  LC_4 Logic Functioning bit
 (39 8)  (675 424)  (675 424)  LC_4 Logic Functioning bit
 (41 8)  (677 424)  (677 424)  LC_4 Logic Functioning bit
 (43 8)  (679 424)  (679 424)  LC_4 Logic Functioning bit
 (45 8)  (681 424)  (681 424)  LC_4 Logic Functioning bit
 (46 8)  (682 424)  (682 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (7 9)  (643 425)  (643 425)  Column buffer control bit: LH_colbuf_cntl_0

 (29 9)  (665 425)  (665 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (673 425)  (673 425)  LC_4 Logic Functioning bit
 (39 9)  (675 425)  (675 425)  LC_4 Logic Functioning bit
 (40 9)  (676 425)  (676 425)  LC_4 Logic Functioning bit
 (42 9)  (678 425)  (678 425)  LC_4 Logic Functioning bit
 (45 9)  (681 425)  (681 425)  LC_4 Logic Functioning bit
 (1 14)  (637 430)  (637 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (643 430)  (643 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_26

 (15 0)  (709 416)  (709 416)  routing T_13_26.bot_op_1 <X> T_13_26.lc_trk_g0_1
 (17 0)  (711 416)  (711 416)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (723 416)  (723 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (725 416)  (725 416)  routing T_13_26.lc_trk_g1_4 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 416)  (726 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (728 416)  (728 416)  routing T_13_26.lc_trk_g1_4 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 416)  (730 416)  LC_0 Logic Functioning bit
 (38 0)  (732 416)  (732 416)  LC_0 Logic Functioning bit
 (52 0)  (746 416)  (746 416)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (730 417)  (730 417)  LC_0 Logic Functioning bit
 (38 1)  (732 417)  (732 417)  LC_0 Logic Functioning bit
 (11 6)  (705 422)  (705 422)  routing T_13_26.sp4_v_b_9 <X> T_13_26.sp4_v_t_40
 (13 6)  (707 422)  (707 422)  routing T_13_26.sp4_v_b_9 <X> T_13_26.sp4_v_t_40
 (14 6)  (708 422)  (708 422)  routing T_13_26.lft_op_4 <X> T_13_26.lc_trk_g1_4
 (15 7)  (709 423)  (709 423)  routing T_13_26.lft_op_4 <X> T_13_26.lc_trk_g1_4
 (17 7)  (711 423)  (711 423)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (7 9)  (701 425)  (701 425)  Column buffer control bit: LH_colbuf_cntl_0

 (9 10)  (703 426)  (703 426)  routing T_13_26.sp4_v_b_7 <X> T_13_26.sp4_h_l_42
 (7 14)  (701 430)  (701 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_14_26



LogicTile_15_26



LogicTile_16_26



LogicTile_17_26



LogicTile_18_26



RAM_Tile_19_26



LogicTile_20_26



LogicTile_21_26



LogicTile_22_26



LogicTile_23_26



LogicTile_24_26



DSP_Tile_25_26



LogicTile_1_25

 (22 3)  (76 403)  (76 403)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 8)  (80 408)  (80 408)  routing T_1_25.lc_trk_g0_6 <X> T_1_25.wire_logic_cluster/lc_4/in_0
 (37 8)  (91 408)  (91 408)  LC_4 Logic Functioning bit
 (39 8)  (93 408)  (93 408)  LC_4 Logic Functioning bit
 (40 8)  (94 408)  (94 408)  LC_4 Logic Functioning bit
 (42 8)  (96 408)  (96 408)  LC_4 Logic Functioning bit
 (46 8)  (100 408)  (100 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (105 408)  (105 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (80 409)  (80 409)  routing T_1_25.lc_trk_g0_6 <X> T_1_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 409)  (83 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (90 409)  (90 409)  LC_4 Logic Functioning bit
 (38 9)  (92 409)  (92 409)  LC_4 Logic Functioning bit
 (41 9)  (95 409)  (95 409)  LC_4 Logic Functioning bit
 (43 9)  (97 409)  (97 409)  LC_4 Logic Functioning bit
 (48 9)  (102 409)  (102 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (1 10)  (55 410)  (55 410)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_0 glb2local_2
 (3 12)  (57 412)  (57 412)  routing T_1_25.sp12_v_t_22 <X> T_1_25.sp12_h_r_1


LogicTile_2_25

 (8 11)  (116 411)  (116 411)  routing T_2_25.sp4_h_r_7 <X> T_2_25.sp4_v_t_42
 (9 11)  (117 411)  (117 411)  routing T_2_25.sp4_h_r_7 <X> T_2_25.sp4_v_t_42


LogicTile_3_25

 (4 8)  (166 408)  (166 408)  routing T_3_25.sp4_h_l_37 <X> T_3_25.sp4_v_b_6
 (6 8)  (168 408)  (168 408)  routing T_3_25.sp4_h_l_37 <X> T_3_25.sp4_v_b_6
 (5 9)  (167 409)  (167 409)  routing T_3_25.sp4_h_l_37 <X> T_3_25.sp4_v_b_6


RAM_Tile_6_25

 (10 10)  (334 410)  (334 410)  routing T_6_25.sp4_v_b_2 <X> T_6_25.sp4_h_l_42


LogicTile_7_25

 (14 3)  (380 403)  (380 403)  routing T_7_25.top_op_4 <X> T_7_25.lc_trk_g0_4
 (15 3)  (381 403)  (381 403)  routing T_7_25.top_op_4 <X> T_7_25.lc_trk_g0_4
 (17 3)  (383 403)  (383 403)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 6)  (392 406)  (392 406)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (395 406)  (395 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 406)  (396 406)  routing T_7_25.lc_trk_g0_4 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (397 406)  (397 406)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 406)  (398 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 406)  (399 406)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 406)  (400 406)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (401 406)  (401 406)  routing T_7_25.lc_trk_g2_7 <X> T_7_25.input_2_3
 (37 6)  (403 406)  (403 406)  LC_3 Logic Functioning bit
 (26 7)  (392 407)  (392 407)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (393 407)  (393 407)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 407)  (394 407)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 407)  (395 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (397 407)  (397 407)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (398 407)  (398 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (399 407)  (399 407)  routing T_7_25.lc_trk_g2_7 <X> T_7_25.input_2_3
 (35 7)  (401 407)  (401 407)  routing T_7_25.lc_trk_g2_7 <X> T_7_25.input_2_3
 (36 7)  (402 407)  (402 407)  LC_3 Logic Functioning bit
 (37 7)  (403 407)  (403 407)  LC_3 Logic Functioning bit
 (21 10)  (387 410)  (387 410)  routing T_7_25.sp4_v_t_26 <X> T_7_25.lc_trk_g2_7
 (22 10)  (388 410)  (388 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (389 410)  (389 410)  routing T_7_25.sp4_v_t_26 <X> T_7_25.lc_trk_g2_7
 (21 11)  (387 411)  (387 411)  routing T_7_25.sp4_v_t_26 <X> T_7_25.lc_trk_g2_7
 (22 14)  (388 414)  (388 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (389 414)  (389 414)  routing T_7_25.sp4_v_b_47 <X> T_7_25.lc_trk_g3_7
 (24 14)  (390 414)  (390 414)  routing T_7_25.sp4_v_b_47 <X> T_7_25.lc_trk_g3_7
 (25 14)  (391 414)  (391 414)  routing T_7_25.rgt_op_6 <X> T_7_25.lc_trk_g3_6
 (22 15)  (388 415)  (388 415)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (390 415)  (390 415)  routing T_7_25.rgt_op_6 <X> T_7_25.lc_trk_g3_6


LogicTile_8_25

 (21 0)  (441 400)  (441 400)  routing T_8_25.wire_logic_cluster/lc_3/out <X> T_8_25.lc_trk_g0_3
 (22 0)  (442 400)  (442 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (449 400)  (449 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 400)  (452 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 400)  (453 400)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (454 400)  (454 400)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.wire_logic_cluster/lc_0/in_3
 (22 1)  (442 401)  (442 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (445 401)  (445 401)  routing T_8_25.sp4_r_v_b_33 <X> T_8_25.lc_trk_g0_2
 (26 1)  (446 401)  (446 401)  routing T_8_25.lc_trk_g1_3 <X> T_8_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (447 401)  (447 401)  routing T_8_25.lc_trk_g1_3 <X> T_8_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 401)  (449 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (450 401)  (450 401)  routing T_8_25.lc_trk_g0_3 <X> T_8_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (451 401)  (451 401)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 401)  (452 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (455 401)  (455 401)  routing T_8_25.lc_trk_g0_2 <X> T_8_25.input_2_0
 (38 1)  (458 401)  (458 401)  LC_0 Logic Functioning bit
 (13 2)  (433 402)  (433 402)  routing T_8_25.sp4_h_r_2 <X> T_8_25.sp4_v_t_39
 (14 2)  (434 402)  (434 402)  routing T_8_25.wire_logic_cluster/lc_4/out <X> T_8_25.lc_trk_g0_4
 (15 2)  (435 402)  (435 402)  routing T_8_25.top_op_5 <X> T_8_25.lc_trk_g0_5
 (17 2)  (437 402)  (437 402)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (441 402)  (441 402)  routing T_8_25.wire_logic_cluster/lc_7/out <X> T_8_25.lc_trk_g0_7
 (22 2)  (442 402)  (442 402)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (446 402)  (446 402)  routing T_8_25.lc_trk_g0_7 <X> T_8_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (447 402)  (447 402)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 402)  (448 402)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 402)  (449 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 402)  (452 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (458 402)  (458 402)  LC_1 Logic Functioning bit
 (41 2)  (461 402)  (461 402)  LC_1 Logic Functioning bit
 (50 2)  (470 402)  (470 402)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (432 403)  (432 403)  routing T_8_25.sp4_h_r_2 <X> T_8_25.sp4_v_t_39
 (17 3)  (437 403)  (437 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (438 403)  (438 403)  routing T_8_25.top_op_5 <X> T_8_25.lc_trk_g0_5
 (26 3)  (446 403)  (446 403)  routing T_8_25.lc_trk_g0_7 <X> T_8_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 403)  (449 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (450 403)  (450 403)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (451 403)  (451 403)  routing T_8_25.lc_trk_g0_2 <X> T_8_25.wire_logic_cluster/lc_1/in_3
 (39 3)  (459 403)  (459 403)  LC_1 Logic Functioning bit
 (22 4)  (442 404)  (442 404)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (444 404)  (444 404)  routing T_8_25.top_op_3 <X> T_8_25.lc_trk_g1_3
 (29 4)  (449 404)  (449 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 404)  (450 404)  routing T_8_25.lc_trk_g0_5 <X> T_8_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (451 404)  (451 404)  routing T_8_25.lc_trk_g1_4 <X> T_8_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 404)  (452 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (454 404)  (454 404)  routing T_8_25.lc_trk_g1_4 <X> T_8_25.wire_logic_cluster/lc_2/in_3
 (40 4)  (460 404)  (460 404)  LC_2 Logic Functioning bit
 (42 4)  (462 404)  (462 404)  LC_2 Logic Functioning bit
 (14 5)  (434 405)  (434 405)  routing T_8_25.top_op_0 <X> T_8_25.lc_trk_g1_0
 (15 5)  (435 405)  (435 405)  routing T_8_25.top_op_0 <X> T_8_25.lc_trk_g1_0
 (17 5)  (437 405)  (437 405)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (441 405)  (441 405)  routing T_8_25.top_op_3 <X> T_8_25.lc_trk_g1_3
 (40 5)  (460 405)  (460 405)  LC_2 Logic Functioning bit
 (42 5)  (462 405)  (462 405)  LC_2 Logic Functioning bit
 (22 6)  (442 406)  (442 406)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (444 406)  (444 406)  routing T_8_25.top_op_7 <X> T_8_25.lc_trk_g1_7
 (26 6)  (446 406)  (446 406)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.wire_logic_cluster/lc_3/in_0
 (28 6)  (448 406)  (448 406)  routing T_8_25.lc_trk_g2_0 <X> T_8_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 406)  (449 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (451 406)  (451 406)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 406)  (452 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (454 406)  (454 406)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (455 406)  (455 406)  routing T_8_25.lc_trk_g3_4 <X> T_8_25.input_2_3
 (40 6)  (460 406)  (460 406)  LC_3 Logic Functioning bit
 (14 7)  (434 407)  (434 407)  routing T_8_25.top_op_4 <X> T_8_25.lc_trk_g1_4
 (15 7)  (435 407)  (435 407)  routing T_8_25.top_op_4 <X> T_8_25.lc_trk_g1_4
 (17 7)  (437 407)  (437 407)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (441 407)  (441 407)  routing T_8_25.top_op_7 <X> T_8_25.lc_trk_g1_7
 (22 7)  (442 407)  (442 407)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (444 407)  (444 407)  routing T_8_25.top_op_6 <X> T_8_25.lc_trk_g1_6
 (25 7)  (445 407)  (445 407)  routing T_8_25.top_op_6 <X> T_8_25.lc_trk_g1_6
 (26 7)  (446 407)  (446 407)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (447 407)  (447 407)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 407)  (448 407)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 407)  (449 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (451 407)  (451 407)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (452 407)  (452 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (453 407)  (453 407)  routing T_8_25.lc_trk_g3_4 <X> T_8_25.input_2_3
 (34 7)  (454 407)  (454 407)  routing T_8_25.lc_trk_g3_4 <X> T_8_25.input_2_3
 (21 8)  (441 408)  (441 408)  routing T_8_25.sp4_v_t_22 <X> T_8_25.lc_trk_g2_3
 (22 8)  (442 408)  (442 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (443 408)  (443 408)  routing T_8_25.sp4_v_t_22 <X> T_8_25.lc_trk_g2_3
 (25 8)  (445 408)  (445 408)  routing T_8_25.sp4_v_t_23 <X> T_8_25.lc_trk_g2_2
 (26 8)  (446 408)  (446 408)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (447 408)  (447 408)  routing T_8_25.lc_trk_g1_0 <X> T_8_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 408)  (449 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (451 408)  (451 408)  routing T_8_25.lc_trk_g1_6 <X> T_8_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 408)  (452 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (454 408)  (454 408)  routing T_8_25.lc_trk_g1_6 <X> T_8_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (455 408)  (455 408)  routing T_8_25.lc_trk_g3_7 <X> T_8_25.input_2_4
 (40 8)  (460 408)  (460 408)  LC_4 Logic Functioning bit
 (42 8)  (462 408)  (462 408)  LC_4 Logic Functioning bit
 (15 9)  (435 409)  (435 409)  routing T_8_25.sp4_v_t_29 <X> T_8_25.lc_trk_g2_0
 (16 9)  (436 409)  (436 409)  routing T_8_25.sp4_v_t_29 <X> T_8_25.lc_trk_g2_0
 (17 9)  (437 409)  (437 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (441 409)  (441 409)  routing T_8_25.sp4_v_t_22 <X> T_8_25.lc_trk_g2_3
 (22 9)  (442 409)  (442 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (443 409)  (443 409)  routing T_8_25.sp4_v_t_23 <X> T_8_25.lc_trk_g2_2
 (25 9)  (445 409)  (445 409)  routing T_8_25.sp4_v_t_23 <X> T_8_25.lc_trk_g2_2
 (26 9)  (446 409)  (446 409)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (447 409)  (447 409)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 409)  (449 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (451 409)  (451 409)  routing T_8_25.lc_trk_g1_6 <X> T_8_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (452 409)  (452 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (453 409)  (453 409)  routing T_8_25.lc_trk_g3_7 <X> T_8_25.input_2_4
 (34 9)  (454 409)  (454 409)  routing T_8_25.lc_trk_g3_7 <X> T_8_25.input_2_4
 (35 9)  (455 409)  (455 409)  routing T_8_25.lc_trk_g3_7 <X> T_8_25.input_2_4
 (41 9)  (461 409)  (461 409)  LC_4 Logic Functioning bit
 (14 10)  (434 410)  (434 410)  routing T_8_25.sp4_v_b_36 <X> T_8_25.lc_trk_g2_4
 (16 10)  (436 410)  (436 410)  routing T_8_25.sp4_v_b_37 <X> T_8_25.lc_trk_g2_5
 (17 10)  (437 410)  (437 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (438 410)  (438 410)  routing T_8_25.sp4_v_b_37 <X> T_8_25.lc_trk_g2_5
 (22 10)  (442 410)  (442 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (446 410)  (446 410)  routing T_8_25.lc_trk_g1_4 <X> T_8_25.wire_logic_cluster/lc_5/in_0
 (28 10)  (448 410)  (448 410)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 410)  (449 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 410)  (450 410)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 410)  (452 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 410)  (453 410)  routing T_8_25.lc_trk_g2_0 <X> T_8_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (455 410)  (455 410)  routing T_8_25.lc_trk_g0_5 <X> T_8_25.input_2_5
 (40 10)  (460 410)  (460 410)  LC_5 Logic Functioning bit
 (14 11)  (434 411)  (434 411)  routing T_8_25.sp4_v_b_36 <X> T_8_25.lc_trk_g2_4
 (16 11)  (436 411)  (436 411)  routing T_8_25.sp4_v_b_36 <X> T_8_25.lc_trk_g2_4
 (17 11)  (437 411)  (437 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (438 411)  (438 411)  routing T_8_25.sp4_v_b_37 <X> T_8_25.lc_trk_g2_5
 (21 11)  (441 411)  (441 411)  routing T_8_25.sp4_r_v_b_39 <X> T_8_25.lc_trk_g2_7
 (22 11)  (442 411)  (442 411)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (443 411)  (443 411)  routing T_8_25.sp12_v_t_21 <X> T_8_25.lc_trk_g2_6
 (25 11)  (445 411)  (445 411)  routing T_8_25.sp12_v_t_21 <X> T_8_25.lc_trk_g2_6
 (27 11)  (447 411)  (447 411)  routing T_8_25.lc_trk_g1_4 <X> T_8_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 411)  (449 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (450 411)  (450 411)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (452 411)  (452 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (14 12)  (434 412)  (434 412)  routing T_8_25.sp4_v_t_21 <X> T_8_25.lc_trk_g3_0
 (21 12)  (441 412)  (441 412)  routing T_8_25.sp4_v_t_22 <X> T_8_25.lc_trk_g3_3
 (22 12)  (442 412)  (442 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (443 412)  (443 412)  routing T_8_25.sp4_v_t_22 <X> T_8_25.lc_trk_g3_3
 (25 12)  (445 412)  (445 412)  routing T_8_25.wire_logic_cluster/lc_2/out <X> T_8_25.lc_trk_g3_2
 (26 12)  (446 412)  (446 412)  routing T_8_25.lc_trk_g0_4 <X> T_8_25.wire_logic_cluster/lc_6/in_0
 (28 12)  (448 412)  (448 412)  routing T_8_25.lc_trk_g2_3 <X> T_8_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 412)  (449 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (452 412)  (452 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 412)  (453 412)  routing T_8_25.lc_trk_g3_0 <X> T_8_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (454 412)  (454 412)  routing T_8_25.lc_trk_g3_0 <X> T_8_25.wire_logic_cluster/lc_6/in_3
 (50 12)  (470 412)  (470 412)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (425 413)  (425 413)  routing T_8_25.sp4_h_r_9 <X> T_8_25.sp4_v_b_9
 (14 13)  (434 413)  (434 413)  routing T_8_25.sp4_v_t_21 <X> T_8_25.lc_trk_g3_0
 (16 13)  (436 413)  (436 413)  routing T_8_25.sp4_v_t_21 <X> T_8_25.lc_trk_g3_0
 (17 13)  (437 413)  (437 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (441 413)  (441 413)  routing T_8_25.sp4_v_t_22 <X> T_8_25.lc_trk_g3_3
 (22 13)  (442 413)  (442 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (449 413)  (449 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (450 413)  (450 413)  routing T_8_25.lc_trk_g2_3 <X> T_8_25.wire_logic_cluster/lc_6/in_1
 (42 13)  (462 413)  (462 413)  LC_6 Logic Functioning bit
 (21 14)  (441 414)  (441 414)  routing T_8_25.rgt_op_7 <X> T_8_25.lc_trk_g3_7
 (22 14)  (442 414)  (442 414)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (444 414)  (444 414)  routing T_8_25.rgt_op_7 <X> T_8_25.lc_trk_g3_7
 (26 14)  (446 414)  (446 414)  routing T_8_25.lc_trk_g2_7 <X> T_8_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (448 414)  (448 414)  routing T_8_25.lc_trk_g2_2 <X> T_8_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 414)  (449 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (451 414)  (451 414)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 414)  (452 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 414)  (453 414)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (455 414)  (455 414)  routing T_8_25.lc_trk_g2_5 <X> T_8_25.input_2_7
 (36 14)  (456 414)  (456 414)  LC_7 Logic Functioning bit
 (15 15)  (435 415)  (435 415)  routing T_8_25.sp4_v_t_33 <X> T_8_25.lc_trk_g3_4
 (16 15)  (436 415)  (436 415)  routing T_8_25.sp4_v_t_33 <X> T_8_25.lc_trk_g3_4
 (17 15)  (437 415)  (437 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (442 415)  (442 415)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (443 415)  (443 415)  routing T_8_25.sp12_v_t_21 <X> T_8_25.lc_trk_g3_6
 (25 15)  (445 415)  (445 415)  routing T_8_25.sp12_v_t_21 <X> T_8_25.lc_trk_g3_6
 (26 15)  (446 415)  (446 415)  routing T_8_25.lc_trk_g2_7 <X> T_8_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (448 415)  (448 415)  routing T_8_25.lc_trk_g2_7 <X> T_8_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 415)  (449 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (450 415)  (450 415)  routing T_8_25.lc_trk_g2_2 <X> T_8_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (452 415)  (452 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (453 415)  (453 415)  routing T_8_25.lc_trk_g2_5 <X> T_8_25.input_2_7


LogicTile_9_25

 (0 2)  (474 402)  (474 402)  routing T_9_25.glb_netwk_7 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (1 2)  (475 402)  (475 402)  routing T_9_25.glb_netwk_7 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (2 2)  (476 402)  (476 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (474 403)  (474 403)  routing T_9_25.glb_netwk_7 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (1 4)  (475 404)  (475 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (15 4)  (489 404)  (489 404)  routing T_9_25.top_op_1 <X> T_9_25.lc_trk_g1_1
 (17 4)  (491 404)  (491 404)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (32 4)  (506 404)  (506 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (508 404)  (508 404)  routing T_9_25.lc_trk_g1_0 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (510 404)  (510 404)  LC_2 Logic Functioning bit
 (37 4)  (511 404)  (511 404)  LC_2 Logic Functioning bit
 (38 4)  (512 404)  (512 404)  LC_2 Logic Functioning bit
 (39 4)  (513 404)  (513 404)  LC_2 Logic Functioning bit
 (45 4)  (519 404)  (519 404)  LC_2 Logic Functioning bit
 (46 4)  (520 404)  (520 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (488 405)  (488 405)  routing T_9_25.top_op_0 <X> T_9_25.lc_trk_g1_0
 (15 5)  (489 405)  (489 405)  routing T_9_25.top_op_0 <X> T_9_25.lc_trk_g1_0
 (17 5)  (491 405)  (491 405)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (492 405)  (492 405)  routing T_9_25.top_op_1 <X> T_9_25.lc_trk_g1_1
 (36 5)  (510 405)  (510 405)  LC_2 Logic Functioning bit
 (37 5)  (511 405)  (511 405)  LC_2 Logic Functioning bit
 (38 5)  (512 405)  (512 405)  LC_2 Logic Functioning bit
 (39 5)  (513 405)  (513 405)  LC_2 Logic Functioning bit
 (45 5)  (519 405)  (519 405)  LC_2 Logic Functioning bit
 (1 14)  (475 414)  (475 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (32 14)  (506 414)  (506 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (508 414)  (508 414)  routing T_9_25.lc_trk_g1_1 <X> T_9_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (510 414)  (510 414)  LC_7 Logic Functioning bit
 (37 14)  (511 414)  (511 414)  LC_7 Logic Functioning bit
 (38 14)  (512 414)  (512 414)  LC_7 Logic Functioning bit
 (39 14)  (513 414)  (513 414)  LC_7 Logic Functioning bit
 (45 14)  (519 414)  (519 414)  LC_7 Logic Functioning bit
 (36 15)  (510 415)  (510 415)  LC_7 Logic Functioning bit
 (37 15)  (511 415)  (511 415)  LC_7 Logic Functioning bit
 (38 15)  (512 415)  (512 415)  LC_7 Logic Functioning bit
 (39 15)  (513 415)  (513 415)  LC_7 Logic Functioning bit
 (45 15)  (519 415)  (519 415)  LC_7 Logic Functioning bit
 (48 15)  (522 415)  (522 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_25

 (0 2)  (528 402)  (528 402)  routing T_10_25.glb_netwk_7 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (1 2)  (529 402)  (529 402)  routing T_10_25.glb_netwk_7 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (2 2)  (530 402)  (530 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (528 403)  (528 403)  routing T_10_25.glb_netwk_7 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (31 10)  (559 410)  (559 410)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (560 410)  (560 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (561 410)  (561 410)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (564 410)  (564 410)  LC_5 Logic Functioning bit
 (37 10)  (565 410)  (565 410)  LC_5 Logic Functioning bit
 (38 10)  (566 410)  (566 410)  LC_5 Logic Functioning bit
 (39 10)  (567 410)  (567 410)  LC_5 Logic Functioning bit
 (45 10)  (573 410)  (573 410)  LC_5 Logic Functioning bit
 (46 10)  (574 410)  (574 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (16 11)  (544 411)  (544 411)  routing T_10_25.sp12_v_b_12 <X> T_10_25.lc_trk_g2_4
 (17 11)  (545 411)  (545 411)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (36 11)  (564 411)  (564 411)  LC_5 Logic Functioning bit
 (37 11)  (565 411)  (565 411)  LC_5 Logic Functioning bit
 (38 11)  (566 411)  (566 411)  LC_5 Logic Functioning bit
 (39 11)  (567 411)  (567 411)  LC_5 Logic Functioning bit
 (45 11)  (573 411)  (573 411)  LC_5 Logic Functioning bit
 (1 14)  (529 414)  (529 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_11_25

 (9 15)  (591 415)  (591 415)  routing T_11_25.sp4_v_b_2 <X> T_11_25.sp4_v_t_47
 (10 15)  (592 415)  (592 415)  routing T_11_25.sp4_v_b_2 <X> T_11_25.sp4_v_t_47


LogicTile_12_25

 (15 0)  (651 400)  (651 400)  routing T_12_25.bot_op_1 <X> T_12_25.lc_trk_g0_1
 (17 0)  (653 400)  (653 400)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (636 402)  (636 402)  routing T_12_25.glb_netwk_7 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (1 2)  (637 402)  (637 402)  routing T_12_25.glb_netwk_7 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (2 2)  (638 402)  (638 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 403)  (636 403)  routing T_12_25.glb_netwk_7 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (21 4)  (657 404)  (657 404)  routing T_12_25.bnr_op_3 <X> T_12_25.lc_trk_g1_3
 (22 4)  (658 404)  (658 404)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (21 5)  (657 405)  (657 405)  routing T_12_25.bnr_op_3 <X> T_12_25.lc_trk_g1_3
 (29 8)  (665 408)  (665 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (667 408)  (667 408)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (668 408)  (668 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (669 408)  (669 408)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (670 408)  (670 408)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (672 408)  (672 408)  LC_4 Logic Functioning bit
 (37 8)  (673 408)  (673 408)  LC_4 Logic Functioning bit
 (38 8)  (674 408)  (674 408)  LC_4 Logic Functioning bit
 (39 8)  (675 408)  (675 408)  LC_4 Logic Functioning bit
 (41 8)  (677 408)  (677 408)  LC_4 Logic Functioning bit
 (43 8)  (679 408)  (679 408)  LC_4 Logic Functioning bit
 (45 8)  (681 408)  (681 408)  LC_4 Logic Functioning bit
 (26 9)  (662 409)  (662 409)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (663 409)  (663 409)  routing T_12_25.lc_trk_g1_3 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (665 409)  (665 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (667 409)  (667 409)  routing T_12_25.lc_trk_g3_6 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (41 9)  (677 409)  (677 409)  LC_4 Logic Functioning bit
 (43 9)  (679 409)  (679 409)  LC_4 Logic Functioning bit
 (1 14)  (637 414)  (637 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (22 15)  (658 415)  (658 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (661 415)  (661 415)  routing T_12_25.sp4_r_v_b_46 <X> T_12_25.lc_trk_g3_6


LogicTile_13_25

 (22 0)  (716 400)  (716 400)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (718 400)  (718 400)  routing T_13_25.bot_op_3 <X> T_13_25.lc_trk_g0_3
 (0 2)  (694 402)  (694 402)  routing T_13_25.glb_netwk_7 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (1 2)  (695 402)  (695 402)  routing T_13_25.glb_netwk_7 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (2 2)  (696 402)  (696 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (711 402)  (711 402)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 2)  (721 402)  (721 402)  routing T_13_25.lc_trk_g3_1 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (722 402)  (722 402)  routing T_13_25.lc_trk_g3_1 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 402)  (723 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (726 402)  (726 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 402)  (727 402)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (728 402)  (728 402)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (729 402)  (729 402)  routing T_13_25.lc_trk_g0_5 <X> T_13_25.input_2_1
 (45 2)  (739 402)  (739 402)  LC_1 Logic Functioning bit
 (0 3)  (694 403)  (694 403)  routing T_13_25.glb_netwk_7 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (26 3)  (720 403)  (720 403)  routing T_13_25.lc_trk_g0_3 <X> T_13_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 403)  (723 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (725 403)  (725 403)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (726 403)  (726 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (38 3)  (732 403)  (732 403)  LC_1 Logic Functioning bit
 (48 3)  (742 403)  (742 403)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 8)  (695 408)  (695 408)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_0 glb2local_1
 (17 12)  (711 412)  (711 412)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (712 412)  (712 412)  routing T_13_25.bnl_op_1 <X> T_13_25.lc_trk_g3_1
 (22 12)  (716 412)  (716 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (717 412)  (717 412)  routing T_13_25.sp12_v_b_11 <X> T_13_25.lc_trk_g3_3
 (3 13)  (697 413)  (697 413)  routing T_13_25.sp12_h_l_22 <X> T_13_25.sp12_h_r_1
 (18 13)  (712 413)  (712 413)  routing T_13_25.bnl_op_1 <X> T_13_25.lc_trk_g3_1


DSP_Tile_25_25

 (3 15)  (1333 415)  (1333 415)  routing T_25_25.sp12_h_l_22 <X> T_25_25.sp12_v_t_22


LogicTile_1_24

 (12 4)  (66 388)  (66 388)  routing T_1_24.sp4_v_t_40 <X> T_1_24.sp4_h_r_5


LogicTile_2_24

 (21 0)  (129 384)  (129 384)  routing T_2_24.bnr_op_3 <X> T_2_24.lc_trk_g0_3
 (22 0)  (130 384)  (130 384)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (137 384)  (137 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (140 384)  (140 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (144 384)  (144 384)  LC_0 Logic Functioning bit
 (37 0)  (145 384)  (145 384)  LC_0 Logic Functioning bit
 (38 0)  (146 384)  (146 384)  LC_0 Logic Functioning bit
 (39 0)  (147 384)  (147 384)  LC_0 Logic Functioning bit
 (44 0)  (152 384)  (152 384)  LC_0 Logic Functioning bit
 (21 1)  (129 385)  (129 385)  routing T_2_24.bnr_op_3 <X> T_2_24.lc_trk_g0_3
 (30 1)  (138 385)  (138 385)  routing T_2_24.lc_trk_g0_3 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (40 1)  (148 385)  (148 385)  LC_0 Logic Functioning bit
 (41 1)  (149 385)  (149 385)  LC_0 Logic Functioning bit
 (42 1)  (150 385)  (150 385)  LC_0 Logic Functioning bit
 (43 1)  (151 385)  (151 385)  LC_0 Logic Functioning bit
 (49 1)  (157 385)  (157 385)  Carry_In_Mux bit 

 (27 2)  (135 386)  (135 386)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 386)  (137 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 386)  (138 386)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 386)  (140 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 386)  (144 386)  LC_1 Logic Functioning bit
 (37 2)  (145 386)  (145 386)  LC_1 Logic Functioning bit
 (38 2)  (146 386)  (146 386)  LC_1 Logic Functioning bit
 (39 2)  (147 386)  (147 386)  LC_1 Logic Functioning bit
 (44 2)  (152 386)  (152 386)  LC_1 Logic Functioning bit
 (40 3)  (148 387)  (148 387)  LC_1 Logic Functioning bit
 (41 3)  (149 387)  (149 387)  LC_1 Logic Functioning bit
 (42 3)  (150 387)  (150 387)  LC_1 Logic Functioning bit
 (43 3)  (151 387)  (151 387)  LC_1 Logic Functioning bit
 (25 4)  (133 388)  (133 388)  routing T_2_24.bnr_op_2 <X> T_2_24.lc_trk_g1_2
 (27 4)  (135 388)  (135 388)  routing T_2_24.lc_trk_g1_2 <X> T_2_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 388)  (137 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 388)  (140 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (145 388)  (145 388)  LC_2 Logic Functioning bit
 (39 4)  (147 388)  (147 388)  LC_2 Logic Functioning bit
 (41 4)  (149 388)  (149 388)  LC_2 Logic Functioning bit
 (43 4)  (151 388)  (151 388)  LC_2 Logic Functioning bit
 (22 5)  (130 389)  (130 389)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (133 389)  (133 389)  routing T_2_24.bnr_op_2 <X> T_2_24.lc_trk_g1_2
 (30 5)  (138 389)  (138 389)  routing T_2_24.lc_trk_g1_2 <X> T_2_24.wire_logic_cluster/lc_2/in_1
 (37 5)  (145 389)  (145 389)  LC_2 Logic Functioning bit
 (39 5)  (147 389)  (147 389)  LC_2 Logic Functioning bit
 (41 5)  (149 389)  (149 389)  LC_2 Logic Functioning bit
 (43 5)  (151 389)  (151 389)  LC_2 Logic Functioning bit
 (17 6)  (125 390)  (125 390)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (126 390)  (126 390)  routing T_2_24.bnr_op_5 <X> T_2_24.lc_trk_g1_5
 (18 7)  (126 391)  (126 391)  routing T_2_24.bnr_op_5 <X> T_2_24.lc_trk_g1_5


LogicTile_3_24

 (0 2)  (162 386)  (162 386)  routing T_3_24.glb_netwk_7 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (1 2)  (163 386)  (163 386)  routing T_3_24.glb_netwk_7 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (2 2)  (164 386)  (164 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (178 386)  (178 386)  routing T_3_24.sp4_v_b_5 <X> T_3_24.lc_trk_g0_5
 (17 2)  (179 386)  (179 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (180 386)  (180 386)  routing T_3_24.sp4_v_b_5 <X> T_3_24.lc_trk_g0_5
 (0 3)  (162 387)  (162 387)  routing T_3_24.glb_netwk_7 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (1 4)  (163 388)  (163 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (184 388)  (184 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (185 388)  (185 388)  routing T_3_24.sp4_v_b_19 <X> T_3_24.lc_trk_g1_3
 (24 4)  (186 388)  (186 388)  routing T_3_24.sp4_v_b_19 <X> T_3_24.lc_trk_g1_3
 (0 5)  (162 389)  (162 389)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (1 5)  (163 389)  (163 389)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (25 6)  (187 390)  (187 390)  routing T_3_24.wire_logic_cluster/lc_6/out <X> T_3_24.lc_trk_g1_6
 (22 7)  (184 391)  (184 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (17 11)  (179 395)  (179 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 12)  (188 396)  (188 396)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (189 396)  (189 396)  routing T_3_24.lc_trk_g1_6 <X> T_3_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 396)  (191 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 396)  (192 396)  routing T_3_24.lc_trk_g1_6 <X> T_3_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (193 396)  (193 396)  routing T_3_24.lc_trk_g0_5 <X> T_3_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 396)  (194 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (197 396)  (197 396)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.input_2_6
 (37 12)  (199 396)  (199 396)  LC_6 Logic Functioning bit
 (42 12)  (204 396)  (204 396)  LC_6 Logic Functioning bit
 (45 12)  (207 396)  (207 396)  LC_6 Logic Functioning bit
 (26 13)  (188 397)  (188 397)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (189 397)  (189 397)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (190 397)  (190 397)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 397)  (191 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (192 397)  (192 397)  routing T_3_24.lc_trk_g1_6 <X> T_3_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (194 397)  (194 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (195 397)  (195 397)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.input_2_6
 (36 13)  (198 397)  (198 397)  LC_6 Logic Functioning bit
 (38 13)  (200 397)  (200 397)  LC_6 Logic Functioning bit
 (48 13)  (210 397)  (210 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (213 397)  (213 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (183 398)  (183 398)  routing T_3_24.wire_logic_cluster/lc_7/out <X> T_3_24.lc_trk_g3_7
 (22 14)  (184 398)  (184 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (188 398)  (188 398)  routing T_3_24.lc_trk_g0_5 <X> T_3_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (190 398)  (190 398)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 398)  (191 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 398)  (192 398)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (193 398)  (193 398)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 398)  (194 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 398)  (195 398)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (196 398)  (196 398)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (197 398)  (197 398)  routing T_3_24.lc_trk_g1_6 <X> T_3_24.input_2_7
 (38 14)  (200 398)  (200 398)  LC_7 Logic Functioning bit
 (42 14)  (204 398)  (204 398)  LC_7 Logic Functioning bit
 (45 14)  (207 398)  (207 398)  LC_7 Logic Functioning bit
 (29 15)  (191 399)  (191 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (193 399)  (193 399)  routing T_3_24.lc_trk_g3_7 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (194 399)  (194 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (196 399)  (196 399)  routing T_3_24.lc_trk_g1_6 <X> T_3_24.input_2_7
 (35 15)  (197 399)  (197 399)  routing T_3_24.lc_trk_g1_6 <X> T_3_24.input_2_7
 (38 15)  (200 399)  (200 399)  LC_7 Logic Functioning bit
 (43 15)  (205 399)  (205 399)  LC_7 Logic Functioning bit
 (48 15)  (210 399)  (210 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (213 399)  (213 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_4_24

 (5 5)  (221 389)  (221 389)  routing T_4_24.sp4_h_r_3 <X> T_4_24.sp4_v_b_3


LogicTile_5_24

 (11 4)  (281 388)  (281 388)  routing T_5_24.sp4_h_r_0 <X> T_5_24.sp4_v_b_5
 (8 5)  (278 389)  (278 389)  routing T_5_24.sp4_h_l_47 <X> T_5_24.sp4_v_b_4
 (9 5)  (279 389)  (279 389)  routing T_5_24.sp4_h_l_47 <X> T_5_24.sp4_v_b_4
 (10 5)  (280 389)  (280 389)  routing T_5_24.sp4_h_l_47 <X> T_5_24.sp4_v_b_4
 (12 8)  (282 392)  (282 392)  routing T_5_24.sp4_h_l_40 <X> T_5_24.sp4_h_r_8
 (13 9)  (283 393)  (283 393)  routing T_5_24.sp4_h_l_40 <X> T_5_24.sp4_h_r_8
 (8 13)  (278 397)  (278 397)  routing T_5_24.sp4_h_r_10 <X> T_5_24.sp4_v_b_10
 (8 14)  (278 398)  (278 398)  routing T_5_24.sp4_h_r_10 <X> T_5_24.sp4_h_l_47


RAM_Tile_6_24

 (11 0)  (335 384)  (335 384)  routing T_6_24.sp4_h_r_9 <X> T_6_24.sp4_v_b_2
 (19 2)  (343 386)  (343 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (12 5)  (336 389)  (336 389)  routing T_6_24.sp4_h_r_5 <X> T_6_24.sp4_v_b_5
 (3 6)  (327 390)  (327 390)  routing T_6_24.sp12_v_b_0 <X> T_6_24.sp12_v_t_23
 (8 9)  (332 393)  (332 393)  routing T_6_24.sp4_h_r_7 <X> T_6_24.sp4_v_b_7
 (12 13)  (336 397)  (336 397)  routing T_6_24.sp4_h_r_11 <X> T_6_24.sp4_v_b_11


LogicTile_7_24

 (14 0)  (380 384)  (380 384)  routing T_7_24.sp4_h_l_5 <X> T_7_24.lc_trk_g0_0
 (21 0)  (387 384)  (387 384)  routing T_7_24.wire_logic_cluster/lc_3/out <X> T_7_24.lc_trk_g0_3
 (22 0)  (388 384)  (388 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (391 384)  (391 384)  routing T_7_24.wire_logic_cluster/lc_2/out <X> T_7_24.lc_trk_g0_2
 (27 0)  (393 384)  (393 384)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (394 384)  (394 384)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 384)  (395 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 384)  (398 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 384)  (399 384)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (402 384)  (402 384)  LC_0 Logic Functioning bit
 (38 0)  (404 384)  (404 384)  LC_0 Logic Functioning bit
 (41 0)  (407 384)  (407 384)  LC_0 Logic Functioning bit
 (42 0)  (408 384)  (408 384)  LC_0 Logic Functioning bit
 (43 0)  (409 384)  (409 384)  LC_0 Logic Functioning bit
 (45 0)  (411 384)  (411 384)  LC_0 Logic Functioning bit
 (46 0)  (412 384)  (412 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (380 385)  (380 385)  routing T_7_24.sp4_h_l_5 <X> T_7_24.lc_trk_g0_0
 (15 1)  (381 385)  (381 385)  routing T_7_24.sp4_h_l_5 <X> T_7_24.lc_trk_g0_0
 (16 1)  (382 385)  (382 385)  routing T_7_24.sp4_h_l_5 <X> T_7_24.lc_trk_g0_0
 (17 1)  (383 385)  (383 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (388 385)  (388 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (394 385)  (394 385)  routing T_7_24.lc_trk_g2_0 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 385)  (395 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 385)  (396 385)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (397 385)  (397 385)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 385)  (398 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (402 385)  (402 385)  LC_0 Logic Functioning bit
 (37 1)  (403 385)  (403 385)  LC_0 Logic Functioning bit
 (38 1)  (404 385)  (404 385)  LC_0 Logic Functioning bit
 (39 1)  (405 385)  (405 385)  LC_0 Logic Functioning bit
 (40 1)  (406 385)  (406 385)  LC_0 Logic Functioning bit
 (42 1)  (408 385)  (408 385)  LC_0 Logic Functioning bit
 (43 1)  (409 385)  (409 385)  LC_0 Logic Functioning bit
 (48 1)  (414 385)  (414 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (417 385)  (417 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (366 386)  (366 386)  routing T_7_24.glb_netwk_7 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (1 2)  (367 386)  (367 386)  routing T_7_24.glb_netwk_7 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (2 2)  (368 386)  (368 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (380 386)  (380 386)  routing T_7_24.wire_logic_cluster/lc_4/out <X> T_7_24.lc_trk_g0_4
 (29 2)  (395 386)  (395 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 386)  (396 386)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (398 386)  (398 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 386)  (399 386)  routing T_7_24.lc_trk_g2_0 <X> T_7_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 386)  (402 386)  LC_1 Logic Functioning bit
 (37 2)  (403 386)  (403 386)  LC_1 Logic Functioning bit
 (38 2)  (404 386)  (404 386)  LC_1 Logic Functioning bit
 (39 2)  (405 386)  (405 386)  LC_1 Logic Functioning bit
 (41 2)  (407 386)  (407 386)  LC_1 Logic Functioning bit
 (42 2)  (408 386)  (408 386)  LC_1 Logic Functioning bit
 (43 2)  (409 386)  (409 386)  LC_1 Logic Functioning bit
 (45 2)  (411 386)  (411 386)  LC_1 Logic Functioning bit
 (46 2)  (412 386)  (412 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (366 387)  (366 387)  routing T_7_24.glb_netwk_7 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (17 3)  (383 387)  (383 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (388 387)  (388 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (391 387)  (391 387)  routing T_7_24.sp4_r_v_b_30 <X> T_7_24.lc_trk_g0_6
 (26 3)  (392 387)  (392 387)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (394 387)  (394 387)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 387)  (395 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (396 387)  (396 387)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (398 387)  (398 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (400 387)  (400 387)  routing T_7_24.lc_trk_g1_2 <X> T_7_24.input_2_1
 (35 3)  (401 387)  (401 387)  routing T_7_24.lc_trk_g1_2 <X> T_7_24.input_2_1
 (36 3)  (402 387)  (402 387)  LC_1 Logic Functioning bit
 (37 3)  (403 387)  (403 387)  LC_1 Logic Functioning bit
 (38 3)  (404 387)  (404 387)  LC_1 Logic Functioning bit
 (39 3)  (405 387)  (405 387)  LC_1 Logic Functioning bit
 (43 3)  (409 387)  (409 387)  LC_1 Logic Functioning bit
 (47 3)  (413 387)  (413 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (25 4)  (391 388)  (391 388)  routing T_7_24.sp4_h_l_7 <X> T_7_24.lc_trk_g1_2
 (26 4)  (392 388)  (392 388)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (394 388)  (394 388)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 388)  (395 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (397 388)  (397 388)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 388)  (398 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 388)  (399 388)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 388)  (402 388)  LC_2 Logic Functioning bit
 (37 4)  (403 388)  (403 388)  LC_2 Logic Functioning bit
 (38 4)  (404 388)  (404 388)  LC_2 Logic Functioning bit
 (45 4)  (411 388)  (411 388)  LC_2 Logic Functioning bit
 (46 4)  (412 388)  (412 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (388 389)  (388 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (389 389)  (389 389)  routing T_7_24.sp4_h_l_7 <X> T_7_24.lc_trk_g1_2
 (24 5)  (390 389)  (390 389)  routing T_7_24.sp4_h_l_7 <X> T_7_24.lc_trk_g1_2
 (25 5)  (391 389)  (391 389)  routing T_7_24.sp4_h_l_7 <X> T_7_24.lc_trk_g1_2
 (28 5)  (394 389)  (394 389)  routing T_7_24.lc_trk_g2_4 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 389)  (395 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (396 389)  (396 389)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (397 389)  (397 389)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (398 389)  (398 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (401 389)  (401 389)  routing T_7_24.lc_trk_g0_2 <X> T_7_24.input_2_2
 (37 5)  (403 389)  (403 389)  LC_2 Logic Functioning bit
 (51 5)  (417 389)  (417 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (387 390)  (387 390)  routing T_7_24.wire_logic_cluster/lc_7/out <X> T_7_24.lc_trk_g1_7
 (22 6)  (388 390)  (388 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (391 390)  (391 390)  routing T_7_24.wire_logic_cluster/lc_6/out <X> T_7_24.lc_trk_g1_6
 (27 6)  (393 390)  (393 390)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (394 390)  (394 390)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 390)  (395 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 390)  (398 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 390)  (399 390)  routing T_7_24.lc_trk_g2_0 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (402 390)  (402 390)  LC_3 Logic Functioning bit
 (37 6)  (403 390)  (403 390)  LC_3 Logic Functioning bit
 (38 6)  (404 390)  (404 390)  LC_3 Logic Functioning bit
 (39 6)  (405 390)  (405 390)  LC_3 Logic Functioning bit
 (41 6)  (407 390)  (407 390)  LC_3 Logic Functioning bit
 (42 6)  (408 390)  (408 390)  LC_3 Logic Functioning bit
 (43 6)  (409 390)  (409 390)  LC_3 Logic Functioning bit
 (45 6)  (411 390)  (411 390)  LC_3 Logic Functioning bit
 (46 6)  (412 390)  (412 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (388 391)  (388 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (392 391)  (392 391)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 391)  (394 391)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 391)  (395 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 391)  (396 391)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (398 391)  (398 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (401 391)  (401 391)  routing T_7_24.lc_trk_g0_3 <X> T_7_24.input_2_3
 (36 7)  (402 391)  (402 391)  LC_3 Logic Functioning bit
 (37 7)  (403 391)  (403 391)  LC_3 Logic Functioning bit
 (38 7)  (404 391)  (404 391)  LC_3 Logic Functioning bit
 (39 7)  (405 391)  (405 391)  LC_3 Logic Functioning bit
 (43 7)  (409 391)  (409 391)  LC_3 Logic Functioning bit
 (47 7)  (413 391)  (413 391)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (414 391)  (414 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (417 391)  (417 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (371 392)  (371 392)  routing T_7_24.sp4_v_t_43 <X> T_7_24.sp4_h_r_6
 (14 8)  (380 392)  (380 392)  routing T_7_24.rgt_op_0 <X> T_7_24.lc_trk_g2_0
 (21 8)  (387 392)  (387 392)  routing T_7_24.rgt_op_3 <X> T_7_24.lc_trk_g2_3
 (22 8)  (388 392)  (388 392)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (390 392)  (390 392)  routing T_7_24.rgt_op_3 <X> T_7_24.lc_trk_g2_3
 (26 8)  (392 392)  (392 392)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (394 392)  (394 392)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 392)  (395 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (397 392)  (397 392)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 392)  (398 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 392)  (399 392)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (401 392)  (401 392)  routing T_7_24.lc_trk_g0_4 <X> T_7_24.input_2_4
 (36 8)  (402 392)  (402 392)  LC_4 Logic Functioning bit
 (37 8)  (403 392)  (403 392)  LC_4 Logic Functioning bit
 (38 8)  (404 392)  (404 392)  LC_4 Logic Functioning bit
 (45 8)  (411 392)  (411 392)  LC_4 Logic Functioning bit
 (46 8)  (412 392)  (412 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (381 393)  (381 393)  routing T_7_24.rgt_op_0 <X> T_7_24.lc_trk_g2_0
 (17 9)  (383 393)  (383 393)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (388 393)  (388 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (389 393)  (389 393)  routing T_7_24.sp4_h_l_15 <X> T_7_24.lc_trk_g2_2
 (24 9)  (390 393)  (390 393)  routing T_7_24.sp4_h_l_15 <X> T_7_24.lc_trk_g2_2
 (25 9)  (391 393)  (391 393)  routing T_7_24.sp4_h_l_15 <X> T_7_24.lc_trk_g2_2
 (27 9)  (393 393)  (393 393)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (394 393)  (394 393)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 393)  (395 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (396 393)  (396 393)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (397 393)  (397 393)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (398 393)  (398 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (403 393)  (403 393)  LC_4 Logic Functioning bit
 (53 9)  (419 393)  (419 393)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (380 394)  (380 394)  routing T_7_24.sp4_h_r_44 <X> T_7_24.lc_trk_g2_4
 (17 10)  (383 394)  (383 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (384 394)  (384 394)  routing T_7_24.wire_logic_cluster/lc_5/out <X> T_7_24.lc_trk_g2_5
 (21 10)  (387 394)  (387 394)  routing T_7_24.rgt_op_7 <X> T_7_24.lc_trk_g2_7
 (22 10)  (388 394)  (388 394)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (390 394)  (390 394)  routing T_7_24.rgt_op_7 <X> T_7_24.lc_trk_g2_7
 (28 10)  (394 394)  (394 394)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 394)  (395 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (398 394)  (398 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 394)  (399 394)  routing T_7_24.lc_trk_g2_0 <X> T_7_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (401 394)  (401 394)  routing T_7_24.lc_trk_g2_5 <X> T_7_24.input_2_5
 (36 10)  (402 394)  (402 394)  LC_5 Logic Functioning bit
 (37 10)  (403 394)  (403 394)  LC_5 Logic Functioning bit
 (38 10)  (404 394)  (404 394)  LC_5 Logic Functioning bit
 (39 10)  (405 394)  (405 394)  LC_5 Logic Functioning bit
 (41 10)  (407 394)  (407 394)  LC_5 Logic Functioning bit
 (42 10)  (408 394)  (408 394)  LC_5 Logic Functioning bit
 (43 10)  (409 394)  (409 394)  LC_5 Logic Functioning bit
 (45 10)  (411 394)  (411 394)  LC_5 Logic Functioning bit
 (53 10)  (419 394)  (419 394)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (380 395)  (380 395)  routing T_7_24.sp4_h_r_44 <X> T_7_24.lc_trk_g2_4
 (15 11)  (381 395)  (381 395)  routing T_7_24.sp4_h_r_44 <X> T_7_24.lc_trk_g2_4
 (16 11)  (382 395)  (382 395)  routing T_7_24.sp4_h_r_44 <X> T_7_24.lc_trk_g2_4
 (17 11)  (383 395)  (383 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (392 395)  (392 395)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (394 395)  (394 395)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 395)  (395 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (396 395)  (396 395)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (398 395)  (398 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (399 395)  (399 395)  routing T_7_24.lc_trk_g2_5 <X> T_7_24.input_2_5
 (36 11)  (402 395)  (402 395)  LC_5 Logic Functioning bit
 (37 11)  (403 395)  (403 395)  LC_5 Logic Functioning bit
 (38 11)  (404 395)  (404 395)  LC_5 Logic Functioning bit
 (39 11)  (405 395)  (405 395)  LC_5 Logic Functioning bit
 (43 11)  (409 395)  (409 395)  LC_5 Logic Functioning bit
 (21 12)  (387 396)  (387 396)  routing T_7_24.sp4_h_r_43 <X> T_7_24.lc_trk_g3_3
 (22 12)  (388 396)  (388 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (389 396)  (389 396)  routing T_7_24.sp4_h_r_43 <X> T_7_24.lc_trk_g3_3
 (24 12)  (390 396)  (390 396)  routing T_7_24.sp4_h_r_43 <X> T_7_24.lc_trk_g3_3
 (25 12)  (391 396)  (391 396)  routing T_7_24.sp4_h_r_42 <X> T_7_24.lc_trk_g3_2
 (27 12)  (393 396)  (393 396)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 396)  (395 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 396)  (396 396)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 396)  (398 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 396)  (399 396)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (401 396)  (401 396)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.input_2_6
 (36 12)  (402 396)  (402 396)  LC_6 Logic Functioning bit
 (37 12)  (403 396)  (403 396)  LC_6 Logic Functioning bit
 (38 12)  (404 396)  (404 396)  LC_6 Logic Functioning bit
 (41 12)  (407 396)  (407 396)  LC_6 Logic Functioning bit
 (43 12)  (409 396)  (409 396)  LC_6 Logic Functioning bit
 (45 12)  (411 396)  (411 396)  LC_6 Logic Functioning bit
 (51 12)  (417 396)  (417 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (387 397)  (387 397)  routing T_7_24.sp4_h_r_43 <X> T_7_24.lc_trk_g3_3
 (22 13)  (388 397)  (388 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (389 397)  (389 397)  routing T_7_24.sp4_h_r_42 <X> T_7_24.lc_trk_g3_2
 (24 13)  (390 397)  (390 397)  routing T_7_24.sp4_h_r_42 <X> T_7_24.lc_trk_g3_2
 (25 13)  (391 397)  (391 397)  routing T_7_24.sp4_h_r_42 <X> T_7_24.lc_trk_g3_2
 (28 13)  (394 397)  (394 397)  routing T_7_24.lc_trk_g2_0 <X> T_7_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 397)  (395 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (396 397)  (396 397)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (397 397)  (397 397)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (398 397)  (398 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (399 397)  (399 397)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.input_2_6
 (34 13)  (400 397)  (400 397)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.input_2_6
 (35 13)  (401 397)  (401 397)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.input_2_6
 (36 13)  (402 397)  (402 397)  LC_6 Logic Functioning bit
 (37 13)  (403 397)  (403 397)  LC_6 Logic Functioning bit
 (39 13)  (405 397)  (405 397)  LC_6 Logic Functioning bit
 (40 13)  (406 397)  (406 397)  LC_6 Logic Functioning bit
 (41 13)  (407 397)  (407 397)  LC_6 Logic Functioning bit
 (42 13)  (408 397)  (408 397)  LC_6 Logic Functioning bit
 (43 13)  (409 397)  (409 397)  LC_6 Logic Functioning bit
 (51 13)  (417 397)  (417 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (418 397)  (418 397)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (367 398)  (367 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (17 14)  (383 398)  (383 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (388 398)  (388 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (393 398)  (393 398)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 398)  (395 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 398)  (396 398)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (398 398)  (398 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 398)  (399 398)  routing T_7_24.lc_trk_g2_0 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (401 398)  (401 398)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.input_2_7
 (36 14)  (402 398)  (402 398)  LC_7 Logic Functioning bit
 (37 14)  (403 398)  (403 398)  LC_7 Logic Functioning bit
 (38 14)  (404 398)  (404 398)  LC_7 Logic Functioning bit
 (39 14)  (405 398)  (405 398)  LC_7 Logic Functioning bit
 (43 14)  (409 398)  (409 398)  LC_7 Logic Functioning bit
 (45 14)  (411 398)  (411 398)  LC_7 Logic Functioning bit
 (51 14)  (417 398)  (417 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (384 399)  (384 399)  routing T_7_24.sp4_r_v_b_45 <X> T_7_24.lc_trk_g3_5
 (21 15)  (387 399)  (387 399)  routing T_7_24.sp4_r_v_b_47 <X> T_7_24.lc_trk_g3_7
 (22 15)  (388 399)  (388 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (391 399)  (391 399)  routing T_7_24.sp4_r_v_b_46 <X> T_7_24.lc_trk_g3_6
 (26 15)  (392 399)  (392 399)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 399)  (394 399)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 399)  (395 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 399)  (396 399)  routing T_7_24.lc_trk_g1_7 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (32 15)  (398 399)  (398 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (399 399)  (399 399)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.input_2_7
 (34 15)  (400 399)  (400 399)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.input_2_7
 (35 15)  (401 399)  (401 399)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.input_2_7
 (36 15)  (402 399)  (402 399)  LC_7 Logic Functioning bit
 (37 15)  (403 399)  (403 399)  LC_7 Logic Functioning bit
 (38 15)  (404 399)  (404 399)  LC_7 Logic Functioning bit
 (39 15)  (405 399)  (405 399)  LC_7 Logic Functioning bit
 (41 15)  (407 399)  (407 399)  LC_7 Logic Functioning bit
 (42 15)  (408 399)  (408 399)  LC_7 Logic Functioning bit
 (43 15)  (409 399)  (409 399)  LC_7 Logic Functioning bit
 (48 15)  (414 399)  (414 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (417 399)  (417 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_8_24

 (15 0)  (435 384)  (435 384)  routing T_8_24.top_op_1 <X> T_8_24.lc_trk_g0_1
 (17 0)  (437 384)  (437 384)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (442 384)  (442 384)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (444 384)  (444 384)  routing T_8_24.top_op_3 <X> T_8_24.lc_trk_g0_3
 (29 0)  (449 384)  (449 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (451 384)  (451 384)  routing T_8_24.lc_trk_g3_6 <X> T_8_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 384)  (452 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 384)  (453 384)  routing T_8_24.lc_trk_g3_6 <X> T_8_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (454 384)  (454 384)  routing T_8_24.lc_trk_g3_6 <X> T_8_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (455 384)  (455 384)  routing T_8_24.lc_trk_g2_6 <X> T_8_24.input_2_0
 (38 0)  (458 384)  (458 384)  LC_0 Logic Functioning bit
 (39 0)  (459 384)  (459 384)  LC_0 Logic Functioning bit
 (40 0)  (460 384)  (460 384)  LC_0 Logic Functioning bit
 (14 1)  (434 385)  (434 385)  routing T_8_24.top_op_0 <X> T_8_24.lc_trk_g0_0
 (15 1)  (435 385)  (435 385)  routing T_8_24.top_op_0 <X> T_8_24.lc_trk_g0_0
 (17 1)  (437 385)  (437 385)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (438 385)  (438 385)  routing T_8_24.top_op_1 <X> T_8_24.lc_trk_g0_1
 (21 1)  (441 385)  (441 385)  routing T_8_24.top_op_3 <X> T_8_24.lc_trk_g0_3
 (22 1)  (442 385)  (442 385)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (444 385)  (444 385)  routing T_8_24.top_op_2 <X> T_8_24.lc_trk_g0_2
 (25 1)  (445 385)  (445 385)  routing T_8_24.top_op_2 <X> T_8_24.lc_trk_g0_2
 (26 1)  (446 385)  (446 385)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (447 385)  (447 385)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 385)  (449 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (451 385)  (451 385)  routing T_8_24.lc_trk_g3_6 <X> T_8_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 385)  (452 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (453 385)  (453 385)  routing T_8_24.lc_trk_g2_6 <X> T_8_24.input_2_0
 (35 1)  (455 385)  (455 385)  routing T_8_24.lc_trk_g2_6 <X> T_8_24.input_2_0
 (38 1)  (458 385)  (458 385)  LC_0 Logic Functioning bit
 (41 1)  (461 385)  (461 385)  LC_0 Logic Functioning bit
 (22 2)  (442 386)  (442 386)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (444 386)  (444 386)  routing T_8_24.top_op_7 <X> T_8_24.lc_trk_g0_7
 (28 2)  (448 386)  (448 386)  routing T_8_24.lc_trk_g2_0 <X> T_8_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 386)  (449 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (451 386)  (451 386)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 386)  (452 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 386)  (453 386)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (454 386)  (454 386)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_logic_cluster/lc_1/in_3
 (21 3)  (441 387)  (441 387)  routing T_8_24.top_op_7 <X> T_8_24.lc_trk_g0_7
 (26 3)  (446 387)  (446 387)  routing T_8_24.lc_trk_g0_3 <X> T_8_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 387)  (449 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (40 3)  (460 387)  (460 387)  LC_1 Logic Functioning bit
 (42 3)  (462 387)  (462 387)  LC_1 Logic Functioning bit
 (21 4)  (441 388)  (441 388)  routing T_8_24.sp4_h_r_19 <X> T_8_24.lc_trk_g1_3
 (22 4)  (442 388)  (442 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (443 388)  (443 388)  routing T_8_24.sp4_h_r_19 <X> T_8_24.lc_trk_g1_3
 (24 4)  (444 388)  (444 388)  routing T_8_24.sp4_h_r_19 <X> T_8_24.lc_trk_g1_3
 (26 4)  (446 388)  (446 388)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (448 388)  (448 388)  routing T_8_24.lc_trk_g2_3 <X> T_8_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 388)  (449 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (451 388)  (451 388)  routing T_8_24.lc_trk_g0_7 <X> T_8_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 388)  (452 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (456 388)  (456 388)  LC_2 Logic Functioning bit
 (38 4)  (458 388)  (458 388)  LC_2 Logic Functioning bit
 (21 5)  (441 389)  (441 389)  routing T_8_24.sp4_h_r_19 <X> T_8_24.lc_trk_g1_3
 (27 5)  (447 389)  (447 389)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (448 389)  (448 389)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 389)  (449 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 389)  (450 389)  routing T_8_24.lc_trk_g2_3 <X> T_8_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (451 389)  (451 389)  routing T_8_24.lc_trk_g0_7 <X> T_8_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (456 389)  (456 389)  LC_2 Logic Functioning bit
 (37 5)  (457 389)  (457 389)  LC_2 Logic Functioning bit
 (38 5)  (458 389)  (458 389)  LC_2 Logic Functioning bit
 (39 5)  (459 389)  (459 389)  LC_2 Logic Functioning bit
 (29 6)  (449 390)  (449 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 390)  (452 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 390)  (453 390)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (454 390)  (454 390)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 390)  (456 390)  LC_3 Logic Functioning bit
 (38 6)  (458 390)  (458 390)  LC_3 Logic Functioning bit
 (39 6)  (459 390)  (459 390)  LC_3 Logic Functioning bit
 (50 6)  (470 390)  (470 390)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (448 391)  (448 391)  routing T_8_24.lc_trk_g2_1 <X> T_8_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 391)  (449 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (451 391)  (451 391)  routing T_8_24.lc_trk_g3_3 <X> T_8_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (456 391)  (456 391)  LC_3 Logic Functioning bit
 (37 7)  (457 391)  (457 391)  LC_3 Logic Functioning bit
 (38 7)  (458 391)  (458 391)  LC_3 Logic Functioning bit
 (39 7)  (459 391)  (459 391)  LC_3 Logic Functioning bit
 (17 8)  (437 392)  (437 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (438 392)  (438 392)  routing T_8_24.wire_logic_cluster/lc_1/out <X> T_8_24.lc_trk_g2_1
 (22 8)  (442 392)  (442 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (443 392)  (443 392)  routing T_8_24.sp4_v_t_30 <X> T_8_24.lc_trk_g2_3
 (24 8)  (444 392)  (444 392)  routing T_8_24.sp4_v_t_30 <X> T_8_24.lc_trk_g2_3
 (27 8)  (447 392)  (447 392)  routing T_8_24.lc_trk_g3_0 <X> T_8_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 392)  (448 392)  routing T_8_24.lc_trk_g3_0 <X> T_8_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 392)  (449 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (451 392)  (451 392)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 392)  (452 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 392)  (453 392)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (455 392)  (455 392)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.input_2_4
 (40 8)  (460 392)  (460 392)  LC_4 Logic Functioning bit
 (14 9)  (434 393)  (434 393)  routing T_8_24.sp12_v_b_16 <X> T_8_24.lc_trk_g2_0
 (16 9)  (436 393)  (436 393)  routing T_8_24.sp12_v_b_16 <X> T_8_24.lc_trk_g2_0
 (17 9)  (437 393)  (437 393)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (442 393)  (442 393)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (444 393)  (444 393)  routing T_8_24.tnr_op_2 <X> T_8_24.lc_trk_g2_2
 (26 9)  (446 393)  (446 393)  routing T_8_24.lc_trk_g2_2 <X> T_8_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (448 393)  (448 393)  routing T_8_24.lc_trk_g2_2 <X> T_8_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 393)  (449 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (451 393)  (451 393)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (452 393)  (452 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (453 393)  (453 393)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.input_2_4
 (5 10)  (425 394)  (425 394)  routing T_8_24.sp4_v_t_37 <X> T_8_24.sp4_h_l_43
 (8 10)  (428 394)  (428 394)  routing T_8_24.sp4_v_t_36 <X> T_8_24.sp4_h_l_42
 (9 10)  (429 394)  (429 394)  routing T_8_24.sp4_v_t_36 <X> T_8_24.sp4_h_l_42
 (10 10)  (430 394)  (430 394)  routing T_8_24.sp4_v_t_36 <X> T_8_24.sp4_h_l_42
 (22 10)  (442 394)  (442 394)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (444 394)  (444 394)  routing T_8_24.tnr_op_7 <X> T_8_24.lc_trk_g2_7
 (25 10)  (445 394)  (445 394)  routing T_8_24.sp4_v_b_38 <X> T_8_24.lc_trk_g2_6
 (27 10)  (447 394)  (447 394)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (448 394)  (448 394)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 394)  (449 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 394)  (450 394)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 394)  (452 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (457 394)  (457 394)  LC_5 Logic Functioning bit
 (50 10)  (470 394)  (470 394)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (424 395)  (424 395)  routing T_8_24.sp4_v_t_37 <X> T_8_24.sp4_h_l_43
 (6 11)  (426 395)  (426 395)  routing T_8_24.sp4_v_t_37 <X> T_8_24.sp4_h_l_43
 (15 11)  (435 395)  (435 395)  routing T_8_24.sp4_v_t_33 <X> T_8_24.lc_trk_g2_4
 (16 11)  (436 395)  (436 395)  routing T_8_24.sp4_v_t_33 <X> T_8_24.lc_trk_g2_4
 (17 11)  (437 395)  (437 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (442 395)  (442 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (443 395)  (443 395)  routing T_8_24.sp4_v_b_38 <X> T_8_24.lc_trk_g2_6
 (25 11)  (445 395)  (445 395)  routing T_8_24.sp4_v_b_38 <X> T_8_24.lc_trk_g2_6
 (26 11)  (446 395)  (446 395)  routing T_8_24.lc_trk_g3_2 <X> T_8_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (447 395)  (447 395)  routing T_8_24.lc_trk_g3_2 <X> T_8_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (448 395)  (448 395)  routing T_8_24.lc_trk_g3_2 <X> T_8_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 395)  (449 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (451 395)  (451 395)  routing T_8_24.lc_trk_g0_2 <X> T_8_24.wire_logic_cluster/lc_5/in_3
 (22 12)  (442 396)  (442 396)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (444 396)  (444 396)  routing T_8_24.tnl_op_3 <X> T_8_24.lc_trk_g3_3
 (26 12)  (446 396)  (446 396)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (447 396)  (447 396)  routing T_8_24.lc_trk_g3_4 <X> T_8_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (448 396)  (448 396)  routing T_8_24.lc_trk_g3_4 <X> T_8_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 396)  (449 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 396)  (450 396)  routing T_8_24.lc_trk_g3_4 <X> T_8_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 396)  (452 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (458 396)  (458 396)  LC_6 Logic Functioning bit
 (40 12)  (460 396)  (460 396)  LC_6 Logic Functioning bit
 (41 12)  (461 396)  (461 396)  LC_6 Logic Functioning bit
 (42 12)  (462 396)  (462 396)  LC_6 Logic Functioning bit
 (43 12)  (463 396)  (463 396)  LC_6 Logic Functioning bit
 (50 12)  (470 396)  (470 396)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (435 397)  (435 397)  routing T_8_24.sp4_v_t_29 <X> T_8_24.lc_trk_g3_0
 (16 13)  (436 397)  (436 397)  routing T_8_24.sp4_v_t_29 <X> T_8_24.lc_trk_g3_0
 (17 13)  (437 397)  (437 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (441 397)  (441 397)  routing T_8_24.tnl_op_3 <X> T_8_24.lc_trk_g3_3
 (22 13)  (442 397)  (442 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (443 397)  (443 397)  routing T_8_24.sp4_v_b_42 <X> T_8_24.lc_trk_g3_2
 (24 13)  (444 397)  (444 397)  routing T_8_24.sp4_v_b_42 <X> T_8_24.lc_trk_g3_2
 (27 13)  (447 397)  (447 397)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (448 397)  (448 397)  routing T_8_24.lc_trk_g3_5 <X> T_8_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 397)  (449 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (451 397)  (451 397)  routing T_8_24.lc_trk_g0_3 <X> T_8_24.wire_logic_cluster/lc_6/in_3
 (38 13)  (458 397)  (458 397)  LC_6 Logic Functioning bit
 (39 13)  (459 397)  (459 397)  LC_6 Logic Functioning bit
 (40 13)  (460 397)  (460 397)  LC_6 Logic Functioning bit
 (41 13)  (461 397)  (461 397)  LC_6 Logic Functioning bit
 (42 13)  (462 397)  (462 397)  LC_6 Logic Functioning bit
 (43 13)  (463 397)  (463 397)  LC_6 Logic Functioning bit
 (5 14)  (425 398)  (425 398)  routing T_8_24.sp4_v_t_44 <X> T_8_24.sp4_h_l_44
 (14 14)  (434 398)  (434 398)  routing T_8_24.sp4_v_b_36 <X> T_8_24.lc_trk_g3_4
 (15 14)  (435 398)  (435 398)  routing T_8_24.sp4_v_t_32 <X> T_8_24.lc_trk_g3_5
 (16 14)  (436 398)  (436 398)  routing T_8_24.sp4_v_t_32 <X> T_8_24.lc_trk_g3_5
 (17 14)  (437 398)  (437 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (445 398)  (445 398)  routing T_8_24.wire_logic_cluster/lc_6/out <X> T_8_24.lc_trk_g3_6
 (28 14)  (448 398)  (448 398)  routing T_8_24.lc_trk_g2_6 <X> T_8_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 398)  (449 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 398)  (450 398)  routing T_8_24.lc_trk_g2_6 <X> T_8_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 398)  (452 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (454 398)  (454 398)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (456 398)  (456 398)  LC_7 Logic Functioning bit
 (37 14)  (457 398)  (457 398)  LC_7 Logic Functioning bit
 (38 14)  (458 398)  (458 398)  LC_7 Logic Functioning bit
 (39 14)  (459 398)  (459 398)  LC_7 Logic Functioning bit
 (41 14)  (461 398)  (461 398)  LC_7 Logic Functioning bit
 (43 14)  (463 398)  (463 398)  LC_7 Logic Functioning bit
 (50 14)  (470 398)  (470 398)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (426 399)  (426 399)  routing T_8_24.sp4_v_t_44 <X> T_8_24.sp4_h_l_44
 (14 15)  (434 399)  (434 399)  routing T_8_24.sp4_v_b_36 <X> T_8_24.lc_trk_g3_4
 (16 15)  (436 399)  (436 399)  routing T_8_24.sp4_v_b_36 <X> T_8_24.lc_trk_g3_4
 (17 15)  (437 399)  (437 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (442 399)  (442 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (449 399)  (449 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (450 399)  (450 399)  routing T_8_24.lc_trk_g2_6 <X> T_8_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (451 399)  (451 399)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (456 399)  (456 399)  LC_7 Logic Functioning bit
 (38 15)  (458 399)  (458 399)  LC_7 Logic Functioning bit
 (39 15)  (459 399)  (459 399)  LC_7 Logic Functioning bit
 (41 15)  (461 399)  (461 399)  LC_7 Logic Functioning bit
 (43 15)  (463 399)  (463 399)  LC_7 Logic Functioning bit


LogicTile_9_24

 (11 0)  (485 384)  (485 384)  routing T_9_24.sp4_h_l_45 <X> T_9_24.sp4_v_b_2
 (13 0)  (487 384)  (487 384)  routing T_9_24.sp4_h_l_45 <X> T_9_24.sp4_v_b_2
 (14 0)  (488 384)  (488 384)  routing T_9_24.lft_op_0 <X> T_9_24.lc_trk_g0_0
 (17 0)  (491 384)  (491 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (492 384)  (492 384)  routing T_9_24.wire_logic_cluster/lc_1/out <X> T_9_24.lc_trk_g0_1
 (21 0)  (495 384)  (495 384)  routing T_9_24.wire_logic_cluster/lc_3/out <X> T_9_24.lc_trk_g0_3
 (22 0)  (496 384)  (496 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (506 384)  (506 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (508 384)  (508 384)  routing T_9_24.lc_trk_g1_0 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (39 0)  (513 384)  (513 384)  LC_0 Logic Functioning bit
 (45 0)  (519 384)  (519 384)  LC_0 Logic Functioning bit
 (12 1)  (486 385)  (486 385)  routing T_9_24.sp4_h_l_45 <X> T_9_24.sp4_v_b_2
 (15 1)  (489 385)  (489 385)  routing T_9_24.lft_op_0 <X> T_9_24.lc_trk_g0_0
 (17 1)  (491 385)  (491 385)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (503 385)  (503 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (506 385)  (506 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (508 385)  (508 385)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.input_2_0
 (35 1)  (509 385)  (509 385)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.input_2_0
 (38 1)  (512 385)  (512 385)  LC_0 Logic Functioning bit
 (0 2)  (474 386)  (474 386)  routing T_9_24.glb_netwk_7 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (1 2)  (475 386)  (475 386)  routing T_9_24.glb_netwk_7 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (476 386)  (476 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (486 386)  (486 386)  routing T_9_24.sp4_v_t_39 <X> T_9_24.sp4_h_l_39
 (27 2)  (501 386)  (501 386)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 386)  (503 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (505 386)  (505 386)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (506 386)  (506 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (508 386)  (508 386)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (45 2)  (519 386)  (519 386)  LC_1 Logic Functioning bit
 (0 3)  (474 387)  (474 387)  routing T_9_24.glb_netwk_7 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (10 3)  (484 387)  (484 387)  routing T_9_24.sp4_h_l_45 <X> T_9_24.sp4_v_t_36
 (11 3)  (485 387)  (485 387)  routing T_9_24.sp4_v_t_39 <X> T_9_24.sp4_h_l_39
 (29 3)  (503 387)  (503 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (504 387)  (504 387)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (505 387)  (505 387)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (37 3)  (511 387)  (511 387)  LC_1 Logic Functioning bit
 (39 3)  (513 387)  (513 387)  LC_1 Logic Functioning bit
 (14 4)  (488 388)  (488 388)  routing T_9_24.wire_logic_cluster/lc_0/out <X> T_9_24.lc_trk_g1_0
 (21 4)  (495 388)  (495 388)  routing T_9_24.lft_op_3 <X> T_9_24.lc_trk_g1_3
 (22 4)  (496 388)  (496 388)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (498 388)  (498 388)  routing T_9_24.lft_op_3 <X> T_9_24.lc_trk_g1_3
 (26 4)  (500 388)  (500 388)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (32 4)  (506 388)  (506 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 388)  (507 388)  routing T_9_24.lc_trk_g3_2 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (508 388)  (508 388)  routing T_9_24.lc_trk_g3_2 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (38 4)  (512 388)  (512 388)  LC_2 Logic Functioning bit
 (45 4)  (519 388)  (519 388)  LC_2 Logic Functioning bit
 (17 5)  (491 389)  (491 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (500 389)  (500 389)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (501 389)  (501 389)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 389)  (503 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (505 389)  (505 389)  routing T_9_24.lc_trk_g3_2 <X> T_9_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (506 389)  (506 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (508 389)  (508 389)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.input_2_2
 (35 5)  (509 389)  (509 389)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.input_2_2
 (39 5)  (513 389)  (513 389)  LC_2 Logic Functioning bit
 (14 6)  (488 390)  (488 390)  routing T_9_24.wire_logic_cluster/lc_4/out <X> T_9_24.lc_trk_g1_4
 (21 6)  (495 390)  (495 390)  routing T_9_24.lft_op_7 <X> T_9_24.lc_trk_g1_7
 (22 6)  (496 390)  (496 390)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (498 390)  (498 390)  routing T_9_24.lft_op_7 <X> T_9_24.lc_trk_g1_7
 (27 6)  (501 390)  (501 390)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 390)  (503 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (505 390)  (505 390)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (506 390)  (506 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (508 390)  (508 390)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (45 6)  (519 390)  (519 390)  LC_3 Logic Functioning bit
 (17 7)  (491 391)  (491 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (500 391)  (500 391)  routing T_9_24.lc_trk_g0_3 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (503 391)  (503 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (504 391)  (504 391)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (505 391)  (505 391)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (37 7)  (511 391)  (511 391)  LC_3 Logic Functioning bit
 (39 7)  (513 391)  (513 391)  LC_3 Logic Functioning bit
 (31 8)  (505 392)  (505 392)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (506 392)  (506 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (508 392)  (508 392)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (39 8)  (513 392)  (513 392)  LC_4 Logic Functioning bit
 (45 8)  (519 392)  (519 392)  LC_4 Logic Functioning bit
 (4 9)  (478 393)  (478 393)  routing T_9_24.sp4_v_t_36 <X> T_9_24.sp4_h_r_6
 (29 9)  (503 393)  (503 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (506 393)  (506 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (508 393)  (508 393)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.input_2_4
 (35 9)  (509 393)  (509 393)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.input_2_4
 (38 9)  (512 393)  (512 393)  LC_4 Logic Functioning bit
 (17 10)  (491 394)  (491 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (492 394)  (492 394)  routing T_9_24.wire_logic_cluster/lc_5/out <X> T_9_24.lc_trk_g2_5
 (21 10)  (495 394)  (495 394)  routing T_9_24.wire_logic_cluster/lc_7/out <X> T_9_24.lc_trk_g2_7
 (22 10)  (496 394)  (496 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (500 394)  (500 394)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (503 394)  (503 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (506 394)  (506 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (508 394)  (508 394)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (45 10)  (519 394)  (519 394)  LC_5 Logic Functioning bit
 (28 11)  (502 395)  (502 395)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 395)  (503 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (505 395)  (505 395)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (40 11)  (514 395)  (514 395)  LC_5 Logic Functioning bit
 (42 11)  (516 395)  (516 395)  LC_5 Logic Functioning bit
 (25 12)  (499 396)  (499 396)  routing T_9_24.wire_logic_cluster/lc_2/out <X> T_9_24.lc_trk_g3_2
 (26 12)  (500 396)  (500 396)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (31 12)  (505 396)  (505 396)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 396)  (506 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 396)  (507 396)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (508 396)  (508 396)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (38 12)  (512 396)  (512 396)  LC_6 Logic Functioning bit
 (45 12)  (519 396)  (519 396)  LC_6 Logic Functioning bit
 (22 13)  (496 397)  (496 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (500 397)  (500 397)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (501 397)  (501 397)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 397)  (503 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (505 397)  (505 397)  routing T_9_24.lc_trk_g3_6 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (506 397)  (506 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (508 397)  (508 397)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.input_2_6
 (35 13)  (509 397)  (509 397)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.input_2_6
 (39 13)  (513 397)  (513 397)  LC_6 Logic Functioning bit
 (1 14)  (475 398)  (475 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (25 14)  (499 398)  (499 398)  routing T_9_24.wire_logic_cluster/lc_6/out <X> T_9_24.lc_trk_g3_6
 (26 14)  (500 398)  (500 398)  routing T_9_24.lc_trk_g2_7 <X> T_9_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (501 398)  (501 398)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 398)  (503 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (505 398)  (505 398)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (506 398)  (506 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (508 398)  (508 398)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (45 14)  (519 398)  (519 398)  LC_7 Logic Functioning bit
 (22 15)  (496 399)  (496 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (500 399)  (500 399)  routing T_9_24.lc_trk_g2_7 <X> T_9_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (502 399)  (502 399)  routing T_9_24.lc_trk_g2_7 <X> T_9_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (503 399)  (503 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (504 399)  (504 399)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (505 399)  (505 399)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (511 399)  (511 399)  LC_7 Logic Functioning bit
 (39 15)  (513 399)  (513 399)  LC_7 Logic Functioning bit


LogicTile_12_24

 (0 2)  (636 386)  (636 386)  routing T_12_24.glb_netwk_7 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (1 2)  (637 386)  (637 386)  routing T_12_24.glb_netwk_7 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (638 386)  (638 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (663 386)  (663 386)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (664 386)  (664 386)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 386)  (665 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (668 386)  (668 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (669 386)  (669 386)  routing T_12_24.lc_trk_g2_0 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (672 386)  (672 386)  LC_1 Logic Functioning bit
 (37 2)  (673 386)  (673 386)  LC_1 Logic Functioning bit
 (38 2)  (674 386)  (674 386)  LC_1 Logic Functioning bit
 (39 2)  (675 386)  (675 386)  LC_1 Logic Functioning bit
 (41 2)  (677 386)  (677 386)  LC_1 Logic Functioning bit
 (43 2)  (679 386)  (679 386)  LC_1 Logic Functioning bit
 (45 2)  (681 386)  (681 386)  LC_1 Logic Functioning bit
 (0 3)  (636 387)  (636 387)  routing T_12_24.glb_netwk_7 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (26 3)  (662 387)  (662 387)  routing T_12_24.lc_trk_g2_3 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (664 387)  (664 387)  routing T_12_24.lc_trk_g2_3 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (665 387)  (665 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (41 3)  (677 387)  (677 387)  LC_1 Logic Functioning bit
 (43 3)  (679 387)  (679 387)  LC_1 Logic Functioning bit
 (0 4)  (636 388)  (636 388)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_7/cen
 (1 4)  (637 388)  (637 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (636 389)  (636 389)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_7/cen
 (1 5)  (637 389)  (637 389)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.wire_logic_cluster/lc_7/cen
 (21 8)  (657 392)  (657 392)  routing T_12_24.rgt_op_3 <X> T_12_24.lc_trk_g2_3
 (22 8)  (658 392)  (658 392)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (660 392)  (660 392)  routing T_12_24.rgt_op_3 <X> T_12_24.lc_trk_g2_3
 (17 9)  (653 393)  (653 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (17 12)  (653 396)  (653 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (654 396)  (654 396)  routing T_12_24.wire_logic_cluster/lc_1/out <X> T_12_24.lc_trk_g3_1
 (21 12)  (657 396)  (657 396)  routing T_12_24.sp4_h_r_43 <X> T_12_24.lc_trk_g3_3
 (22 12)  (658 396)  (658 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (659 396)  (659 396)  routing T_12_24.sp4_h_r_43 <X> T_12_24.lc_trk_g3_3
 (24 12)  (660 396)  (660 396)  routing T_12_24.sp4_h_r_43 <X> T_12_24.lc_trk_g3_3
 (21 13)  (657 397)  (657 397)  routing T_12_24.sp4_h_r_43 <X> T_12_24.lc_trk_g3_3


LogicTile_13_24

 (14 0)  (708 384)  (708 384)  routing T_13_24.sp4_v_b_8 <X> T_13_24.lc_trk_g0_0
 (14 1)  (708 385)  (708 385)  routing T_13_24.sp4_v_b_8 <X> T_13_24.lc_trk_g0_0
 (16 1)  (710 385)  (710 385)  routing T_13_24.sp4_v_b_8 <X> T_13_24.lc_trk_g0_0
 (17 1)  (711 385)  (711 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (0 2)  (694 386)  (694 386)  routing T_13_24.glb_netwk_7 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (1 2)  (695 386)  (695 386)  routing T_13_24.glb_netwk_7 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 2)  (696 386)  (696 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 387)  (694 387)  routing T_13_24.glb_netwk_7 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (29 6)  (723 390)  (723 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (730 390)  (730 390)  LC_3 Logic Functioning bit
 (38 6)  (732 390)  (732 390)  LC_3 Logic Functioning bit
 (41 6)  (735 390)  (735 390)  LC_3 Logic Functioning bit
 (43 6)  (737 390)  (737 390)  LC_3 Logic Functioning bit
 (45 6)  (739 390)  (739 390)  LC_3 Logic Functioning bit
 (36 7)  (730 391)  (730 391)  LC_3 Logic Functioning bit
 (38 7)  (732 391)  (732 391)  LC_3 Logic Functioning bit
 (41 7)  (735 391)  (735 391)  LC_3 Logic Functioning bit
 (43 7)  (737 391)  (737 391)  LC_3 Logic Functioning bit
 (1 14)  (695 398)  (695 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (11 14)  (705 398)  (705 398)  routing T_13_24.sp4_v_b_8 <X> T_13_24.sp4_v_t_46
 (12 15)  (706 399)  (706 399)  routing T_13_24.sp4_v_b_8 <X> T_13_24.sp4_v_t_46


LogicTile_2_23

 (14 0)  (122 368)  (122 368)  routing T_2_23.sp4_v_b_8 <X> T_2_23.lc_trk_g0_0
 (27 0)  (135 368)  (135 368)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 368)  (137 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 368)  (138 368)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (140 368)  (140 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (144 368)  (144 368)  LC_0 Logic Functioning bit
 (37 0)  (145 368)  (145 368)  LC_0 Logic Functioning bit
 (38 0)  (146 368)  (146 368)  LC_0 Logic Functioning bit
 (39 0)  (147 368)  (147 368)  LC_0 Logic Functioning bit
 (44 0)  (152 368)  (152 368)  LC_0 Logic Functioning bit
 (14 1)  (122 369)  (122 369)  routing T_2_23.sp4_v_b_8 <X> T_2_23.lc_trk_g0_0
 (16 1)  (124 369)  (124 369)  routing T_2_23.sp4_v_b_8 <X> T_2_23.lc_trk_g0_0
 (17 1)  (125 369)  (125 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (30 1)  (138 369)  (138 369)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (40 1)  (148 369)  (148 369)  LC_0 Logic Functioning bit
 (41 1)  (149 369)  (149 369)  LC_0 Logic Functioning bit
 (42 1)  (150 369)  (150 369)  LC_0 Logic Functioning bit
 (43 1)  (151 369)  (151 369)  LC_0 Logic Functioning bit
 (48 1)  (156 369)  (156 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (157 369)  (157 369)  Carry_In_Mux bit 

 (29 2)  (137 370)  (137 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 370)  (140 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 370)  (144 370)  LC_1 Logic Functioning bit
 (37 2)  (145 370)  (145 370)  LC_1 Logic Functioning bit
 (38 2)  (146 370)  (146 370)  LC_1 Logic Functioning bit
 (39 2)  (147 370)  (147 370)  LC_1 Logic Functioning bit
 (44 2)  (152 370)  (152 370)  LC_1 Logic Functioning bit
 (40 3)  (148 371)  (148 371)  LC_1 Logic Functioning bit
 (41 3)  (149 371)  (149 371)  LC_1 Logic Functioning bit
 (42 3)  (150 371)  (150 371)  LC_1 Logic Functioning bit
 (43 3)  (151 371)  (151 371)  LC_1 Logic Functioning bit
 (48 3)  (156 371)  (156 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (122 372)  (122 372)  routing T_2_23.bnr_op_0 <X> T_2_23.lc_trk_g1_0
 (17 4)  (125 372)  (125 372)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (126 372)  (126 372)  routing T_2_23.bnr_op_1 <X> T_2_23.lc_trk_g1_1
 (25 4)  (133 372)  (133 372)  routing T_2_23.bnr_op_2 <X> T_2_23.lc_trk_g1_2
 (27 4)  (135 372)  (135 372)  routing T_2_23.lc_trk_g1_0 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 372)  (137 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 372)  (140 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (144 372)  (144 372)  LC_2 Logic Functioning bit
 (37 4)  (145 372)  (145 372)  LC_2 Logic Functioning bit
 (38 4)  (146 372)  (146 372)  LC_2 Logic Functioning bit
 (39 4)  (147 372)  (147 372)  LC_2 Logic Functioning bit
 (44 4)  (152 372)  (152 372)  LC_2 Logic Functioning bit
 (14 5)  (122 373)  (122 373)  routing T_2_23.bnr_op_0 <X> T_2_23.lc_trk_g1_0
 (17 5)  (125 373)  (125 373)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (126 373)  (126 373)  routing T_2_23.bnr_op_1 <X> T_2_23.lc_trk_g1_1
 (22 5)  (130 373)  (130 373)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (133 373)  (133 373)  routing T_2_23.bnr_op_2 <X> T_2_23.lc_trk_g1_2
 (40 5)  (148 373)  (148 373)  LC_2 Logic Functioning bit
 (41 5)  (149 373)  (149 373)  LC_2 Logic Functioning bit
 (42 5)  (150 373)  (150 373)  LC_2 Logic Functioning bit
 (43 5)  (151 373)  (151 373)  LC_2 Logic Functioning bit
 (14 6)  (122 374)  (122 374)  routing T_2_23.bnr_op_4 <X> T_2_23.lc_trk_g1_4
 (17 6)  (125 374)  (125 374)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (126 374)  (126 374)  routing T_2_23.bnr_op_5 <X> T_2_23.lc_trk_g1_5
 (21 6)  (129 374)  (129 374)  routing T_2_23.bnr_op_7 <X> T_2_23.lc_trk_g1_7
 (22 6)  (130 374)  (130 374)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (133 374)  (133 374)  routing T_2_23.sp4_v_t_3 <X> T_2_23.lc_trk_g1_6
 (27 6)  (135 374)  (135 374)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 374)  (137 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 374)  (138 374)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 374)  (140 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 374)  (144 374)  LC_3 Logic Functioning bit
 (37 6)  (145 374)  (145 374)  LC_3 Logic Functioning bit
 (38 6)  (146 374)  (146 374)  LC_3 Logic Functioning bit
 (39 6)  (147 374)  (147 374)  LC_3 Logic Functioning bit
 (44 6)  (152 374)  (152 374)  LC_3 Logic Functioning bit
 (14 7)  (122 375)  (122 375)  routing T_2_23.bnr_op_4 <X> T_2_23.lc_trk_g1_4
 (17 7)  (125 375)  (125 375)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (126 375)  (126 375)  routing T_2_23.bnr_op_5 <X> T_2_23.lc_trk_g1_5
 (21 7)  (129 375)  (129 375)  routing T_2_23.bnr_op_7 <X> T_2_23.lc_trk_g1_7
 (22 7)  (130 375)  (130 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (131 375)  (131 375)  routing T_2_23.sp4_v_t_3 <X> T_2_23.lc_trk_g1_6
 (25 7)  (133 375)  (133 375)  routing T_2_23.sp4_v_t_3 <X> T_2_23.lc_trk_g1_6
 (30 7)  (138 375)  (138 375)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_3/in_1
 (40 7)  (148 375)  (148 375)  LC_3 Logic Functioning bit
 (41 7)  (149 375)  (149 375)  LC_3 Logic Functioning bit
 (42 7)  (150 375)  (150 375)  LC_3 Logic Functioning bit
 (43 7)  (151 375)  (151 375)  LC_3 Logic Functioning bit
 (27 8)  (135 376)  (135 376)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 376)  (137 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 376)  (140 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (144 376)  (144 376)  LC_4 Logic Functioning bit
 (37 8)  (145 376)  (145 376)  LC_4 Logic Functioning bit
 (38 8)  (146 376)  (146 376)  LC_4 Logic Functioning bit
 (39 8)  (147 376)  (147 376)  LC_4 Logic Functioning bit
 (44 8)  (152 376)  (152 376)  LC_4 Logic Functioning bit
 (30 9)  (138 377)  (138 377)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (40 9)  (148 377)  (148 377)  LC_4 Logic Functioning bit
 (41 9)  (149 377)  (149 377)  LC_4 Logic Functioning bit
 (42 9)  (150 377)  (150 377)  LC_4 Logic Functioning bit
 (43 9)  (151 377)  (151 377)  LC_4 Logic Functioning bit
 (27 10)  (135 378)  (135 378)  routing T_2_23.lc_trk_g1_5 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 378)  (137 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 378)  (138 378)  routing T_2_23.lc_trk_g1_5 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 378)  (140 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (144 378)  (144 378)  LC_5 Logic Functioning bit
 (37 10)  (145 378)  (145 378)  LC_5 Logic Functioning bit
 (38 10)  (146 378)  (146 378)  LC_5 Logic Functioning bit
 (39 10)  (147 378)  (147 378)  LC_5 Logic Functioning bit
 (44 10)  (152 378)  (152 378)  LC_5 Logic Functioning bit
 (40 11)  (148 379)  (148 379)  LC_5 Logic Functioning bit
 (41 11)  (149 379)  (149 379)  LC_5 Logic Functioning bit
 (42 11)  (150 379)  (150 379)  LC_5 Logic Functioning bit
 (43 11)  (151 379)  (151 379)  LC_5 Logic Functioning bit
 (27 12)  (135 380)  (135 380)  routing T_2_23.lc_trk_g1_4 <X> T_2_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 380)  (137 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 380)  (138 380)  routing T_2_23.lc_trk_g1_4 <X> T_2_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (140 380)  (140 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (144 380)  (144 380)  LC_6 Logic Functioning bit
 (37 12)  (145 380)  (145 380)  LC_6 Logic Functioning bit
 (38 12)  (146 380)  (146 380)  LC_6 Logic Functioning bit
 (39 12)  (147 380)  (147 380)  LC_6 Logic Functioning bit
 (44 12)  (152 380)  (152 380)  LC_6 Logic Functioning bit
 (40 13)  (148 381)  (148 381)  LC_6 Logic Functioning bit
 (41 13)  (149 381)  (149 381)  LC_6 Logic Functioning bit
 (42 13)  (150 381)  (150 381)  LC_6 Logic Functioning bit
 (43 13)  (151 381)  (151 381)  LC_6 Logic Functioning bit
 (27 14)  (135 382)  (135 382)  routing T_2_23.lc_trk_g1_1 <X> T_2_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 382)  (137 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 382)  (140 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (144 382)  (144 382)  LC_7 Logic Functioning bit
 (37 14)  (145 382)  (145 382)  LC_7 Logic Functioning bit
 (38 14)  (146 382)  (146 382)  LC_7 Logic Functioning bit
 (39 14)  (147 382)  (147 382)  LC_7 Logic Functioning bit
 (44 14)  (152 382)  (152 382)  LC_7 Logic Functioning bit
 (40 15)  (148 383)  (148 383)  LC_7 Logic Functioning bit
 (41 15)  (149 383)  (149 383)  LC_7 Logic Functioning bit
 (42 15)  (150 383)  (150 383)  LC_7 Logic Functioning bit
 (43 15)  (151 383)  (151 383)  LC_7 Logic Functioning bit


LogicTile_3_23

 (17 0)  (179 368)  (179 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (162 370)  (162 370)  routing T_3_23.glb_netwk_7 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (1 2)  (163 370)  (163 370)  routing T_3_23.glb_netwk_7 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (2 2)  (164 370)  (164 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (184 370)  (184 370)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (186 370)  (186 370)  routing T_3_23.top_op_7 <X> T_3_23.lc_trk_g0_7
 (0 3)  (162 371)  (162 371)  routing T_3_23.glb_netwk_7 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (21 3)  (183 371)  (183 371)  routing T_3_23.top_op_7 <X> T_3_23.lc_trk_g0_7
 (22 3)  (184 371)  (184 371)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (186 371)  (186 371)  routing T_3_23.top_op_6 <X> T_3_23.lc_trk_g0_6
 (25 3)  (187 371)  (187 371)  routing T_3_23.top_op_6 <X> T_3_23.lc_trk_g0_6
 (26 4)  (188 372)  (188 372)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (191 372)  (191 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 372)  (194 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 372)  (195 372)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (196 372)  (196 372)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (197 372)  (197 372)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.input_2_2
 (36 4)  (198 372)  (198 372)  LC_2 Logic Functioning bit
 (38 4)  (200 372)  (200 372)  LC_2 Logic Functioning bit
 (39 4)  (201 372)  (201 372)  LC_2 Logic Functioning bit
 (45 4)  (207 372)  (207 372)  LC_2 Logic Functioning bit
 (26 5)  (188 373)  (188 373)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 373)  (191 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (193 373)  (193 373)  routing T_3_23.lc_trk_g3_2 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 373)  (194 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (196 373)  (196 373)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.input_2_2
 (35 5)  (197 373)  (197 373)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.input_2_2
 (36 5)  (198 373)  (198 373)  LC_2 Logic Functioning bit
 (37 5)  (199 373)  (199 373)  LC_2 Logic Functioning bit
 (39 5)  (201 373)  (201 373)  LC_2 Logic Functioning bit
 (45 5)  (207 373)  (207 373)  LC_2 Logic Functioning bit
 (48 5)  (210 373)  (210 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (184 374)  (184 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (186 374)  (186 374)  routing T_3_23.top_op_7 <X> T_3_23.lc_trk_g1_7
 (26 6)  (188 374)  (188 374)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (191 374)  (191 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 374)  (192 374)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 374)  (194 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 374)  (195 374)  routing T_3_23.lc_trk_g2_0 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (198 374)  (198 374)  LC_3 Logic Functioning bit
 (38 6)  (200 374)  (200 374)  LC_3 Logic Functioning bit
 (39 6)  (201 374)  (201 374)  LC_3 Logic Functioning bit
 (45 6)  (207 374)  (207 374)  LC_3 Logic Functioning bit
 (21 7)  (183 375)  (183 375)  routing T_3_23.top_op_7 <X> T_3_23.lc_trk_g1_7
 (26 7)  (188 375)  (188 375)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 375)  (191 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (192 375)  (192 375)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (194 375)  (194 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (198 375)  (198 375)  LC_3 Logic Functioning bit
 (37 7)  (199 375)  (199 375)  LC_3 Logic Functioning bit
 (38 7)  (200 375)  (200 375)  LC_3 Logic Functioning bit
 (45 7)  (207 375)  (207 375)  LC_3 Logic Functioning bit
 (48 7)  (210 375)  (210 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 9)  (176 377)  (176 377)  routing T_3_23.tnl_op_0 <X> T_3_23.lc_trk_g2_0
 (15 9)  (177 377)  (177 377)  routing T_3_23.tnl_op_0 <X> T_3_23.lc_trk_g2_0
 (17 9)  (179 377)  (179 377)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 10)  (188 378)  (188 378)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (191 378)  (191 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 378)  (192 378)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (194 378)  (194 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 378)  (195 378)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 378)  (196 378)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 378)  (198 378)  LC_5 Logic Functioning bit
 (38 10)  (200 378)  (200 378)  LC_5 Logic Functioning bit
 (39 10)  (201 378)  (201 378)  LC_5 Logic Functioning bit
 (45 10)  (207 378)  (207 378)  LC_5 Logic Functioning bit
 (26 11)  (188 379)  (188 379)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 379)  (191 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 379)  (192 379)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 379)  (194 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (198 379)  (198 379)  LC_5 Logic Functioning bit
 (37 11)  (199 379)  (199 379)  LC_5 Logic Functioning bit
 (38 11)  (200 379)  (200 379)  LC_5 Logic Functioning bit
 (45 11)  (207 379)  (207 379)  LC_5 Logic Functioning bit
 (48 11)  (210 379)  (210 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (177 380)  (177 380)  routing T_3_23.tnl_op_1 <X> T_3_23.lc_trk_g3_1
 (17 12)  (179 380)  (179 380)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (180 381)  (180 381)  routing T_3_23.tnl_op_1 <X> T_3_23.lc_trk_g3_1
 (22 13)  (184 381)  (184 381)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (186 381)  (186 381)  routing T_3_23.tnl_op_2 <X> T_3_23.lc_trk_g3_2
 (25 13)  (187 381)  (187 381)  routing T_3_23.tnl_op_2 <X> T_3_23.lc_trk_g3_2
 (1 14)  (163 382)  (163 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_4_23

 (25 0)  (241 368)  (241 368)  routing T_4_23.sp12_h_r_2 <X> T_4_23.lc_trk_g0_2
 (26 0)  (242 368)  (242 368)  routing T_4_23.lc_trk_g0_4 <X> T_4_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (243 368)  (243 368)  routing T_4_23.lc_trk_g1_4 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 368)  (245 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 368)  (246 368)  routing T_4_23.lc_trk_g1_4 <X> T_4_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (248 368)  (248 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (250 368)  (250 368)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (40 0)  (256 368)  (256 368)  LC_0 Logic Functioning bit
 (22 1)  (238 369)  (238 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (240 369)  (240 369)  routing T_4_23.sp12_h_r_2 <X> T_4_23.lc_trk_g0_2
 (25 1)  (241 369)  (241 369)  routing T_4_23.sp12_h_r_2 <X> T_4_23.lc_trk_g0_2
 (29 1)  (245 369)  (245 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 369)  (247 369)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 369)  (248 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (249 369)  (249 369)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.input_2_0
 (34 1)  (250 369)  (250 369)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.input_2_0
 (14 2)  (230 370)  (230 370)  routing T_4_23.sp4_h_l_9 <X> T_4_23.lc_trk_g0_4
 (22 2)  (238 370)  (238 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (239 370)  (239 370)  routing T_4_23.sp4_h_r_7 <X> T_4_23.lc_trk_g0_7
 (24 2)  (240 370)  (240 370)  routing T_4_23.sp4_h_r_7 <X> T_4_23.lc_trk_g0_7
 (25 2)  (241 370)  (241 370)  routing T_4_23.sp4_h_r_14 <X> T_4_23.lc_trk_g0_6
 (14 3)  (230 371)  (230 371)  routing T_4_23.sp4_h_l_9 <X> T_4_23.lc_trk_g0_4
 (15 3)  (231 371)  (231 371)  routing T_4_23.sp4_h_l_9 <X> T_4_23.lc_trk_g0_4
 (16 3)  (232 371)  (232 371)  routing T_4_23.sp4_h_l_9 <X> T_4_23.lc_trk_g0_4
 (17 3)  (233 371)  (233 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (237 371)  (237 371)  routing T_4_23.sp4_h_r_7 <X> T_4_23.lc_trk_g0_7
 (22 3)  (238 371)  (238 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (239 371)  (239 371)  routing T_4_23.sp4_h_r_14 <X> T_4_23.lc_trk_g0_6
 (24 3)  (240 371)  (240 371)  routing T_4_23.sp4_h_r_14 <X> T_4_23.lc_trk_g0_6
 (21 4)  (237 372)  (237 372)  routing T_4_23.sp12_h_r_3 <X> T_4_23.lc_trk_g1_3
 (22 4)  (238 372)  (238 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (240 372)  (240 372)  routing T_4_23.sp12_h_r_3 <X> T_4_23.lc_trk_g1_3
 (26 4)  (242 372)  (242 372)  routing T_4_23.lc_trk_g2_4 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (245 372)  (245 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 372)  (246 372)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 372)  (248 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 372)  (249 372)  routing T_4_23.lc_trk_g2_1 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (251 372)  (251 372)  routing T_4_23.lc_trk_g0_6 <X> T_4_23.input_2_2
 (40 4)  (256 372)  (256 372)  LC_2 Logic Functioning bit
 (16 5)  (232 373)  (232 373)  routing T_4_23.sp12_h_r_8 <X> T_4_23.lc_trk_g1_0
 (17 5)  (233 373)  (233 373)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (237 373)  (237 373)  routing T_4_23.sp12_h_r_3 <X> T_4_23.lc_trk_g1_3
 (22 5)  (238 373)  (238 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (239 373)  (239 373)  routing T_4_23.sp12_h_r_10 <X> T_4_23.lc_trk_g1_2
 (28 5)  (244 373)  (244 373)  routing T_4_23.lc_trk_g2_4 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 373)  (245 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 373)  (246 373)  routing T_4_23.lc_trk_g0_7 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (248 373)  (248 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (251 373)  (251 373)  routing T_4_23.lc_trk_g0_6 <X> T_4_23.input_2_2
 (14 6)  (230 374)  (230 374)  routing T_4_23.sp4_h_l_1 <X> T_4_23.lc_trk_g1_4
 (21 6)  (237 374)  (237 374)  routing T_4_23.sp12_h_l_4 <X> T_4_23.lc_trk_g1_7
 (22 6)  (238 374)  (238 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (240 374)  (240 374)  routing T_4_23.sp12_h_l_4 <X> T_4_23.lc_trk_g1_7
 (15 7)  (231 375)  (231 375)  routing T_4_23.sp4_h_l_1 <X> T_4_23.lc_trk_g1_4
 (16 7)  (232 375)  (232 375)  routing T_4_23.sp4_h_l_1 <X> T_4_23.lc_trk_g1_4
 (17 7)  (233 375)  (233 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (237 375)  (237 375)  routing T_4_23.sp12_h_l_4 <X> T_4_23.lc_trk_g1_7
 (22 7)  (238 375)  (238 375)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (239 375)  (239 375)  routing T_4_23.sp12_h_r_14 <X> T_4_23.lc_trk_g1_6
 (15 8)  (231 376)  (231 376)  routing T_4_23.sp4_h_r_41 <X> T_4_23.lc_trk_g2_1
 (16 8)  (232 376)  (232 376)  routing T_4_23.sp4_h_r_41 <X> T_4_23.lc_trk_g2_1
 (17 8)  (233 376)  (233 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (234 376)  (234 376)  routing T_4_23.sp4_h_r_41 <X> T_4_23.lc_trk_g2_1
 (25 8)  (241 376)  (241 376)  routing T_4_23.wire_logic_cluster/lc_2/out <X> T_4_23.lc_trk_g2_2
 (27 8)  (243 376)  (243 376)  routing T_4_23.lc_trk_g1_0 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 376)  (245 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (247 376)  (247 376)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 376)  (248 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (250 376)  (250 376)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_4/in_3
 (40 8)  (256 376)  (256 376)  LC_4 Logic Functioning bit
 (18 9)  (234 377)  (234 377)  routing T_4_23.sp4_h_r_41 <X> T_4_23.lc_trk_g2_1
 (22 9)  (238 377)  (238 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (242 377)  (242 377)  routing T_4_23.lc_trk_g0_2 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 377)  (245 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (247 377)  (247 377)  routing T_4_23.lc_trk_g1_6 <X> T_4_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (248 377)  (248 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (249 377)  (249 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_4
 (34 9)  (250 377)  (250 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_4
 (35 9)  (251 377)  (251 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_4
 (15 10)  (231 378)  (231 378)  routing T_4_23.rgt_op_5 <X> T_4_23.lc_trk_g2_5
 (17 10)  (233 378)  (233 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (234 378)  (234 378)  routing T_4_23.rgt_op_5 <X> T_4_23.lc_trk_g2_5
 (21 10)  (237 378)  (237 378)  routing T_4_23.rgt_op_7 <X> T_4_23.lc_trk_g2_7
 (22 10)  (238 378)  (238 378)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (240 378)  (240 378)  routing T_4_23.rgt_op_7 <X> T_4_23.lc_trk_g2_7
 (26 10)  (242 378)  (242 378)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (243 378)  (243 378)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 378)  (245 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (247 378)  (247 378)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 378)  (248 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 378)  (250 378)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 378)  (252 378)  LC_5 Logic Functioning bit
 (50 10)  (266 378)  (266 378)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (231 379)  (231 379)  routing T_4_23.sp4_v_t_33 <X> T_4_23.lc_trk_g2_4
 (16 11)  (232 379)  (232 379)  routing T_4_23.sp4_v_t_33 <X> T_4_23.lc_trk_g2_4
 (17 11)  (233 379)  (233 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (238 379)  (238 379)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (240 379)  (240 379)  routing T_4_23.tnl_op_6 <X> T_4_23.lc_trk_g2_6
 (25 11)  (241 379)  (241 379)  routing T_4_23.tnl_op_6 <X> T_4_23.lc_trk_g2_6
 (26 11)  (242 379)  (242 379)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 379)  (244 379)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 379)  (245 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (246 379)  (246 379)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (247 379)  (247 379)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (14 12)  (230 380)  (230 380)  routing T_4_23.wire_logic_cluster/lc_0/out <X> T_4_23.lc_trk_g3_0
 (17 12)  (233 380)  (233 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (237 380)  (237 380)  routing T_4_23.sp4_h_r_43 <X> T_4_23.lc_trk_g3_3
 (22 12)  (238 380)  (238 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (239 380)  (239 380)  routing T_4_23.sp4_h_r_43 <X> T_4_23.lc_trk_g3_3
 (24 12)  (240 380)  (240 380)  routing T_4_23.sp4_h_r_43 <X> T_4_23.lc_trk_g3_3
 (27 12)  (243 380)  (243 380)  routing T_4_23.lc_trk_g3_0 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (244 380)  (244 380)  routing T_4_23.lc_trk_g3_0 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 380)  (245 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (247 380)  (247 380)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 380)  (248 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 380)  (249 380)  routing T_4_23.lc_trk_g2_5 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (252 380)  (252 380)  LC_6 Logic Functioning bit
 (50 12)  (266 380)  (266 380)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (268 380)  (268 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (8 13)  (224 381)  (224 381)  routing T_4_23.sp4_h_r_10 <X> T_4_23.sp4_v_b_10
 (17 13)  (233 381)  (233 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (237 381)  (237 381)  routing T_4_23.sp4_h_r_43 <X> T_4_23.lc_trk_g3_3
 (26 13)  (242 381)  (242 381)  routing T_4_23.lc_trk_g2_2 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 381)  (244 381)  routing T_4_23.lc_trk_g2_2 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 381)  (245 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (53 13)  (269 381)  (269 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (238 382)  (238 382)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (240 382)  (240 382)  routing T_4_23.tnl_op_7 <X> T_4_23.lc_trk_g3_7
 (27 14)  (243 382)  (243 382)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 382)  (244 382)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 382)  (245 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 382)  (246 382)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 382)  (247 382)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 382)  (248 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 382)  (249 382)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (253 382)  (253 382)  LC_7 Logic Functioning bit
 (39 14)  (255 382)  (255 382)  LC_7 Logic Functioning bit
 (21 15)  (237 383)  (237 383)  routing T_4_23.tnl_op_7 <X> T_4_23.lc_trk_g3_7
 (30 15)  (246 383)  (246 383)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (247 383)  (247 383)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (37 15)  (253 383)  (253 383)  LC_7 Logic Functioning bit
 (39 15)  (255 383)  (255 383)  LC_7 Logic Functioning bit
 (51 15)  (267 383)  (267 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_23

 (11 0)  (281 368)  (281 368)  routing T_5_23.sp4_h_r_9 <X> T_5_23.sp4_v_b_2
 (14 0)  (284 368)  (284 368)  routing T_5_23.sp4_h_r_8 <X> T_5_23.lc_trk_g0_0
 (22 0)  (292 368)  (292 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (293 368)  (293 368)  routing T_5_23.sp4_h_r_3 <X> T_5_23.lc_trk_g0_3
 (24 0)  (294 368)  (294 368)  routing T_5_23.sp4_h_r_3 <X> T_5_23.lc_trk_g0_3
 (26 0)  (296 368)  (296 368)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (299 368)  (299 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (301 368)  (301 368)  routing T_5_23.lc_trk_g0_5 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 368)  (302 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (306 368)  (306 368)  LC_0 Logic Functioning bit
 (37 0)  (307 368)  (307 368)  LC_0 Logic Functioning bit
 (38 0)  (308 368)  (308 368)  LC_0 Logic Functioning bit
 (39 0)  (309 368)  (309 368)  LC_0 Logic Functioning bit
 (43 0)  (313 368)  (313 368)  LC_0 Logic Functioning bit
 (15 1)  (285 369)  (285 369)  routing T_5_23.sp4_h_r_8 <X> T_5_23.lc_trk_g0_0
 (16 1)  (286 369)  (286 369)  routing T_5_23.sp4_h_r_8 <X> T_5_23.lc_trk_g0_0
 (17 1)  (287 369)  (287 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (291 369)  (291 369)  routing T_5_23.sp4_h_r_3 <X> T_5_23.lc_trk_g0_3
 (22 1)  (292 369)  (292 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (293 369)  (293 369)  routing T_5_23.sp4_h_r_2 <X> T_5_23.lc_trk_g0_2
 (24 1)  (294 369)  (294 369)  routing T_5_23.sp4_h_r_2 <X> T_5_23.lc_trk_g0_2
 (25 1)  (295 369)  (295 369)  routing T_5_23.sp4_h_r_2 <X> T_5_23.lc_trk_g0_2
 (27 1)  (297 369)  (297 369)  routing T_5_23.lc_trk_g1_5 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 369)  (299 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (300 369)  (300 369)  routing T_5_23.lc_trk_g0_3 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (302 369)  (302 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (303 369)  (303 369)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.input_2_0
 (36 1)  (306 369)  (306 369)  LC_0 Logic Functioning bit
 (37 1)  (307 369)  (307 369)  LC_0 Logic Functioning bit
 (38 1)  (308 369)  (308 369)  LC_0 Logic Functioning bit
 (39 1)  (309 369)  (309 369)  LC_0 Logic Functioning bit
 (42 1)  (312 369)  (312 369)  LC_0 Logic Functioning bit
 (43 1)  (313 369)  (313 369)  LC_0 Logic Functioning bit
 (15 2)  (285 370)  (285 370)  routing T_5_23.sp4_v_b_21 <X> T_5_23.lc_trk_g0_5
 (16 2)  (286 370)  (286 370)  routing T_5_23.sp4_v_b_21 <X> T_5_23.lc_trk_g0_5
 (17 2)  (287 370)  (287 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (291 370)  (291 370)  routing T_5_23.sp4_h_l_10 <X> T_5_23.lc_trk_g0_7
 (22 2)  (292 370)  (292 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (293 370)  (293 370)  routing T_5_23.sp4_h_l_10 <X> T_5_23.lc_trk_g0_7
 (24 2)  (294 370)  (294 370)  routing T_5_23.sp4_h_l_10 <X> T_5_23.lc_trk_g0_7
 (28 2)  (298 370)  (298 370)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 370)  (299 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 370)  (302 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (304 370)  (304 370)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 370)  (306 370)  LC_1 Logic Functioning bit
 (37 2)  (307 370)  (307 370)  LC_1 Logic Functioning bit
 (41 2)  (311 370)  (311 370)  LC_1 Logic Functioning bit
 (42 2)  (312 370)  (312 370)  LC_1 Logic Functioning bit
 (43 2)  (313 370)  (313 370)  LC_1 Logic Functioning bit
 (50 2)  (320 370)  (320 370)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (291 371)  (291 371)  routing T_5_23.sp4_h_l_10 <X> T_5_23.lc_trk_g0_7
 (22 3)  (292 371)  (292 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (293 371)  (293 371)  routing T_5_23.sp4_h_r_6 <X> T_5_23.lc_trk_g0_6
 (24 3)  (294 371)  (294 371)  routing T_5_23.sp4_h_r_6 <X> T_5_23.lc_trk_g0_6
 (25 3)  (295 371)  (295 371)  routing T_5_23.sp4_h_r_6 <X> T_5_23.lc_trk_g0_6
 (26 3)  (296 371)  (296 371)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (297 371)  (297 371)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (298 371)  (298 371)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 371)  (299 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (301 371)  (301 371)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (306 371)  (306 371)  LC_1 Logic Functioning bit
 (37 3)  (307 371)  (307 371)  LC_1 Logic Functioning bit
 (42 3)  (312 371)  (312 371)  LC_1 Logic Functioning bit
 (43 3)  (313 371)  (313 371)  LC_1 Logic Functioning bit
 (48 3)  (318 371)  (318 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (285 372)  (285 372)  routing T_5_23.sp4_h_r_1 <X> T_5_23.lc_trk_g1_1
 (16 4)  (286 372)  (286 372)  routing T_5_23.sp4_h_r_1 <X> T_5_23.lc_trk_g1_1
 (17 4)  (287 372)  (287 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (291 372)  (291 372)  routing T_5_23.wire_logic_cluster/lc_3/out <X> T_5_23.lc_trk_g1_3
 (22 4)  (292 372)  (292 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (295 372)  (295 372)  routing T_5_23.sp4_h_r_10 <X> T_5_23.lc_trk_g1_2
 (27 4)  (297 372)  (297 372)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 372)  (299 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 372)  (300 372)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (302 372)  (302 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (304 372)  (304 372)  routing T_5_23.lc_trk_g1_0 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (40 4)  (310 372)  (310 372)  LC_2 Logic Functioning bit
 (5 5)  (275 373)  (275 373)  routing T_5_23.sp4_h_r_3 <X> T_5_23.sp4_v_b_3
 (14 5)  (284 373)  (284 373)  routing T_5_23.sp4_h_r_0 <X> T_5_23.lc_trk_g1_0
 (15 5)  (285 373)  (285 373)  routing T_5_23.sp4_h_r_0 <X> T_5_23.lc_trk_g1_0
 (16 5)  (286 373)  (286 373)  routing T_5_23.sp4_h_r_0 <X> T_5_23.lc_trk_g1_0
 (17 5)  (287 373)  (287 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (288 373)  (288 373)  routing T_5_23.sp4_h_r_1 <X> T_5_23.lc_trk_g1_1
 (22 5)  (292 373)  (292 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (293 373)  (293 373)  routing T_5_23.sp4_h_r_10 <X> T_5_23.lc_trk_g1_2
 (24 5)  (294 373)  (294 373)  routing T_5_23.sp4_h_r_10 <X> T_5_23.lc_trk_g1_2
 (29 5)  (299 373)  (299 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (300 373)  (300 373)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (302 373)  (302 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (305 373)  (305 373)  routing T_5_23.lc_trk_g0_2 <X> T_5_23.input_2_2
 (8 6)  (278 374)  (278 374)  routing T_5_23.sp4_h_r_8 <X> T_5_23.sp4_h_l_41
 (10 6)  (280 374)  (280 374)  routing T_5_23.sp4_h_r_8 <X> T_5_23.sp4_h_l_41
 (15 6)  (285 374)  (285 374)  routing T_5_23.sp12_h_r_5 <X> T_5_23.lc_trk_g1_5
 (17 6)  (287 374)  (287 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (288 374)  (288 374)  routing T_5_23.sp12_h_r_5 <X> T_5_23.lc_trk_g1_5
 (32 6)  (302 374)  (302 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (304 374)  (304 374)  routing T_5_23.lc_trk_g1_1 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (42 6)  (312 374)  (312 374)  LC_3 Logic Functioning bit
 (50 6)  (320 374)  (320 374)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (284 375)  (284 375)  routing T_5_23.sp4_h_r_4 <X> T_5_23.lc_trk_g1_4
 (15 7)  (285 375)  (285 375)  routing T_5_23.sp4_h_r_4 <X> T_5_23.lc_trk_g1_4
 (16 7)  (286 375)  (286 375)  routing T_5_23.sp4_h_r_4 <X> T_5_23.lc_trk_g1_4
 (17 7)  (287 375)  (287 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (288 375)  (288 375)  routing T_5_23.sp12_h_r_5 <X> T_5_23.lc_trk_g1_5
 (22 7)  (292 375)  (292 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (293 375)  (293 375)  routing T_5_23.sp4_h_r_6 <X> T_5_23.lc_trk_g1_6
 (24 7)  (294 375)  (294 375)  routing T_5_23.sp4_h_r_6 <X> T_5_23.lc_trk_g1_6
 (25 7)  (295 375)  (295 375)  routing T_5_23.sp4_h_r_6 <X> T_5_23.lc_trk_g1_6
 (26 7)  (296 375)  (296 375)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (297 375)  (297 375)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 375)  (299 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (43 7)  (313 375)  (313 375)  LC_3 Logic Functioning bit
 (14 8)  (284 376)  (284 376)  routing T_5_23.sp4_h_l_21 <X> T_5_23.lc_trk_g2_0
 (27 8)  (297 376)  (297 376)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 376)  (299 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 376)  (300 376)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (302 376)  (302 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 376)  (303 376)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 376)  (304 376)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (40 8)  (310 376)  (310 376)  LC_4 Logic Functioning bit
 (42 8)  (312 376)  (312 376)  LC_4 Logic Functioning bit
 (15 9)  (285 377)  (285 377)  routing T_5_23.sp4_h_l_21 <X> T_5_23.lc_trk_g2_0
 (16 9)  (286 377)  (286 377)  routing T_5_23.sp4_h_l_21 <X> T_5_23.lc_trk_g2_0
 (17 9)  (287 377)  (287 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (298 377)  (298 377)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 377)  (299 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (5 10)  (275 378)  (275 378)  routing T_5_23.sp4_h_r_3 <X> T_5_23.sp4_h_l_43
 (15 10)  (285 378)  (285 378)  routing T_5_23.sp4_h_l_24 <X> T_5_23.lc_trk_g2_5
 (16 10)  (286 378)  (286 378)  routing T_5_23.sp4_h_l_24 <X> T_5_23.lc_trk_g2_5
 (17 10)  (287 378)  (287 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (288 378)  (288 378)  routing T_5_23.sp4_h_l_24 <X> T_5_23.lc_trk_g2_5
 (25 10)  (295 378)  (295 378)  routing T_5_23.sp4_h_r_46 <X> T_5_23.lc_trk_g2_6
 (29 10)  (299 378)  (299 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 378)  (300 378)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 378)  (302 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 378)  (304 378)  routing T_5_23.lc_trk_g1_1 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (307 378)  (307 378)  LC_5 Logic Functioning bit
 (42 10)  (312 378)  (312 378)  LC_5 Logic Functioning bit
 (50 10)  (320 378)  (320 378)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (274 379)  (274 379)  routing T_5_23.sp4_h_r_3 <X> T_5_23.sp4_h_l_43
 (22 11)  (292 379)  (292 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (293 379)  (293 379)  routing T_5_23.sp4_h_r_46 <X> T_5_23.lc_trk_g2_6
 (24 11)  (294 379)  (294 379)  routing T_5_23.sp4_h_r_46 <X> T_5_23.lc_trk_g2_6
 (25 11)  (295 379)  (295 379)  routing T_5_23.sp4_h_r_46 <X> T_5_23.lc_trk_g2_6
 (26 11)  (296 379)  (296 379)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (297 379)  (297 379)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 379)  (299 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 379)  (300 379)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (37 11)  (307 379)  (307 379)  LC_5 Logic Functioning bit
 (42 11)  (312 379)  (312 379)  LC_5 Logic Functioning bit
 (43 11)  (313 379)  (313 379)  LC_5 Logic Functioning bit
 (11 12)  (281 380)  (281 380)  routing T_5_23.sp4_h_r_6 <X> T_5_23.sp4_v_b_11
 (21 12)  (291 380)  (291 380)  routing T_5_23.sp4_h_r_35 <X> T_5_23.lc_trk_g3_3
 (22 12)  (292 380)  (292 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (293 380)  (293 380)  routing T_5_23.sp4_h_r_35 <X> T_5_23.lc_trk_g3_3
 (24 12)  (294 380)  (294 380)  routing T_5_23.sp4_h_r_35 <X> T_5_23.lc_trk_g3_3
 (26 12)  (296 380)  (296 380)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (298 380)  (298 380)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 380)  (299 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 380)  (300 380)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (301 380)  (301 380)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 380)  (302 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (304 380)  (304 380)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (40 12)  (310 380)  (310 380)  LC_6 Logic Functioning bit
 (42 12)  (312 380)  (312 380)  LC_6 Logic Functioning bit
 (5 13)  (275 381)  (275 381)  routing T_5_23.sp4_h_r_9 <X> T_5_23.sp4_v_b_9
 (17 13)  (287 381)  (287 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (292 381)  (292 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (296 381)  (296 381)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (298 381)  (298 381)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 381)  (299 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (48 13)  (318 381)  (318 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (26 14)  (296 382)  (296 382)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (297 382)  (297 382)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 382)  (298 382)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 382)  (299 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (301 382)  (301 382)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (302 382)  (302 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 382)  (303 382)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (305 382)  (305 382)  routing T_5_23.lc_trk_g0_7 <X> T_5_23.input_2_7
 (40 14)  (310 382)  (310 382)  LC_7 Logic Functioning bit
 (28 15)  (298 383)  (298 383)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 383)  (299 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 383)  (300 383)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (301 383)  (301 383)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (302 383)  (302 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (305 383)  (305 383)  routing T_5_23.lc_trk_g0_7 <X> T_5_23.input_2_7


RAM_Tile_6_23

 (5 2)  (329 370)  (329 370)  routing T_6_23.sp4_h_r_9 <X> T_6_23.sp4_h_l_37
 (4 3)  (328 371)  (328 371)  routing T_6_23.sp4_h_r_9 <X> T_6_23.sp4_h_l_37
 (11 15)  (335 383)  (335 383)  routing T_6_23.sp4_h_r_11 <X> T_6_23.sp4_h_l_46


LogicTile_7_23

 (14 0)  (380 368)  (380 368)  routing T_7_23.wire_logic_cluster/lc_0/out <X> T_7_23.lc_trk_g0_0
 (17 0)  (383 368)  (383 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (384 368)  (384 368)  routing T_7_23.wire_logic_cluster/lc_1/out <X> T_7_23.lc_trk_g0_1
 (28 0)  (394 368)  (394 368)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 368)  (395 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 368)  (398 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 368)  (399 368)  routing T_7_23.lc_trk_g3_0 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (400 368)  (400 368)  routing T_7_23.lc_trk_g3_0 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (401 368)  (401 368)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.input_2_0
 (43 0)  (409 368)  (409 368)  LC_0 Logic Functioning bit
 (45 0)  (411 368)  (411 368)  LC_0 Logic Functioning bit
 (48 0)  (414 368)  (414 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (383 369)  (383 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (388 369)  (388 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (391 369)  (391 369)  routing T_7_23.sp4_r_v_b_33 <X> T_7_23.lc_trk_g0_2
 (29 1)  (395 369)  (395 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 369)  (396 369)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (398 369)  (398 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (399 369)  (399 369)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.input_2_0
 (40 1)  (406 369)  (406 369)  LC_0 Logic Functioning bit
 (42 1)  (408 369)  (408 369)  LC_0 Logic Functioning bit
 (43 1)  (409 369)  (409 369)  LC_0 Logic Functioning bit
 (47 1)  (413 369)  (413 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (366 370)  (366 370)  routing T_7_23.glb_netwk_7 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (1 2)  (367 370)  (367 370)  routing T_7_23.glb_netwk_7 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (2 2)  (368 370)  (368 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (374 370)  (374 370)  routing T_7_23.sp4_v_t_36 <X> T_7_23.sp4_h_l_36
 (9 2)  (375 370)  (375 370)  routing T_7_23.sp4_v_t_36 <X> T_7_23.sp4_h_l_36
 (14 2)  (380 370)  (380 370)  routing T_7_23.wire_logic_cluster/lc_4/out <X> T_7_23.lc_trk_g0_4
 (17 2)  (383 370)  (383 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (384 370)  (384 370)  routing T_7_23.wire_logic_cluster/lc_5/out <X> T_7_23.lc_trk_g0_5
 (25 2)  (391 370)  (391 370)  routing T_7_23.sp4_h_l_11 <X> T_7_23.lc_trk_g0_6
 (29 2)  (395 370)  (395 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (397 370)  (397 370)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 370)  (398 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 370)  (399 370)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (400 370)  (400 370)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 370)  (402 370)  LC_1 Logic Functioning bit
 (37 2)  (403 370)  (403 370)  LC_1 Logic Functioning bit
 (38 2)  (404 370)  (404 370)  LC_1 Logic Functioning bit
 (45 2)  (411 370)  (411 370)  LC_1 Logic Functioning bit
 (48 2)  (414 370)  (414 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (366 371)  (366 371)  routing T_7_23.glb_netwk_7 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (17 3)  (383 371)  (383 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (388 371)  (388 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (389 371)  (389 371)  routing T_7_23.sp4_h_l_11 <X> T_7_23.lc_trk_g0_6
 (24 3)  (390 371)  (390 371)  routing T_7_23.sp4_h_l_11 <X> T_7_23.lc_trk_g0_6
 (25 3)  (391 371)  (391 371)  routing T_7_23.sp4_h_l_11 <X> T_7_23.lc_trk_g0_6
 (26 3)  (392 371)  (392 371)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (394 371)  (394 371)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 371)  (395 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (396 371)  (396 371)  routing T_7_23.lc_trk_g0_2 <X> T_7_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (397 371)  (397 371)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (398 371)  (398 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (402 371)  (402 371)  LC_1 Logic Functioning bit
 (44 3)  (410 371)  (410 371)  LC_1 Logic Functioning bit
 (47 3)  (413 371)  (413 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (417 371)  (417 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (26 4)  (392 372)  (392 372)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (393 372)  (393 372)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 372)  (395 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 372)  (396 372)  routing T_7_23.lc_trk_g1_4 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 372)  (398 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 372)  (399 372)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (41 4)  (407 372)  (407 372)  LC_2 Logic Functioning bit
 (43 4)  (409 372)  (409 372)  LC_2 Logic Functioning bit
 (45 4)  (411 372)  (411 372)  LC_2 Logic Functioning bit
 (46 4)  (412 372)  (412 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (392 373)  (392 373)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (393 373)  (393 373)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (394 373)  (394 373)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 373)  (395 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (397 373)  (397 373)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (5 6)  (371 374)  (371 374)  routing T_7_23.sp4_v_t_38 <X> T_7_23.sp4_h_l_38
 (14 6)  (380 374)  (380 374)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g1_4
 (21 6)  (387 374)  (387 374)  routing T_7_23.wire_logic_cluster/lc_7/out <X> T_7_23.lc_trk_g1_7
 (22 6)  (388 374)  (388 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (395 374)  (395 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 374)  (396 374)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (397 374)  (397 374)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 374)  (398 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 374)  (399 374)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 374)  (400 374)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (45 6)  (411 374)  (411 374)  LC_3 Logic Functioning bit
 (46 6)  (412 374)  (412 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (6 7)  (372 375)  (372 375)  routing T_7_23.sp4_v_t_38 <X> T_7_23.sp4_h_l_38
 (14 7)  (380 375)  (380 375)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g1_4
 (15 7)  (381 375)  (381 375)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g1_4
 (16 7)  (382 375)  (382 375)  routing T_7_23.sp4_h_l_9 <X> T_7_23.lc_trk_g1_4
 (17 7)  (383 375)  (383 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (392 375)  (392 375)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 375)  (394 375)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 375)  (395 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 375)  (396 375)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (397 375)  (397 375)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (402 375)  (402 375)  LC_3 Logic Functioning bit
 (38 7)  (404 375)  (404 375)  LC_3 Logic Functioning bit
 (22 8)  (388 376)  (388 376)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (390 376)  (390 376)  routing T_7_23.tnr_op_3 <X> T_7_23.lc_trk_g2_3
 (26 8)  (392 376)  (392 376)  routing T_7_23.lc_trk_g0_4 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (394 376)  (394 376)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 376)  (395 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (398 376)  (398 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 376)  (399 376)  routing T_7_23.lc_trk_g3_0 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (400 376)  (400 376)  routing T_7_23.lc_trk_g3_0 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (45 8)  (411 376)  (411 376)  LC_4 Logic Functioning bit
 (46 8)  (412 376)  (412 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (418 376)  (418 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (395 377)  (395 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (396 377)  (396 377)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (40 9)  (406 377)  (406 377)  LC_4 Logic Functioning bit
 (42 9)  (408 377)  (408 377)  LC_4 Logic Functioning bit
 (48 9)  (414 377)  (414 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (12 10)  (378 378)  (378 378)  routing T_7_23.sp4_h_r_5 <X> T_7_23.sp4_h_l_45
 (14 10)  (380 378)  (380 378)  routing T_7_23.sp4_h_r_36 <X> T_7_23.lc_trk_g2_4
 (17 10)  (383 378)  (383 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (393 378)  (393 378)  routing T_7_23.lc_trk_g3_1 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (394 378)  (394 378)  routing T_7_23.lc_trk_g3_1 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 378)  (395 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (397 378)  (397 378)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 378)  (398 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 378)  (399 378)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (400 378)  (400 378)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (401 378)  (401 378)  routing T_7_23.lc_trk_g0_5 <X> T_7_23.input_2_5
 (36 10)  (402 378)  (402 378)  LC_5 Logic Functioning bit
 (37 10)  (403 378)  (403 378)  LC_5 Logic Functioning bit
 (38 10)  (404 378)  (404 378)  LC_5 Logic Functioning bit
 (45 10)  (411 378)  (411 378)  LC_5 Logic Functioning bit
 (46 10)  (412 378)  (412 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (13 11)  (379 379)  (379 379)  routing T_7_23.sp4_h_r_5 <X> T_7_23.sp4_h_l_45
 (15 11)  (381 379)  (381 379)  routing T_7_23.sp4_h_r_36 <X> T_7_23.lc_trk_g2_4
 (16 11)  (382 379)  (382 379)  routing T_7_23.sp4_h_r_36 <X> T_7_23.lc_trk_g2_4
 (17 11)  (383 379)  (383 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (384 379)  (384 379)  routing T_7_23.sp4_r_v_b_37 <X> T_7_23.lc_trk_g2_5
 (26 11)  (392 379)  (392 379)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (394 379)  (394 379)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 379)  (395 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (397 379)  (397 379)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (398 379)  (398 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (402 379)  (402 379)  LC_5 Logic Functioning bit
 (47 11)  (413 379)  (413 379)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (414 379)  (414 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (383 380)  (383 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (392 380)  (392 380)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (393 380)  (393 380)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 380)  (394 380)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 380)  (395 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 380)  (396 380)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 380)  (398 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 380)  (399 380)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (41 12)  (407 380)  (407 380)  LC_6 Logic Functioning bit
 (43 12)  (409 380)  (409 380)  LC_6 Logic Functioning bit
 (45 12)  (411 380)  (411 380)  LC_6 Logic Functioning bit
 (46 12)  (412 380)  (412 380)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (381 381)  (381 381)  routing T_7_23.tnr_op_0 <X> T_7_23.lc_trk_g3_0
 (17 13)  (383 381)  (383 381)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (384 381)  (384 381)  routing T_7_23.sp4_r_v_b_41 <X> T_7_23.lc_trk_g3_1
 (26 13)  (392 381)  (392 381)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (393 381)  (393 381)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 381)  (394 381)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 381)  (395 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (396 381)  (396 381)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (397 381)  (397 381)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (1 14)  (367 382)  (367 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (5 14)  (371 382)  (371 382)  routing T_7_23.sp4_v_t_44 <X> T_7_23.sp4_h_l_44
 (12 14)  (378 382)  (378 382)  routing T_7_23.sp4_v_t_46 <X> T_7_23.sp4_h_l_46
 (22 14)  (388 382)  (388 382)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (390 382)  (390 382)  routing T_7_23.tnr_op_7 <X> T_7_23.lc_trk_g3_7
 (25 14)  (391 382)  (391 382)  routing T_7_23.wire_logic_cluster/lc_6/out <X> T_7_23.lc_trk_g3_6
 (27 14)  (393 382)  (393 382)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 382)  (395 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 382)  (396 382)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (397 382)  (397 382)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 382)  (398 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 382)  (399 382)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (400 382)  (400 382)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (401 382)  (401 382)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.input_2_7
 (36 14)  (402 382)  (402 382)  LC_7 Logic Functioning bit
 (45 14)  (411 382)  (411 382)  LC_7 Logic Functioning bit
 (46 14)  (412 382)  (412 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (6 15)  (372 383)  (372 383)  routing T_7_23.sp4_v_t_44 <X> T_7_23.sp4_h_l_44
 (11 15)  (377 383)  (377 383)  routing T_7_23.sp4_v_t_46 <X> T_7_23.sp4_h_l_46
 (22 15)  (388 383)  (388 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (392 383)  (392 383)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 383)  (394 383)  routing T_7_23.lc_trk_g2_3 <X> T_7_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 383)  (395 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 383)  (396 383)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (397 383)  (397 383)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (398 383)  (398 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (399 383)  (399 383)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.input_2_7
 (36 15)  (402 383)  (402 383)  LC_7 Logic Functioning bit
 (37 15)  (403 383)  (403 383)  LC_7 Logic Functioning bit
 (38 15)  (404 383)  (404 383)  LC_7 Logic Functioning bit
 (44 15)  (410 383)  (410 383)  LC_7 Logic Functioning bit
 (51 15)  (417 383)  (417 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_8_23

 (17 0)  (437 368)  (437 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (438 368)  (438 368)  routing T_8_23.wire_logic_cluster/lc_1/out <X> T_8_23.lc_trk_g0_1
 (22 0)  (442 368)  (442 368)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (444 368)  (444 368)  routing T_8_23.top_op_3 <X> T_8_23.lc_trk_g0_3
 (26 0)  (446 368)  (446 368)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (447 368)  (447 368)  routing T_8_23.lc_trk_g1_0 <X> T_8_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 368)  (449 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (452 368)  (452 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (456 368)  (456 368)  LC_0 Logic Functioning bit
 (37 0)  (457 368)  (457 368)  LC_0 Logic Functioning bit
 (39 0)  (459 368)  (459 368)  LC_0 Logic Functioning bit
 (40 0)  (460 368)  (460 368)  LC_0 Logic Functioning bit
 (41 0)  (461 368)  (461 368)  LC_0 Logic Functioning bit
 (42 0)  (462 368)  (462 368)  LC_0 Logic Functioning bit
 (43 0)  (463 368)  (463 368)  LC_0 Logic Functioning bit
 (45 0)  (465 368)  (465 368)  LC_0 Logic Functioning bit
 (46 0)  (466 368)  (466 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (434 369)  (434 369)  routing T_8_23.top_op_0 <X> T_8_23.lc_trk_g0_0
 (15 1)  (435 369)  (435 369)  routing T_8_23.top_op_0 <X> T_8_23.lc_trk_g0_0
 (17 1)  (437 369)  (437 369)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (441 369)  (441 369)  routing T_8_23.top_op_3 <X> T_8_23.lc_trk_g0_3
 (26 1)  (446 369)  (446 369)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (447 369)  (447 369)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 369)  (449 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (451 369)  (451 369)  routing T_8_23.lc_trk_g0_3 <X> T_8_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 369)  (452 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (453 369)  (453 369)  routing T_8_23.lc_trk_g3_3 <X> T_8_23.input_2_0
 (34 1)  (454 369)  (454 369)  routing T_8_23.lc_trk_g3_3 <X> T_8_23.input_2_0
 (35 1)  (455 369)  (455 369)  routing T_8_23.lc_trk_g3_3 <X> T_8_23.input_2_0
 (36 1)  (456 369)  (456 369)  LC_0 Logic Functioning bit
 (37 1)  (457 369)  (457 369)  LC_0 Logic Functioning bit
 (38 1)  (458 369)  (458 369)  LC_0 Logic Functioning bit
 (41 1)  (461 369)  (461 369)  LC_0 Logic Functioning bit
 (43 1)  (463 369)  (463 369)  LC_0 Logic Functioning bit
 (51 1)  (471 369)  (471 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (472 369)  (472 369)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (420 370)  (420 370)  routing T_8_23.glb_netwk_7 <X> T_8_23.wire_logic_cluster/lc_7/clk
 (1 2)  (421 370)  (421 370)  routing T_8_23.glb_netwk_7 <X> T_8_23.wire_logic_cluster/lc_7/clk
 (2 2)  (422 370)  (422 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (428 370)  (428 370)  routing T_8_23.sp4_v_t_42 <X> T_8_23.sp4_h_l_36
 (9 2)  (429 370)  (429 370)  routing T_8_23.sp4_v_t_42 <X> T_8_23.sp4_h_l_36
 (10 2)  (430 370)  (430 370)  routing T_8_23.sp4_v_t_42 <X> T_8_23.sp4_h_l_36
 (14 2)  (434 370)  (434 370)  routing T_8_23.wire_logic_cluster/lc_4/out <X> T_8_23.lc_trk_g0_4
 (27 2)  (447 370)  (447 370)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 370)  (449 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 370)  (450 370)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (451 370)  (451 370)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 370)  (452 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 370)  (453 370)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (454 370)  (454 370)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 370)  (456 370)  LC_1 Logic Functioning bit
 (38 2)  (458 370)  (458 370)  LC_1 Logic Functioning bit
 (45 2)  (465 370)  (465 370)  LC_1 Logic Functioning bit
 (47 2)  (467 370)  (467 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (468 370)  (468 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (420 371)  (420 371)  routing T_8_23.glb_netwk_7 <X> T_8_23.wire_logic_cluster/lc_7/clk
 (17 3)  (437 371)  (437 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (446 371)  (446 371)  routing T_8_23.lc_trk_g0_3 <X> T_8_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 371)  (449 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (450 371)  (450 371)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (452 371)  (452 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (456 371)  (456 371)  LC_1 Logic Functioning bit
 (43 3)  (463 371)  (463 371)  LC_1 Logic Functioning bit
 (14 4)  (434 372)  (434 372)  routing T_8_23.sp4_h_l_5 <X> T_8_23.lc_trk_g1_0
 (25 4)  (445 372)  (445 372)  routing T_8_23.wire_logic_cluster/lc_2/out <X> T_8_23.lc_trk_g1_2
 (26 4)  (446 372)  (446 372)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (447 372)  (447 372)  routing T_8_23.lc_trk_g1_2 <X> T_8_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 372)  (449 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (452 372)  (452 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (455 372)  (455 372)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.input_2_2
 (36 4)  (456 372)  (456 372)  LC_2 Logic Functioning bit
 (41 4)  (461 372)  (461 372)  LC_2 Logic Functioning bit
 (43 4)  (463 372)  (463 372)  LC_2 Logic Functioning bit
 (45 4)  (465 372)  (465 372)  LC_2 Logic Functioning bit
 (48 4)  (468 372)  (468 372)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (14 5)  (434 373)  (434 373)  routing T_8_23.sp4_h_l_5 <X> T_8_23.lc_trk_g1_0
 (15 5)  (435 373)  (435 373)  routing T_8_23.sp4_h_l_5 <X> T_8_23.lc_trk_g1_0
 (16 5)  (436 373)  (436 373)  routing T_8_23.sp4_h_l_5 <X> T_8_23.lc_trk_g1_0
 (17 5)  (437 373)  (437 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (442 373)  (442 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (446 373)  (446 373)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (447 373)  (447 373)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 373)  (449 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 373)  (450 373)  routing T_8_23.lc_trk_g1_2 <X> T_8_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (451 373)  (451 373)  routing T_8_23.lc_trk_g0_3 <X> T_8_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (452 373)  (452 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (453 373)  (453 373)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.input_2_2
 (35 5)  (455 373)  (455 373)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.input_2_2
 (37 5)  (457 373)  (457 373)  LC_2 Logic Functioning bit
 (47 5)  (467 373)  (467 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (468 373)  (468 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (437 374)  (437 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (438 374)  (438 374)  routing T_8_23.wire_logic_cluster/lc_5/out <X> T_8_23.lc_trk_g1_5
 (22 6)  (442 374)  (442 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (444 374)  (444 374)  routing T_8_23.top_op_7 <X> T_8_23.lc_trk_g1_7
 (25 6)  (445 374)  (445 374)  routing T_8_23.wire_logic_cluster/lc_6/out <X> T_8_23.lc_trk_g1_6
 (27 6)  (447 374)  (447 374)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 374)  (448 374)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 374)  (449 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 374)  (450 374)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (451 374)  (451 374)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 374)  (452 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (454 374)  (454 374)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (455 374)  (455 374)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.input_2_3
 (36 6)  (456 374)  (456 374)  LC_3 Logic Functioning bit
 (37 6)  (457 374)  (457 374)  LC_3 Logic Functioning bit
 (38 6)  (458 374)  (458 374)  LC_3 Logic Functioning bit
 (45 6)  (465 374)  (465 374)  LC_3 Logic Functioning bit
 (21 7)  (441 375)  (441 375)  routing T_8_23.top_op_7 <X> T_8_23.lc_trk_g1_7
 (22 7)  (442 375)  (442 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (446 375)  (446 375)  routing T_8_23.lc_trk_g0_3 <X> T_8_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 375)  (449 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 375)  (450 375)  routing T_8_23.lc_trk_g3_7 <X> T_8_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (451 375)  (451 375)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (452 375)  (452 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (453 375)  (453 375)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.input_2_3
 (34 7)  (454 375)  (454 375)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.input_2_3
 (35 7)  (455 375)  (455 375)  routing T_8_23.lc_trk_g3_6 <X> T_8_23.input_2_3
 (36 7)  (456 375)  (456 375)  LC_3 Logic Functioning bit
 (47 7)  (467 375)  (467 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (468 375)  (468 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (29 8)  (449 376)  (449 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (452 376)  (452 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 376)  (453 376)  routing T_8_23.lc_trk_g3_2 <X> T_8_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (454 376)  (454 376)  routing T_8_23.lc_trk_g3_2 <X> T_8_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (455 376)  (455 376)  routing T_8_23.lc_trk_g0_4 <X> T_8_23.input_2_4
 (37 8)  (457 376)  (457 376)  LC_4 Logic Functioning bit
 (42 8)  (462 376)  (462 376)  LC_4 Logic Functioning bit
 (45 8)  (465 376)  (465 376)  LC_4 Logic Functioning bit
 (48 8)  (468 376)  (468 376)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (471 376)  (471 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (16 9)  (436 377)  (436 377)  routing T_8_23.sp12_v_b_8 <X> T_8_23.lc_trk_g2_0
 (17 9)  (437 377)  (437 377)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (29 9)  (449 377)  (449 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (450 377)  (450 377)  routing T_8_23.lc_trk_g0_3 <X> T_8_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (451 377)  (451 377)  routing T_8_23.lc_trk_g3_2 <X> T_8_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (452 377)  (452 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (456 377)  (456 377)  LC_4 Logic Functioning bit
 (38 9)  (458 377)  (458 377)  LC_4 Logic Functioning bit
 (48 9)  (468 377)  (468 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (16 10)  (436 378)  (436 378)  routing T_8_23.sp12_v_b_21 <X> T_8_23.lc_trk_g2_5
 (17 10)  (437 378)  (437 378)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (441 378)  (441 378)  routing T_8_23.wire_logic_cluster/lc_7/out <X> T_8_23.lc_trk_g2_7
 (22 10)  (442 378)  (442 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (446 378)  (446 378)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (447 378)  (447 378)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 378)  (449 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 378)  (450 378)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (451 378)  (451 378)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 378)  (452 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (454 378)  (454 378)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (456 378)  (456 378)  LC_5 Logic Functioning bit
 (38 10)  (458 378)  (458 378)  LC_5 Logic Functioning bit
 (45 10)  (465 378)  (465 378)  LC_5 Logic Functioning bit
 (48 10)  (468 378)  (468 378)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (471 378)  (471 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (438 379)  (438 379)  routing T_8_23.sp12_v_b_21 <X> T_8_23.lc_trk_g2_5
 (22 11)  (442 379)  (442 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (445 379)  (445 379)  routing T_8_23.sp4_r_v_b_38 <X> T_8_23.lc_trk_g2_6
 (28 11)  (448 379)  (448 379)  routing T_8_23.lc_trk_g2_5 <X> T_8_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 379)  (449 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (451 379)  (451 379)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (452 379)  (452 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (455 379)  (455 379)  routing T_8_23.lc_trk_g0_3 <X> T_8_23.input_2_5
 (37 11)  (457 379)  (457 379)  LC_5 Logic Functioning bit
 (38 11)  (458 379)  (458 379)  LC_5 Logic Functioning bit
 (48 11)  (468 379)  (468 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (442 380)  (442 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (443 380)  (443 380)  routing T_8_23.sp12_v_b_19 <X> T_8_23.lc_trk_g3_3
 (27 12)  (447 380)  (447 380)  routing T_8_23.lc_trk_g1_6 <X> T_8_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 380)  (449 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 380)  (450 380)  routing T_8_23.lc_trk_g1_6 <X> T_8_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 380)  (452 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (45 12)  (465 380)  (465 380)  LC_6 Logic Functioning bit
 (21 13)  (441 381)  (441 381)  routing T_8_23.sp12_v_b_19 <X> T_8_23.lc_trk_g3_3
 (22 13)  (442 381)  (442 381)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (443 381)  (443 381)  routing T_8_23.sp12_v_t_9 <X> T_8_23.lc_trk_g3_2
 (29 13)  (449 381)  (449 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (450 381)  (450 381)  routing T_8_23.lc_trk_g1_6 <X> T_8_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (451 381)  (451 381)  routing T_8_23.lc_trk_g0_3 <X> T_8_23.wire_logic_cluster/lc_6/in_3
 (41 13)  (461 381)  (461 381)  LC_6 Logic Functioning bit
 (43 13)  (463 381)  (463 381)  LC_6 Logic Functioning bit
 (47 13)  (467 381)  (467 381)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (468 381)  (468 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (421 382)  (421 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (8 14)  (428 382)  (428 382)  routing T_8_23.sp4_v_t_41 <X> T_8_23.sp4_h_l_47
 (9 14)  (429 382)  (429 382)  routing T_8_23.sp4_v_t_41 <X> T_8_23.sp4_h_l_47
 (10 14)  (430 382)  (430 382)  routing T_8_23.sp4_v_t_41 <X> T_8_23.sp4_h_l_47
 (15 14)  (435 382)  (435 382)  routing T_8_23.sp4_v_t_32 <X> T_8_23.lc_trk_g3_5
 (16 14)  (436 382)  (436 382)  routing T_8_23.sp4_v_t_32 <X> T_8_23.lc_trk_g3_5
 (17 14)  (437 382)  (437 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (442 382)  (442 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (443 382)  (443 382)  routing T_8_23.sp4_v_b_47 <X> T_8_23.lc_trk_g3_7
 (24 14)  (444 382)  (444 382)  routing T_8_23.sp4_v_b_47 <X> T_8_23.lc_trk_g3_7
 (25 14)  (445 382)  (445 382)  routing T_8_23.sp4_h_r_38 <X> T_8_23.lc_trk_g3_6
 (29 14)  (449 382)  (449 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (452 382)  (452 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 382)  (453 382)  routing T_8_23.lc_trk_g2_0 <X> T_8_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (455 382)  (455 382)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.input_2_7
 (37 14)  (457 382)  (457 382)  LC_7 Logic Functioning bit
 (42 14)  (462 382)  (462 382)  LC_7 Logic Functioning bit
 (45 14)  (465 382)  (465 382)  LC_7 Logic Functioning bit
 (48 14)  (468 382)  (468 382)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (471 382)  (471 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (442 383)  (442 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (443 383)  (443 383)  routing T_8_23.sp4_h_r_38 <X> T_8_23.lc_trk_g3_6
 (24 15)  (444 383)  (444 383)  routing T_8_23.sp4_h_r_38 <X> T_8_23.lc_trk_g3_6
 (26 15)  (446 383)  (446 383)  routing T_8_23.lc_trk_g0_3 <X> T_8_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 383)  (449 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (452 383)  (452 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (453 383)  (453 383)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.input_2_7
 (35 15)  (455 383)  (455 383)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.input_2_7
 (37 15)  (457 383)  (457 383)  LC_7 Logic Functioning bit
 (39 15)  (459 383)  (459 383)  LC_7 Logic Functioning bit
 (48 15)  (468 383)  (468 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_9_23

 (15 0)  (489 368)  (489 368)  routing T_9_23.top_op_1 <X> T_9_23.lc_trk_g0_1
 (17 0)  (491 368)  (491 368)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (496 368)  (496 368)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (498 368)  (498 368)  routing T_9_23.top_op_3 <X> T_9_23.lc_trk_g0_3
 (14 1)  (488 369)  (488 369)  routing T_9_23.top_op_0 <X> T_9_23.lc_trk_g0_0
 (15 1)  (489 369)  (489 369)  routing T_9_23.top_op_0 <X> T_9_23.lc_trk_g0_0
 (17 1)  (491 369)  (491 369)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (492 369)  (492 369)  routing T_9_23.top_op_1 <X> T_9_23.lc_trk_g0_1
 (21 1)  (495 369)  (495 369)  routing T_9_23.top_op_3 <X> T_9_23.lc_trk_g0_3
 (22 1)  (496 369)  (496 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (498 369)  (498 369)  routing T_9_23.top_op_2 <X> T_9_23.lc_trk_g0_2
 (25 1)  (499 369)  (499 369)  routing T_9_23.top_op_2 <X> T_9_23.lc_trk_g0_2
 (15 2)  (489 370)  (489 370)  routing T_9_23.top_op_5 <X> T_9_23.lc_trk_g0_5
 (17 2)  (491 370)  (491 370)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (14 3)  (488 371)  (488 371)  routing T_9_23.top_op_4 <X> T_9_23.lc_trk_g0_4
 (15 3)  (489 371)  (489 371)  routing T_9_23.top_op_4 <X> T_9_23.lc_trk_g0_4
 (17 3)  (491 371)  (491 371)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (492 371)  (492 371)  routing T_9_23.top_op_5 <X> T_9_23.lc_trk_g0_5
 (26 4)  (500 372)  (500 372)  routing T_9_23.lc_trk_g0_4 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (503 372)  (503 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (505 372)  (505 372)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (506 372)  (506 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (508 372)  (508 372)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (40 4)  (514 372)  (514 372)  LC_2 Logic Functioning bit
 (47 4)  (521 372)  (521 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (29 5)  (503 373)  (503 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 373)  (504 373)  routing T_9_23.lc_trk_g0_3 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (505 373)  (505 373)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (506 373)  (506 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (51 5)  (525 373)  (525 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (496 374)  (496 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (498 374)  (498 374)  routing T_9_23.top_op_7 <X> T_9_23.lc_trk_g1_7
 (21 7)  (495 375)  (495 375)  routing T_9_23.top_op_7 <X> T_9_23.lc_trk_g1_7
 (22 7)  (496 375)  (496 375)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (498 375)  (498 375)  routing T_9_23.top_op_6 <X> T_9_23.lc_trk_g1_6
 (25 7)  (499 375)  (499 375)  routing T_9_23.top_op_6 <X> T_9_23.lc_trk_g1_6
 (29 8)  (503 376)  (503 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (505 376)  (505 376)  routing T_9_23.lc_trk_g0_5 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (506 376)  (506 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (509 376)  (509 376)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.input_2_4
 (40 8)  (514 376)  (514 376)  LC_4 Logic Functioning bit
 (48 8)  (522 376)  (522 376)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (500 377)  (500 377)  routing T_9_23.lc_trk_g0_2 <X> T_9_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (503 377)  (503 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (506 377)  (506 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (508 377)  (508 377)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.input_2_4
 (35 9)  (509 377)  (509 377)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.input_2_4
 (53 9)  (527 377)  (527 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41


IpCon_Tile_0_22

 (36 0)  (36 352)  (36 352)  LC_0 Logic Functioning bit
 (37 0)  (37 352)  (37 352)  LC_0 Logic Functioning bit
 (42 0)  (42 352)  (42 352)  LC_0 Logic Functioning bit
 (43 0)  (43 352)  (43 352)  LC_0 Logic Functioning bit
 (50 0)  (50 352)  (50 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 353)  (36 353)  LC_0 Logic Functioning bit
 (37 1)  (37 353)  (37 353)  LC_0 Logic Functioning bit
 (42 1)  (42 353)  (42 353)  LC_0 Logic Functioning bit
 (43 1)  (43 353)  (43 353)  LC_0 Logic Functioning bit
 (36 2)  (36 354)  (36 354)  LC_1 Logic Functioning bit
 (37 2)  (37 354)  (37 354)  LC_1 Logic Functioning bit
 (42 2)  (42 354)  (42 354)  LC_1 Logic Functioning bit
 (43 2)  (43 354)  (43 354)  LC_1 Logic Functioning bit
 (50 2)  (50 354)  (50 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 355)  (36 355)  LC_1 Logic Functioning bit
 (37 3)  (37 355)  (37 355)  LC_1 Logic Functioning bit
 (42 3)  (42 355)  (42 355)  LC_1 Logic Functioning bit
 (43 3)  (43 355)  (43 355)  LC_1 Logic Functioning bit
 (36 4)  (36 356)  (36 356)  LC_2 Logic Functioning bit
 (37 4)  (37 356)  (37 356)  LC_2 Logic Functioning bit
 (42 4)  (42 356)  (42 356)  LC_2 Logic Functioning bit
 (43 4)  (43 356)  (43 356)  LC_2 Logic Functioning bit
 (50 4)  (50 356)  (50 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 357)  (36 357)  LC_2 Logic Functioning bit
 (37 5)  (37 357)  (37 357)  LC_2 Logic Functioning bit
 (42 5)  (42 357)  (42 357)  LC_2 Logic Functioning bit
 (43 5)  (43 357)  (43 357)  LC_2 Logic Functioning bit
 (36 6)  (36 358)  (36 358)  LC_3 Logic Functioning bit
 (37 6)  (37 358)  (37 358)  LC_3 Logic Functioning bit
 (42 6)  (42 358)  (42 358)  LC_3 Logic Functioning bit
 (43 6)  (43 358)  (43 358)  LC_3 Logic Functioning bit
 (50 6)  (50 358)  (50 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 359)  (36 359)  LC_3 Logic Functioning bit
 (37 7)  (37 359)  (37 359)  LC_3 Logic Functioning bit
 (42 7)  (42 359)  (42 359)  LC_3 Logic Functioning bit
 (43 7)  (43 359)  (43 359)  LC_3 Logic Functioning bit
 (36 8)  (36 360)  (36 360)  LC_4 Logic Functioning bit
 (37 8)  (37 360)  (37 360)  LC_4 Logic Functioning bit
 (42 8)  (42 360)  (42 360)  LC_4 Logic Functioning bit
 (43 8)  (43 360)  (43 360)  LC_4 Logic Functioning bit
 (50 8)  (50 360)  (50 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 361)  (36 361)  LC_4 Logic Functioning bit
 (37 9)  (37 361)  (37 361)  LC_4 Logic Functioning bit
 (42 9)  (42 361)  (42 361)  LC_4 Logic Functioning bit
 (43 9)  (43 361)  (43 361)  LC_4 Logic Functioning bit
 (36 10)  (36 362)  (36 362)  LC_5 Logic Functioning bit
 (37 10)  (37 362)  (37 362)  LC_5 Logic Functioning bit
 (42 10)  (42 362)  (42 362)  LC_5 Logic Functioning bit
 (43 10)  (43 362)  (43 362)  LC_5 Logic Functioning bit
 (50 10)  (50 362)  (50 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 363)  (36 363)  LC_5 Logic Functioning bit
 (37 11)  (37 363)  (37 363)  LC_5 Logic Functioning bit
 (42 11)  (42 363)  (42 363)  LC_5 Logic Functioning bit
 (43 11)  (43 363)  (43 363)  LC_5 Logic Functioning bit
 (36 12)  (36 364)  (36 364)  LC_6 Logic Functioning bit
 (37 12)  (37 364)  (37 364)  LC_6 Logic Functioning bit
 (42 12)  (42 364)  (42 364)  LC_6 Logic Functioning bit
 (43 12)  (43 364)  (43 364)  LC_6 Logic Functioning bit
 (50 12)  (50 364)  (50 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 365)  (36 365)  LC_6 Logic Functioning bit
 (37 13)  (37 365)  (37 365)  LC_6 Logic Functioning bit
 (42 13)  (42 365)  (42 365)  LC_6 Logic Functioning bit
 (43 13)  (43 365)  (43 365)  LC_6 Logic Functioning bit
 (36 14)  (36 366)  (36 366)  LC_7 Logic Functioning bit
 (37 14)  (37 366)  (37 366)  LC_7 Logic Functioning bit
 (42 14)  (42 366)  (42 366)  LC_7 Logic Functioning bit
 (43 14)  (43 366)  (43 366)  LC_7 Logic Functioning bit
 (50 14)  (50 366)  (50 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 367)  (36 367)  LC_7 Logic Functioning bit
 (37 15)  (37 367)  (37 367)  LC_7 Logic Functioning bit
 (42 15)  (42 367)  (42 367)  LC_7 Logic Functioning bit
 (43 15)  (43 367)  (43 367)  LC_7 Logic Functioning bit


LogicTile_2_22

 (27 0)  (135 352)  (135 352)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 352)  (137 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 352)  (138 352)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.wire_logic_cluster/lc_0/in_1
 (35 0)  (143 352)  (143 352)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.input_2_0
 (44 0)  (152 352)  (152 352)  LC_0 Logic Functioning bit
 (30 1)  (138 353)  (138 353)  routing T_2_22.lc_trk_g1_6 <X> T_2_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (140 353)  (140 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (142 353)  (142 353)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.input_2_0
 (28 2)  (136 354)  (136 354)  routing T_2_22.lc_trk_g2_0 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 354)  (137 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 354)  (140 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (144 354)  (144 354)  LC_1 Logic Functioning bit
 (37 2)  (145 354)  (145 354)  LC_1 Logic Functioning bit
 (38 2)  (146 354)  (146 354)  LC_1 Logic Functioning bit
 (39 2)  (147 354)  (147 354)  LC_1 Logic Functioning bit
 (44 2)  (152 354)  (152 354)  LC_1 Logic Functioning bit
 (48 2)  (156 354)  (156 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (40 3)  (148 355)  (148 355)  LC_1 Logic Functioning bit
 (41 3)  (149 355)  (149 355)  LC_1 Logic Functioning bit
 (42 3)  (150 355)  (150 355)  LC_1 Logic Functioning bit
 (43 3)  (151 355)  (151 355)  LC_1 Logic Functioning bit
 (27 4)  (135 356)  (135 356)  routing T_2_22.lc_trk_g1_2 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 356)  (137 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 356)  (140 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (143 356)  (143 356)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.input_2_2
 (36 4)  (144 356)  (144 356)  LC_2 Logic Functioning bit
 (39 4)  (147 356)  (147 356)  LC_2 Logic Functioning bit
 (41 4)  (149 356)  (149 356)  LC_2 Logic Functioning bit
 (42 4)  (150 356)  (150 356)  LC_2 Logic Functioning bit
 (44 4)  (152 356)  (152 356)  LC_2 Logic Functioning bit
 (53 4)  (161 356)  (161 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (123 357)  (123 357)  routing T_2_22.sp4_v_t_5 <X> T_2_22.lc_trk_g1_0
 (16 5)  (124 357)  (124 357)  routing T_2_22.sp4_v_t_5 <X> T_2_22.lc_trk_g1_0
 (17 5)  (125 357)  (125 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (130 357)  (130 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (131 357)  (131 357)  routing T_2_22.sp4_v_b_18 <X> T_2_22.lc_trk_g1_2
 (24 5)  (132 357)  (132 357)  routing T_2_22.sp4_v_b_18 <X> T_2_22.lc_trk_g1_2
 (30 5)  (138 357)  (138 357)  routing T_2_22.lc_trk_g1_2 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 357)  (140 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (142 357)  (142 357)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.input_2_2
 (35 5)  (143 357)  (143 357)  routing T_2_22.lc_trk_g1_7 <X> T_2_22.input_2_2
 (36 5)  (144 357)  (144 357)  LC_2 Logic Functioning bit
 (39 5)  (147 357)  (147 357)  LC_2 Logic Functioning bit
 (41 5)  (149 357)  (149 357)  LC_2 Logic Functioning bit
 (42 5)  (150 357)  (150 357)  LC_2 Logic Functioning bit
 (17 6)  (125 358)  (125 358)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (126 358)  (126 358)  routing T_2_22.bnr_op_5 <X> T_2_22.lc_trk_g1_5
 (21 6)  (129 358)  (129 358)  routing T_2_22.bnr_op_7 <X> T_2_22.lc_trk_g1_7
 (22 6)  (130 358)  (130 358)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (133 358)  (133 358)  routing T_2_22.sp4_v_t_3 <X> T_2_22.lc_trk_g1_6
 (28 6)  (136 358)  (136 358)  routing T_2_22.lc_trk_g2_4 <X> T_2_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 358)  (137 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 358)  (138 358)  routing T_2_22.lc_trk_g2_4 <X> T_2_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (140 358)  (140 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 358)  (144 358)  LC_3 Logic Functioning bit
 (37 6)  (145 358)  (145 358)  LC_3 Logic Functioning bit
 (38 6)  (146 358)  (146 358)  LC_3 Logic Functioning bit
 (39 6)  (147 358)  (147 358)  LC_3 Logic Functioning bit
 (44 6)  (152 358)  (152 358)  LC_3 Logic Functioning bit
 (15 7)  (123 359)  (123 359)  routing T_2_22.bot_op_4 <X> T_2_22.lc_trk_g1_4
 (17 7)  (125 359)  (125 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (126 359)  (126 359)  routing T_2_22.bnr_op_5 <X> T_2_22.lc_trk_g1_5
 (21 7)  (129 359)  (129 359)  routing T_2_22.bnr_op_7 <X> T_2_22.lc_trk_g1_7
 (22 7)  (130 359)  (130 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (131 359)  (131 359)  routing T_2_22.sp4_v_t_3 <X> T_2_22.lc_trk_g1_6
 (25 7)  (133 359)  (133 359)  routing T_2_22.sp4_v_t_3 <X> T_2_22.lc_trk_g1_6
 (40 7)  (148 359)  (148 359)  LC_3 Logic Functioning bit
 (41 7)  (149 359)  (149 359)  LC_3 Logic Functioning bit
 (42 7)  (150 359)  (150 359)  LC_3 Logic Functioning bit
 (43 7)  (151 359)  (151 359)  LC_3 Logic Functioning bit
 (48 7)  (156 359)  (156 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (135 360)  (135 360)  routing T_2_22.lc_trk_g1_0 <X> T_2_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 360)  (137 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 360)  (140 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (144 360)  (144 360)  LC_4 Logic Functioning bit
 (37 8)  (145 360)  (145 360)  LC_4 Logic Functioning bit
 (38 8)  (146 360)  (146 360)  LC_4 Logic Functioning bit
 (39 8)  (147 360)  (147 360)  LC_4 Logic Functioning bit
 (44 8)  (152 360)  (152 360)  LC_4 Logic Functioning bit
 (14 9)  (122 361)  (122 361)  routing T_2_22.sp12_v_b_16 <X> T_2_22.lc_trk_g2_0
 (16 9)  (124 361)  (124 361)  routing T_2_22.sp12_v_b_16 <X> T_2_22.lc_trk_g2_0
 (17 9)  (125 361)  (125 361)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (40 9)  (148 361)  (148 361)  LC_4 Logic Functioning bit
 (41 9)  (149 361)  (149 361)  LC_4 Logic Functioning bit
 (42 9)  (150 361)  (150 361)  LC_4 Logic Functioning bit
 (43 9)  (151 361)  (151 361)  LC_4 Logic Functioning bit
 (48 9)  (156 361)  (156 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (28 10)  (136 362)  (136 362)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 362)  (137 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 362)  (138 362)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 362)  (140 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (144 362)  (144 362)  LC_5 Logic Functioning bit
 (37 10)  (145 362)  (145 362)  LC_5 Logic Functioning bit
 (38 10)  (146 362)  (146 362)  LC_5 Logic Functioning bit
 (39 10)  (147 362)  (147 362)  LC_5 Logic Functioning bit
 (44 10)  (152 362)  (152 362)  LC_5 Logic Functioning bit
 (16 11)  (124 363)  (124 363)  routing T_2_22.sp12_v_b_12 <X> T_2_22.lc_trk_g2_4
 (17 11)  (125 363)  (125 363)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (130 363)  (130 363)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (131 363)  (131 363)  routing T_2_22.sp12_v_b_14 <X> T_2_22.lc_trk_g2_6
 (30 11)  (138 363)  (138 363)  routing T_2_22.lc_trk_g2_6 <X> T_2_22.wire_logic_cluster/lc_5/in_1
 (40 11)  (148 363)  (148 363)  LC_5 Logic Functioning bit
 (41 11)  (149 363)  (149 363)  LC_5 Logic Functioning bit
 (42 11)  (150 363)  (150 363)  LC_5 Logic Functioning bit
 (43 11)  (151 363)  (151 363)  LC_5 Logic Functioning bit
 (48 11)  (156 363)  (156 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (27 12)  (135 364)  (135 364)  routing T_2_22.lc_trk_g3_2 <X> T_2_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (136 364)  (136 364)  routing T_2_22.lc_trk_g3_2 <X> T_2_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 364)  (137 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 364)  (140 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (144 364)  (144 364)  LC_6 Logic Functioning bit
 (37 12)  (145 364)  (145 364)  LC_6 Logic Functioning bit
 (38 12)  (146 364)  (146 364)  LC_6 Logic Functioning bit
 (39 12)  (147 364)  (147 364)  LC_6 Logic Functioning bit
 (44 12)  (152 364)  (152 364)  LC_6 Logic Functioning bit
 (22 13)  (130 365)  (130 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (131 365)  (131 365)  routing T_2_22.sp12_v_t_9 <X> T_2_22.lc_trk_g3_2
 (30 13)  (138 365)  (138 365)  routing T_2_22.lc_trk_g3_2 <X> T_2_22.wire_logic_cluster/lc_6/in_1
 (40 13)  (148 365)  (148 365)  LC_6 Logic Functioning bit
 (41 13)  (149 365)  (149 365)  LC_6 Logic Functioning bit
 (42 13)  (150 365)  (150 365)  LC_6 Logic Functioning bit
 (43 13)  (151 365)  (151 365)  LC_6 Logic Functioning bit
 (48 13)  (156 365)  (156 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (32 14)  (140 366)  (140 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (143 366)  (143 366)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.input_2_7
 (36 14)  (144 366)  (144 366)  LC_7 Logic Functioning bit
 (39 14)  (147 366)  (147 366)  LC_7 Logic Functioning bit
 (41 14)  (149 366)  (149 366)  LC_7 Logic Functioning bit
 (42 14)  (150 366)  (150 366)  LC_7 Logic Functioning bit
 (44 14)  (152 366)  (152 366)  LC_7 Logic Functioning bit
 (32 15)  (140 367)  (140 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (142 367)  (142 367)  routing T_2_22.lc_trk_g1_4 <X> T_2_22.input_2_7
 (37 15)  (145 367)  (145 367)  LC_7 Logic Functioning bit
 (38 15)  (146 367)  (146 367)  LC_7 Logic Functioning bit
 (40 15)  (148 367)  (148 367)  LC_7 Logic Functioning bit
 (43 15)  (151 367)  (151 367)  LC_7 Logic Functioning bit


LogicTile_3_22

 (4 0)  (166 352)  (166 352)  routing T_3_22.sp4_v_t_41 <X> T_3_22.sp4_v_b_0
 (6 0)  (168 352)  (168 352)  routing T_3_22.sp4_v_t_41 <X> T_3_22.sp4_v_b_0
 (26 0)  (188 352)  (188 352)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (189 352)  (189 352)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 352)  (191 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 352)  (192 352)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (194 352)  (194 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 352)  (195 352)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (196 352)  (196 352)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (197 352)  (197 352)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.input_2_0
 (36 0)  (198 352)  (198 352)  LC_0 Logic Functioning bit
 (38 0)  (200 352)  (200 352)  LC_0 Logic Functioning bit
 (39 0)  (201 352)  (201 352)  LC_0 Logic Functioning bit
 (45 0)  (207 352)  (207 352)  LC_0 Logic Functioning bit
 (53 0)  (215 352)  (215 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (188 353)  (188 353)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 353)  (191 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (193 353)  (193 353)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (194 353)  (194 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (195 353)  (195 353)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.input_2_0
 (36 1)  (198 353)  (198 353)  LC_0 Logic Functioning bit
 (37 1)  (199 353)  (199 353)  LC_0 Logic Functioning bit
 (38 1)  (200 353)  (200 353)  LC_0 Logic Functioning bit
 (45 1)  (207 353)  (207 353)  LC_0 Logic Functioning bit
 (0 2)  (162 354)  (162 354)  routing T_3_22.glb_netwk_7 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (1 2)  (163 354)  (163 354)  routing T_3_22.glb_netwk_7 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (2 2)  (164 354)  (164 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (188 354)  (188 354)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (190 354)  (190 354)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 354)  (191 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 354)  (192 354)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (193 354)  (193 354)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 354)  (194 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 354)  (195 354)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 354)  (196 354)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (197 354)  (197 354)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.input_2_1
 (36 2)  (198 354)  (198 354)  LC_1 Logic Functioning bit
 (38 2)  (200 354)  (200 354)  LC_1 Logic Functioning bit
 (39 2)  (201 354)  (201 354)  LC_1 Logic Functioning bit
 (45 2)  (207 354)  (207 354)  LC_1 Logic Functioning bit
 (0 3)  (162 355)  (162 355)  routing T_3_22.glb_netwk_7 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (22 3)  (184 355)  (184 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (185 355)  (185 355)  routing T_3_22.sp4_h_r_6 <X> T_3_22.lc_trk_g0_6
 (24 3)  (186 355)  (186 355)  routing T_3_22.sp4_h_r_6 <X> T_3_22.lc_trk_g0_6
 (25 3)  (187 355)  (187 355)  routing T_3_22.sp4_h_r_6 <X> T_3_22.lc_trk_g0_6
 (27 3)  (189 355)  (189 355)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 355)  (191 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (193 355)  (193 355)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 355)  (194 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (196 355)  (196 355)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.input_2_1
 (35 3)  (197 355)  (197 355)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.input_2_1
 (36 3)  (198 355)  (198 355)  LC_1 Logic Functioning bit
 (37 3)  (199 355)  (199 355)  LC_1 Logic Functioning bit
 (39 3)  (201 355)  (201 355)  LC_1 Logic Functioning bit
 (45 3)  (207 355)  (207 355)  LC_1 Logic Functioning bit
 (9 4)  (171 356)  (171 356)  routing T_3_22.sp4_v_t_41 <X> T_3_22.sp4_h_r_4
 (26 4)  (188 356)  (188 356)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (189 356)  (189 356)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 356)  (191 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 356)  (192 356)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (193 356)  (193 356)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 356)  (194 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 356)  (195 356)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (196 356)  (196 356)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (197 356)  (197 356)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.input_2_2
 (36 4)  (198 356)  (198 356)  LC_2 Logic Functioning bit
 (38 4)  (200 356)  (200 356)  LC_2 Logic Functioning bit
 (39 4)  (201 356)  (201 356)  LC_2 Logic Functioning bit
 (45 4)  (207 356)  (207 356)  LC_2 Logic Functioning bit
 (53 4)  (215 356)  (215 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (188 357)  (188 357)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 357)  (191 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (194 357)  (194 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (195 357)  (195 357)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.input_2_2
 (36 5)  (198 357)  (198 357)  LC_2 Logic Functioning bit
 (37 5)  (199 357)  (199 357)  LC_2 Logic Functioning bit
 (38 5)  (200 357)  (200 357)  LC_2 Logic Functioning bit
 (45 5)  (207 357)  (207 357)  LC_2 Logic Functioning bit
 (14 7)  (176 359)  (176 359)  routing T_3_22.sp4_h_r_4 <X> T_3_22.lc_trk_g1_4
 (15 7)  (177 359)  (177 359)  routing T_3_22.sp4_h_r_4 <X> T_3_22.lc_trk_g1_4
 (16 7)  (178 359)  (178 359)  routing T_3_22.sp4_h_r_4 <X> T_3_22.lc_trk_g1_4
 (17 7)  (179 359)  (179 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (184 359)  (184 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (185 359)  (185 359)  routing T_3_22.sp4_h_r_6 <X> T_3_22.lc_trk_g1_6
 (24 7)  (186 359)  (186 359)  routing T_3_22.sp4_h_r_6 <X> T_3_22.lc_trk_g1_6
 (25 7)  (187 359)  (187 359)  routing T_3_22.sp4_h_r_6 <X> T_3_22.lc_trk_g1_6
 (4 8)  (166 360)  (166 360)  routing T_3_22.sp4_v_t_43 <X> T_3_22.sp4_v_b_6
 (5 8)  (167 360)  (167 360)  routing T_3_22.sp4_v_t_43 <X> T_3_22.sp4_h_r_6
 (26 8)  (188 360)  (188 360)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (189 360)  (189 360)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 360)  (191 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 360)  (192 360)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (193 360)  (193 360)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 360)  (194 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 360)  (195 360)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 360)  (196 360)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 360)  (197 360)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.input_2_4
 (36 8)  (198 360)  (198 360)  LC_4 Logic Functioning bit
 (38 8)  (200 360)  (200 360)  LC_4 Logic Functioning bit
 (39 8)  (201 360)  (201 360)  LC_4 Logic Functioning bit
 (45 8)  (207 360)  (207 360)  LC_4 Logic Functioning bit
 (26 9)  (188 361)  (188 361)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 361)  (191 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (193 361)  (193 361)  routing T_3_22.lc_trk_g3_6 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (194 361)  (194 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (195 361)  (195 361)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.input_2_4
 (36 9)  (198 361)  (198 361)  LC_4 Logic Functioning bit
 (37 9)  (199 361)  (199 361)  LC_4 Logic Functioning bit
 (38 9)  (200 361)  (200 361)  LC_4 Logic Functioning bit
 (45 9)  (207 361)  (207 361)  LC_4 Logic Functioning bit
 (48 9)  (210 361)  (210 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (26 10)  (188 362)  (188 362)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (190 362)  (190 362)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 362)  (191 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (192 362)  (192 362)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (193 362)  (193 362)  routing T_3_22.lc_trk_g3_5 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 362)  (194 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 362)  (195 362)  routing T_3_22.lc_trk_g3_5 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 362)  (196 362)  routing T_3_22.lc_trk_g3_5 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 362)  (197 362)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.input_2_5
 (36 10)  (198 362)  (198 362)  LC_5 Logic Functioning bit
 (38 10)  (200 362)  (200 362)  LC_5 Logic Functioning bit
 (39 10)  (201 362)  (201 362)  LC_5 Logic Functioning bit
 (45 10)  (207 362)  (207 362)  LC_5 Logic Functioning bit
 (14 11)  (176 363)  (176 363)  routing T_3_22.sp4_r_v_b_36 <X> T_3_22.lc_trk_g2_4
 (17 11)  (179 363)  (179 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (189 363)  (189 363)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 363)  (191 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (194 363)  (194 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (196 363)  (196 363)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.input_2_5
 (35 11)  (197 363)  (197 363)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.input_2_5
 (36 11)  (198 363)  (198 363)  LC_5 Logic Functioning bit
 (37 11)  (199 363)  (199 363)  LC_5 Logic Functioning bit
 (39 11)  (201 363)  (201 363)  LC_5 Logic Functioning bit
 (45 11)  (207 363)  (207 363)  LC_5 Logic Functioning bit
 (48 11)  (210 363)  (210 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (184 364)  (184 364)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (186 364)  (186 364)  routing T_3_22.tnl_op_3 <X> T_3_22.lc_trk_g3_3
 (21 13)  (183 365)  (183 365)  routing T_3_22.tnl_op_3 <X> T_3_22.lc_trk_g3_3
 (22 13)  (184 365)  (184 365)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (186 365)  (186 365)  routing T_3_22.tnl_op_2 <X> T_3_22.lc_trk_g3_2
 (25 13)  (187 365)  (187 365)  routing T_3_22.tnl_op_2 <X> T_3_22.lc_trk_g3_2
 (1 14)  (163 366)  (163 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (15 14)  (177 366)  (177 366)  routing T_3_22.tnl_op_5 <X> T_3_22.lc_trk_g3_5
 (17 14)  (179 366)  (179 366)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (184 366)  (184 366)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (186 366)  (186 366)  routing T_3_22.tnl_op_7 <X> T_3_22.lc_trk_g3_7
 (26 14)  (188 366)  (188 366)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (190 366)  (190 366)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 366)  (191 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 366)  (192 366)  routing T_3_22.lc_trk_g2_4 <X> T_3_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (194 366)  (194 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 366)  (195 366)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (196 366)  (196 366)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (197 366)  (197 366)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.input_2_7
 (36 14)  (198 366)  (198 366)  LC_7 Logic Functioning bit
 (38 14)  (200 366)  (200 366)  LC_7 Logic Functioning bit
 (39 14)  (201 366)  (201 366)  LC_7 Logic Functioning bit
 (45 14)  (207 366)  (207 366)  LC_7 Logic Functioning bit
 (14 15)  (176 367)  (176 367)  routing T_3_22.tnl_op_4 <X> T_3_22.lc_trk_g3_4
 (15 15)  (177 367)  (177 367)  routing T_3_22.tnl_op_4 <X> T_3_22.lc_trk_g3_4
 (17 15)  (179 367)  (179 367)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (180 367)  (180 367)  routing T_3_22.tnl_op_5 <X> T_3_22.lc_trk_g3_5
 (21 15)  (183 367)  (183 367)  routing T_3_22.tnl_op_7 <X> T_3_22.lc_trk_g3_7
 (22 15)  (184 367)  (184 367)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (186 367)  (186 367)  routing T_3_22.tnl_op_6 <X> T_3_22.lc_trk_g3_6
 (25 15)  (187 367)  (187 367)  routing T_3_22.tnl_op_6 <X> T_3_22.lc_trk_g3_6
 (27 15)  (189 367)  (189 367)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 367)  (191 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (193 367)  (193 367)  routing T_3_22.lc_trk_g3_3 <X> T_3_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (194 367)  (194 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (196 367)  (196 367)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.input_2_7
 (35 15)  (197 367)  (197 367)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.input_2_7
 (36 15)  (198 367)  (198 367)  LC_7 Logic Functioning bit
 (37 15)  (199 367)  (199 367)  LC_7 Logic Functioning bit
 (39 15)  (201 367)  (201 367)  LC_7 Logic Functioning bit
 (45 15)  (207 367)  (207 367)  LC_7 Logic Functioning bit
 (48 15)  (210 367)  (210 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_4_22

 (8 1)  (224 353)  (224 353)  routing T_4_22.sp4_h_r_1 <X> T_4_22.sp4_v_b_1
 (0 2)  (216 354)  (216 354)  routing T_4_22.glb_netwk_7 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (1 2)  (217 354)  (217 354)  routing T_4_22.glb_netwk_7 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (2 2)  (218 354)  (218 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (216 355)  (216 355)  routing T_4_22.glb_netwk_7 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (0 4)  (216 356)  (216 356)  routing T_4_22.lc_trk_g2_2 <X> T_4_22.wire_logic_cluster/lc_7/cen
 (1 4)  (217 356)  (217 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (231 356)  (231 356)  routing T_4_22.sp4_h_r_9 <X> T_4_22.lc_trk_g1_1
 (16 4)  (232 356)  (232 356)  routing T_4_22.sp4_h_r_9 <X> T_4_22.lc_trk_g1_1
 (17 4)  (233 356)  (233 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (234 356)  (234 356)  routing T_4_22.sp4_h_r_9 <X> T_4_22.lc_trk_g1_1
 (28 4)  (244 356)  (244 356)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 356)  (245 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 356)  (246 356)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (247 356)  (247 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 356)  (248 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 356)  (249 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 356)  (250 356)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (253 356)  (253 356)  LC_2 Logic Functioning bit
 (39 4)  (255 356)  (255 356)  LC_2 Logic Functioning bit
 (45 4)  (261 356)  (261 356)  LC_2 Logic Functioning bit
 (1 5)  (217 357)  (217 357)  routing T_4_22.lc_trk_g2_2 <X> T_4_22.wire_logic_cluster/lc_7/cen
 (10 5)  (226 357)  (226 357)  routing T_4_22.sp4_h_r_11 <X> T_4_22.sp4_v_b_4
 (26 5)  (242 357)  (242 357)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (243 357)  (243 357)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 357)  (244 357)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 357)  (245 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 357)  (246 357)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (247 357)  (247 357)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (253 357)  (253 357)  LC_2 Logic Functioning bit
 (39 5)  (255 357)  (255 357)  LC_2 Logic Functioning bit
 (40 5)  (256 357)  (256 357)  LC_2 Logic Functioning bit
 (42 5)  (258 357)  (258 357)  LC_2 Logic Functioning bit
 (45 5)  (261 357)  (261 357)  LC_2 Logic Functioning bit
 (15 6)  (231 358)  (231 358)  routing T_4_22.sp4_h_r_21 <X> T_4_22.lc_trk_g1_5
 (16 6)  (232 358)  (232 358)  routing T_4_22.sp4_h_r_21 <X> T_4_22.lc_trk_g1_5
 (17 6)  (233 358)  (233 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (234 358)  (234 358)  routing T_4_22.sp4_h_r_21 <X> T_4_22.lc_trk_g1_5
 (21 6)  (237 358)  (237 358)  routing T_4_22.sp4_h_l_10 <X> T_4_22.lc_trk_g1_7
 (22 6)  (238 358)  (238 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (239 358)  (239 358)  routing T_4_22.sp4_h_l_10 <X> T_4_22.lc_trk_g1_7
 (24 6)  (240 358)  (240 358)  routing T_4_22.sp4_h_l_10 <X> T_4_22.lc_trk_g1_7
 (18 7)  (234 359)  (234 359)  routing T_4_22.sp4_h_r_21 <X> T_4_22.lc_trk_g1_5
 (21 7)  (237 359)  (237 359)  routing T_4_22.sp4_h_l_10 <X> T_4_22.lc_trk_g1_7
 (8 9)  (224 361)  (224 361)  routing T_4_22.sp4_h_r_7 <X> T_4_22.sp4_v_b_7
 (22 9)  (238 361)  (238 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (239 361)  (239 361)  routing T_4_22.sp4_h_l_15 <X> T_4_22.lc_trk_g2_2
 (24 9)  (240 361)  (240 361)  routing T_4_22.sp4_h_l_15 <X> T_4_22.lc_trk_g2_2
 (25 9)  (241 361)  (241 361)  routing T_4_22.sp4_h_l_15 <X> T_4_22.lc_trk_g2_2
 (22 10)  (238 362)  (238 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (242 362)  (242 362)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (32 10)  (248 362)  (248 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 362)  (250 362)  routing T_4_22.lc_trk_g1_1 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (251 362)  (251 362)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.input_2_5
 (38 10)  (254 362)  (254 362)  LC_5 Logic Functioning bit
 (39 10)  (255 362)  (255 362)  LC_5 Logic Functioning bit
 (41 10)  (257 362)  (257 362)  LC_5 Logic Functioning bit
 (45 10)  (261 362)  (261 362)  LC_5 Logic Functioning bit
 (26 11)  (242 363)  (242 363)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (243 363)  (243 363)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 363)  (244 363)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 363)  (245 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (248 363)  (248 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (249 363)  (249 363)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.input_2_5
 (35 11)  (251 363)  (251 363)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.input_2_5
 (38 11)  (254 363)  (254 363)  LC_5 Logic Functioning bit
 (39 11)  (255 363)  (255 363)  LC_5 Logic Functioning bit
 (40 11)  (256 363)  (256 363)  LC_5 Logic Functioning bit
 (45 11)  (261 363)  (261 363)  LC_5 Logic Functioning bit
 (21 12)  (237 364)  (237 364)  routing T_4_22.sp4_v_t_14 <X> T_4_22.lc_trk_g3_3
 (22 12)  (238 364)  (238 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (239 364)  (239 364)  routing T_4_22.sp4_v_t_14 <X> T_4_22.lc_trk_g3_3
 (26 12)  (242 364)  (242 364)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (244 364)  (244 364)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 364)  (245 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 364)  (246 364)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 364)  (247 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 364)  (248 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 364)  (249 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 364)  (250 364)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (253 364)  (253 364)  LC_6 Logic Functioning bit
 (39 12)  (255 364)  (255 364)  LC_6 Logic Functioning bit
 (45 12)  (261 364)  (261 364)  LC_6 Logic Functioning bit
 (26 13)  (242 365)  (242 365)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (243 365)  (243 365)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 365)  (245 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 365)  (246 365)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (247 365)  (247 365)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (37 13)  (253 365)  (253 365)  LC_6 Logic Functioning bit
 (39 13)  (255 365)  (255 365)  LC_6 Logic Functioning bit
 (40 13)  (256 365)  (256 365)  LC_6 Logic Functioning bit
 (42 13)  (258 365)  (258 365)  LC_6 Logic Functioning bit
 (45 13)  (261 365)  (261 365)  LC_6 Logic Functioning bit
 (1 14)  (217 366)  (217 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (4 14)  (220 366)  (220 366)  routing T_4_22.sp4_h_r_9 <X> T_4_22.sp4_v_t_44
 (25 14)  (241 366)  (241 366)  routing T_4_22.rgt_op_6 <X> T_4_22.lc_trk_g3_6
 (26 14)  (242 366)  (242 366)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (31 14)  (247 366)  (247 366)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 366)  (248 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (250 366)  (250 366)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (251 366)  (251 366)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.input_2_7
 (38 14)  (254 366)  (254 366)  LC_7 Logic Functioning bit
 (39 14)  (255 366)  (255 366)  LC_7 Logic Functioning bit
 (41 14)  (257 366)  (257 366)  LC_7 Logic Functioning bit
 (45 14)  (261 366)  (261 366)  LC_7 Logic Functioning bit
 (5 15)  (221 367)  (221 367)  routing T_4_22.sp4_h_r_9 <X> T_4_22.sp4_v_t_44
 (22 15)  (238 367)  (238 367)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (240 367)  (240 367)  routing T_4_22.rgt_op_6 <X> T_4_22.lc_trk_g3_6
 (26 15)  (242 367)  (242 367)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (243 367)  (243 367)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 367)  (244 367)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 367)  (245 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (248 367)  (248 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (249 367)  (249 367)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.input_2_7
 (35 15)  (251 367)  (251 367)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.input_2_7
 (38 15)  (254 367)  (254 367)  LC_7 Logic Functioning bit
 (39 15)  (255 367)  (255 367)  LC_7 Logic Functioning bit
 (40 15)  (256 367)  (256 367)  LC_7 Logic Functioning bit
 (45 15)  (261 367)  (261 367)  LC_7 Logic Functioning bit


LogicTile_5_22

 (15 0)  (285 352)  (285 352)  routing T_5_22.top_op_1 <X> T_5_22.lc_trk_g0_1
 (17 0)  (287 352)  (287 352)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (291 352)  (291 352)  routing T_5_22.wire_logic_cluster/lc_3/out <X> T_5_22.lc_trk_g0_3
 (22 0)  (292 352)  (292 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (296 352)  (296 352)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (297 352)  (297 352)  routing T_5_22.lc_trk_g1_0 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 352)  (299 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 352)  (302 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (304 352)  (304 352)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (306 352)  (306 352)  LC_0 Logic Functioning bit
 (37 0)  (307 352)  (307 352)  LC_0 Logic Functioning bit
 (38 0)  (308 352)  (308 352)  LC_0 Logic Functioning bit
 (39 0)  (309 352)  (309 352)  LC_0 Logic Functioning bit
 (41 0)  (311 352)  (311 352)  LC_0 Logic Functioning bit
 (42 0)  (312 352)  (312 352)  LC_0 Logic Functioning bit
 (43 0)  (313 352)  (313 352)  LC_0 Logic Functioning bit
 (8 1)  (278 353)  (278 353)  routing T_5_22.sp4_h_r_1 <X> T_5_22.sp4_v_b_1
 (14 1)  (284 353)  (284 353)  routing T_5_22.sp4_r_v_b_35 <X> T_5_22.lc_trk_g0_0
 (17 1)  (287 353)  (287 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (288 353)  (288 353)  routing T_5_22.top_op_1 <X> T_5_22.lc_trk_g0_1
 (22 1)  (292 353)  (292 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (296 353)  (296 353)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 353)  (299 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (301 353)  (301 353)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (302 353)  (302 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (305 353)  (305 353)  routing T_5_22.lc_trk_g0_2 <X> T_5_22.input_2_0
 (36 1)  (306 353)  (306 353)  LC_0 Logic Functioning bit
 (37 1)  (307 353)  (307 353)  LC_0 Logic Functioning bit
 (38 1)  (308 353)  (308 353)  LC_0 Logic Functioning bit
 (39 1)  (309 353)  (309 353)  LC_0 Logic Functioning bit
 (40 1)  (310 353)  (310 353)  LC_0 Logic Functioning bit
 (41 1)  (311 353)  (311 353)  LC_0 Logic Functioning bit
 (42 1)  (312 353)  (312 353)  LC_0 Logic Functioning bit
 (43 1)  (313 353)  (313 353)  LC_0 Logic Functioning bit
 (51 1)  (321 353)  (321 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 2)  (284 354)  (284 354)  routing T_5_22.sp4_h_l_9 <X> T_5_22.lc_trk_g0_4
 (21 2)  (291 354)  (291 354)  routing T_5_22.sp4_v_b_15 <X> T_5_22.lc_trk_g0_7
 (22 2)  (292 354)  (292 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (293 354)  (293 354)  routing T_5_22.sp4_v_b_15 <X> T_5_22.lc_trk_g0_7
 (25 2)  (295 354)  (295 354)  routing T_5_22.sp4_h_l_11 <X> T_5_22.lc_trk_g0_6
 (26 2)  (296 354)  (296 354)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (298 354)  (298 354)  routing T_5_22.lc_trk_g2_0 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 354)  (299 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 354)  (302 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 354)  (303 354)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (14 3)  (284 355)  (284 355)  routing T_5_22.sp4_h_l_9 <X> T_5_22.lc_trk_g0_4
 (15 3)  (285 355)  (285 355)  routing T_5_22.sp4_h_l_9 <X> T_5_22.lc_trk_g0_4
 (16 3)  (286 355)  (286 355)  routing T_5_22.sp4_h_l_9 <X> T_5_22.lc_trk_g0_4
 (17 3)  (287 355)  (287 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (291 355)  (291 355)  routing T_5_22.sp4_v_b_15 <X> T_5_22.lc_trk_g0_7
 (22 3)  (292 355)  (292 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (293 355)  (293 355)  routing T_5_22.sp4_h_l_11 <X> T_5_22.lc_trk_g0_6
 (24 3)  (294 355)  (294 355)  routing T_5_22.sp4_h_l_11 <X> T_5_22.lc_trk_g0_6
 (25 3)  (295 355)  (295 355)  routing T_5_22.sp4_h_l_11 <X> T_5_22.lc_trk_g0_6
 (26 3)  (296 355)  (296 355)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 355)  (299 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (301 355)  (301 355)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (306 355)  (306 355)  LC_1 Logic Functioning bit
 (38 3)  (308 355)  (308 355)  LC_1 Logic Functioning bit
 (14 4)  (284 356)  (284 356)  routing T_5_22.sp4_h_l_5 <X> T_5_22.lc_trk_g1_0
 (15 4)  (285 356)  (285 356)  routing T_5_22.sp4_h_r_1 <X> T_5_22.lc_trk_g1_1
 (16 4)  (286 356)  (286 356)  routing T_5_22.sp4_h_r_1 <X> T_5_22.lc_trk_g1_1
 (17 4)  (287 356)  (287 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (295 356)  (295 356)  routing T_5_22.sp4_h_l_7 <X> T_5_22.lc_trk_g1_2
 (26 4)  (296 356)  (296 356)  routing T_5_22.lc_trk_g0_4 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (297 356)  (297 356)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (298 356)  (298 356)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 356)  (299 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 356)  (302 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 356)  (303 356)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (304 356)  (304 356)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 356)  (306 356)  LC_2 Logic Functioning bit
 (14 5)  (284 357)  (284 357)  routing T_5_22.sp4_h_l_5 <X> T_5_22.lc_trk_g1_0
 (15 5)  (285 357)  (285 357)  routing T_5_22.sp4_h_l_5 <X> T_5_22.lc_trk_g1_0
 (16 5)  (286 357)  (286 357)  routing T_5_22.sp4_h_l_5 <X> T_5_22.lc_trk_g1_0
 (17 5)  (287 357)  (287 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (288 357)  (288 357)  routing T_5_22.sp4_h_r_1 <X> T_5_22.lc_trk_g1_1
 (22 5)  (292 357)  (292 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (293 357)  (293 357)  routing T_5_22.sp4_h_l_7 <X> T_5_22.lc_trk_g1_2
 (24 5)  (294 357)  (294 357)  routing T_5_22.sp4_h_l_7 <X> T_5_22.lc_trk_g1_2
 (25 5)  (295 357)  (295 357)  routing T_5_22.sp4_h_l_7 <X> T_5_22.lc_trk_g1_2
 (29 5)  (299 357)  (299 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (301 357)  (301 357)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (302 357)  (302 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (15 6)  (285 358)  (285 358)  routing T_5_22.sp4_h_r_5 <X> T_5_22.lc_trk_g1_5
 (16 6)  (286 358)  (286 358)  routing T_5_22.sp4_h_r_5 <X> T_5_22.lc_trk_g1_5
 (17 6)  (287 358)  (287 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (291 358)  (291 358)  routing T_5_22.sp4_v_b_15 <X> T_5_22.lc_trk_g1_7
 (22 6)  (292 358)  (292 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (293 358)  (293 358)  routing T_5_22.sp4_v_b_15 <X> T_5_22.lc_trk_g1_7
 (27 6)  (297 358)  (297 358)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 358)  (299 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 358)  (300 358)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (301 358)  (301 358)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (302 358)  (302 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 358)  (303 358)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (304 358)  (304 358)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (307 358)  (307 358)  LC_3 Logic Functioning bit
 (50 6)  (320 358)  (320 358)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (288 359)  (288 359)  routing T_5_22.sp4_h_r_5 <X> T_5_22.lc_trk_g1_5
 (21 7)  (291 359)  (291 359)  routing T_5_22.sp4_v_b_15 <X> T_5_22.lc_trk_g1_7
 (22 7)  (292 359)  (292 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (294 359)  (294 359)  routing T_5_22.top_op_6 <X> T_5_22.lc_trk_g1_6
 (25 7)  (295 359)  (295 359)  routing T_5_22.top_op_6 <X> T_5_22.lc_trk_g1_6
 (30 7)  (300 359)  (300 359)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (37 7)  (307 359)  (307 359)  LC_3 Logic Functioning bit
 (13 8)  (283 360)  (283 360)  routing T_5_22.sp4_v_t_45 <X> T_5_22.sp4_v_b_8
 (25 8)  (295 360)  (295 360)  routing T_5_22.wire_logic_cluster/lc_2/out <X> T_5_22.lc_trk_g2_2
 (26 8)  (296 360)  (296 360)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (297 360)  (297 360)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 360)  (298 360)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 360)  (299 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 360)  (300 360)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (301 360)  (301 360)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 360)  (302 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 360)  (303 360)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 360)  (304 360)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (51 8)  (321 360)  (321 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (284 361)  (284 361)  routing T_5_22.sp4_h_r_24 <X> T_5_22.lc_trk_g2_0
 (15 9)  (285 361)  (285 361)  routing T_5_22.sp4_h_r_24 <X> T_5_22.lc_trk_g2_0
 (16 9)  (286 361)  (286 361)  routing T_5_22.sp4_h_r_24 <X> T_5_22.lc_trk_g2_0
 (17 9)  (287 361)  (287 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (292 361)  (292 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (297 361)  (297 361)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 361)  (299 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (300 361)  (300 361)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (40 9)  (310 361)  (310 361)  LC_4 Logic Functioning bit
 (42 9)  (312 361)  (312 361)  LC_4 Logic Functioning bit
 (51 9)  (321 361)  (321 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (322 361)  (322 361)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (323 361)  (323 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (285 362)  (285 362)  routing T_5_22.sp4_h_l_24 <X> T_5_22.lc_trk_g2_5
 (16 10)  (286 362)  (286 362)  routing T_5_22.sp4_h_l_24 <X> T_5_22.lc_trk_g2_5
 (17 10)  (287 362)  (287 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (288 362)  (288 362)  routing T_5_22.sp4_h_l_24 <X> T_5_22.lc_trk_g2_5
 (26 10)  (296 362)  (296 362)  routing T_5_22.lc_trk_g1_6 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 362)  (297 362)  routing T_5_22.lc_trk_g1_1 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 362)  (299 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (301 362)  (301 362)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 362)  (302 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (304 362)  (304 362)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (305 362)  (305 362)  routing T_5_22.lc_trk_g2_5 <X> T_5_22.input_2_5
 (40 10)  (310 362)  (310 362)  LC_5 Logic Functioning bit
 (41 10)  (311 362)  (311 362)  LC_5 Logic Functioning bit
 (42 10)  (312 362)  (312 362)  LC_5 Logic Functioning bit
 (26 11)  (296 363)  (296 363)  routing T_5_22.lc_trk_g1_6 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (297 363)  (297 363)  routing T_5_22.lc_trk_g1_6 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 363)  (299 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (301 363)  (301 363)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (302 363)  (302 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (303 363)  (303 363)  routing T_5_22.lc_trk_g2_5 <X> T_5_22.input_2_5
 (40 11)  (310 363)  (310 363)  LC_5 Logic Functioning bit
 (41 11)  (311 363)  (311 363)  LC_5 Logic Functioning bit
 (42 11)  (312 363)  (312 363)  LC_5 Logic Functioning bit
 (43 11)  (313 363)  (313 363)  LC_5 Logic Functioning bit
 (14 12)  (284 364)  (284 364)  routing T_5_22.sp4_h_l_21 <X> T_5_22.lc_trk_g3_0
 (17 12)  (287 364)  (287 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 364)  (288 364)  routing T_5_22.wire_logic_cluster/lc_1/out <X> T_5_22.lc_trk_g3_1
 (25 12)  (295 364)  (295 364)  routing T_5_22.sp4_h_r_34 <X> T_5_22.lc_trk_g3_2
 (29 12)  (299 364)  (299 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (302 364)  (302 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (306 364)  (306 364)  LC_6 Logic Functioning bit
 (37 12)  (307 364)  (307 364)  LC_6 Logic Functioning bit
 (38 12)  (308 364)  (308 364)  LC_6 Logic Functioning bit
 (39 12)  (309 364)  (309 364)  LC_6 Logic Functioning bit
 (41 12)  (311 364)  (311 364)  LC_6 Logic Functioning bit
 (42 12)  (312 364)  (312 364)  LC_6 Logic Functioning bit
 (43 12)  (313 364)  (313 364)  LC_6 Logic Functioning bit
 (50 12)  (320 364)  (320 364)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (322 364)  (322 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (285 365)  (285 365)  routing T_5_22.sp4_h_l_21 <X> T_5_22.lc_trk_g3_0
 (16 13)  (286 365)  (286 365)  routing T_5_22.sp4_h_l_21 <X> T_5_22.lc_trk_g3_0
 (17 13)  (287 365)  (287 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (292 365)  (292 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (293 365)  (293 365)  routing T_5_22.sp4_h_r_34 <X> T_5_22.lc_trk_g3_2
 (24 13)  (294 365)  (294 365)  routing T_5_22.sp4_h_r_34 <X> T_5_22.lc_trk_g3_2
 (27 13)  (297 365)  (297 365)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (298 365)  (298 365)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 365)  (299 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (301 365)  (301 365)  routing T_5_22.lc_trk_g0_3 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (306 365)  (306 365)  LC_6 Logic Functioning bit
 (37 13)  (307 365)  (307 365)  LC_6 Logic Functioning bit
 (38 13)  (308 365)  (308 365)  LC_6 Logic Functioning bit
 (39 13)  (309 365)  (309 365)  LC_6 Logic Functioning bit
 (42 13)  (312 365)  (312 365)  LC_6 Logic Functioning bit
 (43 13)  (313 365)  (313 365)  LC_6 Logic Functioning bit
 (46 13)  (316 365)  (316 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (16 14)  (286 366)  (286 366)  routing T_5_22.sp4_v_t_16 <X> T_5_22.lc_trk_g3_5
 (17 14)  (287 366)  (287 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (288 366)  (288 366)  routing T_5_22.sp4_v_t_16 <X> T_5_22.lc_trk_g3_5
 (14 15)  (284 367)  (284 367)  routing T_5_22.sp4_h_l_17 <X> T_5_22.lc_trk_g3_4
 (15 15)  (285 367)  (285 367)  routing T_5_22.sp4_h_l_17 <X> T_5_22.lc_trk_g3_4
 (16 15)  (286 367)  (286 367)  routing T_5_22.sp4_h_l_17 <X> T_5_22.lc_trk_g3_4
 (17 15)  (287 367)  (287 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (292 367)  (292 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (293 367)  (293 367)  routing T_5_22.sp4_h_r_30 <X> T_5_22.lc_trk_g3_6
 (24 15)  (294 367)  (294 367)  routing T_5_22.sp4_h_r_30 <X> T_5_22.lc_trk_g3_6
 (25 15)  (295 367)  (295 367)  routing T_5_22.sp4_h_r_30 <X> T_5_22.lc_trk_g3_6


RAM_Tile_6_22

 (4 0)  (328 352)  (328 352)  routing T_6_22.sp4_h_l_37 <X> T_6_22.sp4_v_b_0
 (5 1)  (329 353)  (329 353)  routing T_6_22.sp4_h_l_37 <X> T_6_22.sp4_v_b_0
 (4 3)  (328 355)  (328 355)  routing T_6_22.sp4_h_r_4 <X> T_6_22.sp4_h_l_37
 (6 3)  (330 355)  (330 355)  routing T_6_22.sp4_h_r_4 <X> T_6_22.sp4_h_l_37
 (13 3)  (337 355)  (337 355)  routing T_6_22.sp4_v_b_9 <X> T_6_22.sp4_h_l_39


LogicTile_7_22

 (0 2)  (366 354)  (366 354)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (1 2)  (367 354)  (367 354)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (2 2)  (368 354)  (368 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (371 354)  (371 354)  routing T_7_22.sp4_v_t_43 <X> T_7_22.sp4_h_l_37
 (0 3)  (366 355)  (366 355)  routing T_7_22.glb_netwk_7 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (4 3)  (370 355)  (370 355)  routing T_7_22.sp4_v_t_43 <X> T_7_22.sp4_h_l_37
 (6 3)  (372 355)  (372 355)  routing T_7_22.sp4_v_t_43 <X> T_7_22.sp4_h_l_37
 (1 4)  (367 356)  (367 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (17 4)  (383 356)  (383 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (387 356)  (387 356)  routing T_7_22.sp4_h_r_19 <X> T_7_22.lc_trk_g1_3
 (22 4)  (388 356)  (388 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (389 356)  (389 356)  routing T_7_22.sp4_h_r_19 <X> T_7_22.lc_trk_g1_3
 (24 4)  (390 356)  (390 356)  routing T_7_22.sp4_h_r_19 <X> T_7_22.lc_trk_g1_3
 (28 4)  (394 356)  (394 356)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 356)  (395 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 356)  (396 356)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (397 356)  (397 356)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 356)  (398 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 356)  (399 356)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (400 356)  (400 356)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (403 356)  (403 356)  LC_2 Logic Functioning bit
 (39 4)  (405 356)  (405 356)  LC_2 Logic Functioning bit
 (45 4)  (411 356)  (411 356)  LC_2 Logic Functioning bit
 (0 5)  (366 357)  (366 357)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.wire_logic_cluster/lc_7/cen
 (1 5)  (367 357)  (367 357)  routing T_7_22.lc_trk_g1_3 <X> T_7_22.wire_logic_cluster/lc_7/cen
 (18 5)  (384 357)  (384 357)  routing T_7_22.sp4_r_v_b_25 <X> T_7_22.lc_trk_g1_1
 (21 5)  (387 357)  (387 357)  routing T_7_22.sp4_h_r_19 <X> T_7_22.lc_trk_g1_3
 (27 5)  (393 357)  (393 357)  routing T_7_22.lc_trk_g1_1 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 357)  (395 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (402 357)  (402 357)  LC_2 Logic Functioning bit
 (38 5)  (404 357)  (404 357)  LC_2 Logic Functioning bit
 (41 5)  (407 357)  (407 357)  LC_2 Logic Functioning bit
 (43 5)  (409 357)  (409 357)  LC_2 Logic Functioning bit
 (45 5)  (411 357)  (411 357)  LC_2 Logic Functioning bit
 (26 6)  (392 358)  (392 358)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (393 358)  (393 358)  routing T_7_22.lc_trk_g1_1 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 358)  (395 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (397 358)  (397 358)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 358)  (398 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 358)  (399 358)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (403 358)  (403 358)  LC_3 Logic Functioning bit
 (39 6)  (405 358)  (405 358)  LC_3 Logic Functioning bit
 (45 6)  (411 358)  (411 358)  LC_3 Logic Functioning bit
 (27 7)  (393 359)  (393 359)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 359)  (394 359)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 359)  (395 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (403 359)  (403 359)  LC_3 Logic Functioning bit
 (39 7)  (405 359)  (405 359)  LC_3 Logic Functioning bit
 (40 7)  (406 359)  (406 359)  LC_3 Logic Functioning bit
 (42 7)  (408 359)  (408 359)  LC_3 Logic Functioning bit
 (45 7)  (411 359)  (411 359)  LC_3 Logic Functioning bit
 (48 7)  (414 359)  (414 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (393 360)  (393 360)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (394 360)  (394 360)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 360)  (395 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (397 360)  (397 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 360)  (398 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 360)  (399 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (400 360)  (400 360)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (403 360)  (403 360)  LC_4 Logic Functioning bit
 (39 8)  (405 360)  (405 360)  LC_4 Logic Functioning bit
 (45 8)  (411 360)  (411 360)  LC_4 Logic Functioning bit
 (27 9)  (393 361)  (393 361)  routing T_7_22.lc_trk_g1_1 <X> T_7_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 361)  (395 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (402 361)  (402 361)  LC_4 Logic Functioning bit
 (38 9)  (404 361)  (404 361)  LC_4 Logic Functioning bit
 (41 9)  (407 361)  (407 361)  LC_4 Logic Functioning bit
 (43 9)  (409 361)  (409 361)  LC_4 Logic Functioning bit
 (45 9)  (411 361)  (411 361)  LC_4 Logic Functioning bit
 (51 9)  (417 361)  (417 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (378 362)  (378 362)  routing T_7_22.sp4_v_t_45 <X> T_7_22.sp4_h_l_45
 (14 10)  (380 362)  (380 362)  routing T_7_22.sp4_h_r_44 <X> T_7_22.lc_trk_g2_4
 (17 10)  (383 362)  (383 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (11 11)  (377 363)  (377 363)  routing T_7_22.sp4_v_t_45 <X> T_7_22.sp4_h_l_45
 (14 11)  (380 363)  (380 363)  routing T_7_22.sp4_h_r_44 <X> T_7_22.lc_trk_g2_4
 (15 11)  (381 363)  (381 363)  routing T_7_22.sp4_h_r_44 <X> T_7_22.lc_trk_g2_4
 (16 11)  (382 363)  (382 363)  routing T_7_22.sp4_h_r_44 <X> T_7_22.lc_trk_g2_4
 (17 11)  (383 363)  (383 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (384 363)  (384 363)  routing T_7_22.sp4_r_v_b_37 <X> T_7_22.lc_trk_g2_5
 (22 11)  (388 363)  (388 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (389 363)  (389 363)  routing T_7_22.sp4_v_b_46 <X> T_7_22.lc_trk_g2_6
 (24 11)  (390 363)  (390 363)  routing T_7_22.sp4_v_b_46 <X> T_7_22.lc_trk_g2_6
 (27 12)  (393 364)  (393 364)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 364)  (394 364)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 364)  (395 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 364)  (396 364)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (397 364)  (397 364)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 364)  (398 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 364)  (399 364)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 364)  (400 364)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (403 364)  (403 364)  LC_6 Logic Functioning bit
 (39 12)  (405 364)  (405 364)  LC_6 Logic Functioning bit
 (45 12)  (411 364)  (411 364)  LC_6 Logic Functioning bit
 (15 13)  (381 365)  (381 365)  routing T_7_22.sp4_v_t_29 <X> T_7_22.lc_trk_g3_0
 (16 13)  (382 365)  (382 365)  routing T_7_22.sp4_v_t_29 <X> T_7_22.lc_trk_g3_0
 (17 13)  (383 365)  (383 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (393 365)  (393 365)  routing T_7_22.lc_trk_g1_1 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 365)  (395 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (396 365)  (396 365)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (402 365)  (402 365)  LC_6 Logic Functioning bit
 (38 13)  (404 365)  (404 365)  LC_6 Logic Functioning bit
 (41 13)  (407 365)  (407 365)  LC_6 Logic Functioning bit
 (43 13)  (409 365)  (409 365)  LC_6 Logic Functioning bit
 (45 13)  (411 365)  (411 365)  LC_6 Logic Functioning bit
 (48 13)  (414 365)  (414 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (367 366)  (367 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (8 14)  (374 366)  (374 366)  routing T_7_22.sp4_v_t_41 <X> T_7_22.sp4_h_l_47
 (9 14)  (375 366)  (375 366)  routing T_7_22.sp4_v_t_41 <X> T_7_22.sp4_h_l_47
 (10 14)  (376 366)  (376 366)  routing T_7_22.sp4_v_t_41 <X> T_7_22.sp4_h_l_47
 (14 14)  (380 366)  (380 366)  routing T_7_22.sp4_h_r_36 <X> T_7_22.lc_trk_g3_4
 (25 14)  (391 366)  (391 366)  routing T_7_22.sp4_v_b_38 <X> T_7_22.lc_trk_g3_6
 (26 14)  (392 366)  (392 366)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (393 366)  (393 366)  routing T_7_22.lc_trk_g1_1 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 366)  (395 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (397 366)  (397 366)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 366)  (398 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 366)  (399 366)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (403 366)  (403 366)  LC_7 Logic Functioning bit
 (39 14)  (405 366)  (405 366)  LC_7 Logic Functioning bit
 (45 14)  (411 366)  (411 366)  LC_7 Logic Functioning bit
 (15 15)  (381 367)  (381 367)  routing T_7_22.sp4_h_r_36 <X> T_7_22.lc_trk_g3_4
 (16 15)  (382 367)  (382 367)  routing T_7_22.sp4_h_r_36 <X> T_7_22.lc_trk_g3_4
 (17 15)  (383 367)  (383 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (388 367)  (388 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (389 367)  (389 367)  routing T_7_22.sp4_v_b_38 <X> T_7_22.lc_trk_g3_6
 (25 15)  (391 367)  (391 367)  routing T_7_22.sp4_v_b_38 <X> T_7_22.lc_trk_g3_6
 (27 15)  (393 367)  (393 367)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 367)  (394 367)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 367)  (395 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (397 367)  (397 367)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (37 15)  (403 367)  (403 367)  LC_7 Logic Functioning bit
 (39 15)  (405 367)  (405 367)  LC_7 Logic Functioning bit
 (40 15)  (406 367)  (406 367)  LC_7 Logic Functioning bit
 (42 15)  (408 367)  (408 367)  LC_7 Logic Functioning bit
 (45 15)  (411 367)  (411 367)  LC_7 Logic Functioning bit


LogicTile_8_22

 (8 1)  (428 353)  (428 353)  routing T_8_22.sp4_h_l_36 <X> T_8_22.sp4_v_b_1
 (9 1)  (429 353)  (429 353)  routing T_8_22.sp4_h_l_36 <X> T_8_22.sp4_v_b_1
 (22 1)  (442 353)  (442 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (420 354)  (420 354)  routing T_8_22.glb_netwk_7 <X> T_8_22.wire_logic_cluster/lc_7/clk
 (1 2)  (421 354)  (421 354)  routing T_8_22.glb_netwk_7 <X> T_8_22.wire_logic_cluster/lc_7/clk
 (2 2)  (422 354)  (422 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (420 355)  (420 355)  routing T_8_22.glb_netwk_7 <X> T_8_22.wire_logic_cluster/lc_7/clk
 (1 4)  (421 356)  (421 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (437 356)  (437 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (1 5)  (421 357)  (421 357)  routing T_8_22.lc_trk_g0_2 <X> T_8_22.wire_logic_cluster/lc_7/cen
 (12 6)  (432 358)  (432 358)  routing T_8_22.sp4_v_t_46 <X> T_8_22.sp4_h_l_40
 (14 6)  (434 358)  (434 358)  routing T_8_22.wire_logic_cluster/lc_4/out <X> T_8_22.lc_trk_g1_4
 (11 7)  (431 359)  (431 359)  routing T_8_22.sp4_v_t_46 <X> T_8_22.sp4_h_l_40
 (13 7)  (433 359)  (433 359)  routing T_8_22.sp4_v_t_46 <X> T_8_22.sp4_h_l_40
 (17 7)  (437 359)  (437 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (446 360)  (446 360)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (447 360)  (447 360)  routing T_8_22.lc_trk_g1_4 <X> T_8_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 360)  (449 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 360)  (450 360)  routing T_8_22.lc_trk_g1_4 <X> T_8_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (451 360)  (451 360)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 360)  (452 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 360)  (453 360)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (454 360)  (454 360)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (457 360)  (457 360)  LC_4 Logic Functioning bit
 (42 8)  (462 360)  (462 360)  LC_4 Logic Functioning bit
 (45 8)  (465 360)  (465 360)  LC_4 Logic Functioning bit
 (52 8)  (472 360)  (472 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (446 361)  (446 361)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (447 361)  (447 361)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (448 361)  (448 361)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 361)  (449 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (452 361)  (452 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (454 361)  (454 361)  routing T_8_22.lc_trk_g1_1 <X> T_8_22.input_2_4
 (36 9)  (456 361)  (456 361)  LC_4 Logic Functioning bit
 (38 9)  (458 361)  (458 361)  LC_4 Logic Functioning bit
 (52 9)  (472 361)  (472 361)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (8 10)  (428 362)  (428 362)  routing T_8_22.sp4_v_t_42 <X> T_8_22.sp4_h_l_42
 (9 10)  (429 362)  (429 362)  routing T_8_22.sp4_v_t_42 <X> T_8_22.sp4_h_l_42
 (5 14)  (425 366)  (425 366)  routing T_8_22.sp4_v_t_38 <X> T_8_22.sp4_h_l_44
 (12 14)  (432 366)  (432 366)  routing T_8_22.sp4_v_t_40 <X> T_8_22.sp4_h_l_46
 (14 14)  (434 366)  (434 366)  routing T_8_22.bnl_op_4 <X> T_8_22.lc_trk_g3_4
 (21 14)  (441 366)  (441 366)  routing T_8_22.wire_logic_cluster/lc_7/out <X> T_8_22.lc_trk_g3_7
 (22 14)  (442 366)  (442 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (446 366)  (446 366)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (447 366)  (447 366)  routing T_8_22.lc_trk_g1_1 <X> T_8_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 366)  (449 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (451 366)  (451 366)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 366)  (452 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 366)  (453 366)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (454 366)  (454 366)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (455 366)  (455 366)  routing T_8_22.lc_trk_g1_4 <X> T_8_22.input_2_7
 (38 14)  (458 366)  (458 366)  LC_7 Logic Functioning bit
 (42 14)  (462 366)  (462 366)  LC_7 Logic Functioning bit
 (45 14)  (465 366)  (465 366)  LC_7 Logic Functioning bit
 (52 14)  (472 366)  (472 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (424 367)  (424 367)  routing T_8_22.sp4_v_t_38 <X> T_8_22.sp4_h_l_44
 (6 15)  (426 367)  (426 367)  routing T_8_22.sp4_v_t_38 <X> T_8_22.sp4_h_l_44
 (11 15)  (431 367)  (431 367)  routing T_8_22.sp4_v_t_40 <X> T_8_22.sp4_h_l_46
 (13 15)  (433 367)  (433 367)  routing T_8_22.sp4_v_t_40 <X> T_8_22.sp4_h_l_46
 (14 15)  (434 367)  (434 367)  routing T_8_22.bnl_op_4 <X> T_8_22.lc_trk_g3_4
 (17 15)  (437 367)  (437 367)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (447 367)  (447 367)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (448 367)  (448 367)  routing T_8_22.lc_trk_g3_4 <X> T_8_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 367)  (449 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (451 367)  (451 367)  routing T_8_22.lc_trk_g3_7 <X> T_8_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (452 367)  (452 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (454 367)  (454 367)  routing T_8_22.lc_trk_g1_4 <X> T_8_22.input_2_7
 (38 15)  (458 367)  (458 367)  LC_7 Logic Functioning bit
 (43 15)  (463 367)  (463 367)  LC_7 Logic Functioning bit
 (52 15)  (472 367)  (472 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_9_22

 (8 2)  (482 354)  (482 354)  routing T_9_22.sp4_v_t_36 <X> T_9_22.sp4_h_l_36
 (9 2)  (483 354)  (483 354)  routing T_9_22.sp4_v_t_36 <X> T_9_22.sp4_h_l_36
 (19 3)  (493 355)  (493 355)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (12 6)  (486 358)  (486 358)  routing T_9_22.sp4_v_b_5 <X> T_9_22.sp4_h_l_40


LogicTile_10_22

 (0 2)  (528 354)  (528 354)  routing T_10_22.glb_netwk_7 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (1 2)  (529 354)  (529 354)  routing T_10_22.glb_netwk_7 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (530 354)  (530 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (528 355)  (528 355)  routing T_10_22.glb_netwk_7 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (32 4)  (560 356)  (560 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 356)  (561 356)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (562 356)  (562 356)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (564 356)  (564 356)  LC_2 Logic Functioning bit
 (37 4)  (565 356)  (565 356)  LC_2 Logic Functioning bit
 (38 4)  (566 356)  (566 356)  LC_2 Logic Functioning bit
 (39 4)  (567 356)  (567 356)  LC_2 Logic Functioning bit
 (45 4)  (573 356)  (573 356)  LC_2 Logic Functioning bit
 (46 4)  (574 356)  (574 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (36 5)  (564 357)  (564 357)  LC_2 Logic Functioning bit
 (37 5)  (565 357)  (565 357)  LC_2 Logic Functioning bit
 (38 5)  (566 357)  (566 357)  LC_2 Logic Functioning bit
 (39 5)  (567 357)  (567 357)  LC_2 Logic Functioning bit
 (45 5)  (573 357)  (573 357)  LC_2 Logic Functioning bit
 (8 6)  (536 358)  (536 358)  routing T_10_22.sp4_v_t_41 <X> T_10_22.sp4_h_l_41
 (9 6)  (537 358)  (537 358)  routing T_10_22.sp4_v_t_41 <X> T_10_22.sp4_h_l_41
 (5 10)  (533 362)  (533 362)  routing T_10_22.sp4_v_b_6 <X> T_10_22.sp4_h_l_43
 (16 13)  (544 365)  (544 365)  routing T_10_22.sp12_v_b_8 <X> T_10_22.lc_trk_g3_0
 (17 13)  (545 365)  (545 365)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (1 14)  (529 366)  (529 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_13_22

 (31 0)  (725 352)  (725 352)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 352)  (726 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (727 352)  (727 352)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 352)  (730 352)  LC_0 Logic Functioning bit
 (37 0)  (731 352)  (731 352)  LC_0 Logic Functioning bit
 (38 0)  (732 352)  (732 352)  LC_0 Logic Functioning bit
 (39 0)  (733 352)  (733 352)  LC_0 Logic Functioning bit
 (45 0)  (739 352)  (739 352)  LC_0 Logic Functioning bit
 (52 0)  (746 352)  (746 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (730 353)  (730 353)  LC_0 Logic Functioning bit
 (37 1)  (731 353)  (731 353)  LC_0 Logic Functioning bit
 (38 1)  (732 353)  (732 353)  LC_0 Logic Functioning bit
 (39 1)  (733 353)  (733 353)  LC_0 Logic Functioning bit
 (51 1)  (745 353)  (745 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (694 354)  (694 354)  routing T_13_22.glb_netwk_7 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (695 354)  (695 354)  routing T_13_22.glb_netwk_7 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (696 354)  (696 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 355)  (694 355)  routing T_13_22.glb_netwk_7 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (16 10)  (710 362)  (710 362)  routing T_13_22.sp12_v_t_10 <X> T_13_22.lc_trk_g2_5
 (17 10)  (711 362)  (711 362)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (5 15)  (699 367)  (699 367)  routing T_13_22.sp4_h_l_44 <X> T_13_22.sp4_v_t_44


IpCon_Tile_25_22

 (36 0)  (1366 352)  (1366 352)  LC_0 Logic Functioning bit
 (37 0)  (1367 352)  (1367 352)  LC_0 Logic Functioning bit
 (42 0)  (1372 352)  (1372 352)  LC_0 Logic Functioning bit
 (43 0)  (1373 352)  (1373 352)  LC_0 Logic Functioning bit
 (50 0)  (1380 352)  (1380 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 353)  (1366 353)  LC_0 Logic Functioning bit
 (37 1)  (1367 353)  (1367 353)  LC_0 Logic Functioning bit
 (42 1)  (1372 353)  (1372 353)  LC_0 Logic Functioning bit
 (43 1)  (1373 353)  (1373 353)  LC_0 Logic Functioning bit
 (36 2)  (1366 354)  (1366 354)  LC_1 Logic Functioning bit
 (37 2)  (1367 354)  (1367 354)  LC_1 Logic Functioning bit
 (42 2)  (1372 354)  (1372 354)  LC_1 Logic Functioning bit
 (43 2)  (1373 354)  (1373 354)  LC_1 Logic Functioning bit
 (50 2)  (1380 354)  (1380 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 355)  (1366 355)  LC_1 Logic Functioning bit
 (37 3)  (1367 355)  (1367 355)  LC_1 Logic Functioning bit
 (42 3)  (1372 355)  (1372 355)  LC_1 Logic Functioning bit
 (43 3)  (1373 355)  (1373 355)  LC_1 Logic Functioning bit
 (36 4)  (1366 356)  (1366 356)  LC_2 Logic Functioning bit
 (37 4)  (1367 356)  (1367 356)  LC_2 Logic Functioning bit
 (42 4)  (1372 356)  (1372 356)  LC_2 Logic Functioning bit
 (43 4)  (1373 356)  (1373 356)  LC_2 Logic Functioning bit
 (50 4)  (1380 356)  (1380 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 357)  (1366 357)  LC_2 Logic Functioning bit
 (37 5)  (1367 357)  (1367 357)  LC_2 Logic Functioning bit
 (42 5)  (1372 357)  (1372 357)  LC_2 Logic Functioning bit
 (43 5)  (1373 357)  (1373 357)  LC_2 Logic Functioning bit
 (36 6)  (1366 358)  (1366 358)  LC_3 Logic Functioning bit
 (37 6)  (1367 358)  (1367 358)  LC_3 Logic Functioning bit
 (42 6)  (1372 358)  (1372 358)  LC_3 Logic Functioning bit
 (43 6)  (1373 358)  (1373 358)  LC_3 Logic Functioning bit
 (50 6)  (1380 358)  (1380 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 359)  (1366 359)  LC_3 Logic Functioning bit
 (37 7)  (1367 359)  (1367 359)  LC_3 Logic Functioning bit
 (42 7)  (1372 359)  (1372 359)  LC_3 Logic Functioning bit
 (43 7)  (1373 359)  (1373 359)  LC_3 Logic Functioning bit
 (36 8)  (1366 360)  (1366 360)  LC_4 Logic Functioning bit
 (37 8)  (1367 360)  (1367 360)  LC_4 Logic Functioning bit
 (42 8)  (1372 360)  (1372 360)  LC_4 Logic Functioning bit
 (43 8)  (1373 360)  (1373 360)  LC_4 Logic Functioning bit
 (50 8)  (1380 360)  (1380 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 361)  (1366 361)  LC_4 Logic Functioning bit
 (37 9)  (1367 361)  (1367 361)  LC_4 Logic Functioning bit
 (42 9)  (1372 361)  (1372 361)  LC_4 Logic Functioning bit
 (43 9)  (1373 361)  (1373 361)  LC_4 Logic Functioning bit
 (36 10)  (1366 362)  (1366 362)  LC_5 Logic Functioning bit
 (37 10)  (1367 362)  (1367 362)  LC_5 Logic Functioning bit
 (42 10)  (1372 362)  (1372 362)  LC_5 Logic Functioning bit
 (43 10)  (1373 362)  (1373 362)  LC_5 Logic Functioning bit
 (50 10)  (1380 362)  (1380 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 363)  (1366 363)  LC_5 Logic Functioning bit
 (37 11)  (1367 363)  (1367 363)  LC_5 Logic Functioning bit
 (42 11)  (1372 363)  (1372 363)  LC_5 Logic Functioning bit
 (43 11)  (1373 363)  (1373 363)  LC_5 Logic Functioning bit
 (36 12)  (1366 364)  (1366 364)  LC_6 Logic Functioning bit
 (37 12)  (1367 364)  (1367 364)  LC_6 Logic Functioning bit
 (42 12)  (1372 364)  (1372 364)  LC_6 Logic Functioning bit
 (43 12)  (1373 364)  (1373 364)  LC_6 Logic Functioning bit
 (50 12)  (1380 364)  (1380 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 365)  (1366 365)  LC_6 Logic Functioning bit
 (37 13)  (1367 365)  (1367 365)  LC_6 Logic Functioning bit
 (42 13)  (1372 365)  (1372 365)  LC_6 Logic Functioning bit
 (43 13)  (1373 365)  (1373 365)  LC_6 Logic Functioning bit
 (36 14)  (1366 366)  (1366 366)  LC_7 Logic Functioning bit
 (37 14)  (1367 366)  (1367 366)  LC_7 Logic Functioning bit
 (42 14)  (1372 366)  (1372 366)  LC_7 Logic Functioning bit
 (43 14)  (1373 366)  (1373 366)  LC_7 Logic Functioning bit
 (50 14)  (1380 366)  (1380 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 367)  (1366 367)  LC_7 Logic Functioning bit
 (37 15)  (1367 367)  (1367 367)  LC_7 Logic Functioning bit
 (42 15)  (1372 367)  (1372 367)  LC_7 Logic Functioning bit
 (43 15)  (1373 367)  (1373 367)  LC_7 Logic Functioning bit


IpCon_Tile_0_21

 (36 0)  (36 336)  (36 336)  LC_0 Logic Functioning bit
 (37 0)  (37 336)  (37 336)  LC_0 Logic Functioning bit
 (42 0)  (42 336)  (42 336)  LC_0 Logic Functioning bit
 (43 0)  (43 336)  (43 336)  LC_0 Logic Functioning bit
 (50 0)  (50 336)  (50 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 337)  (36 337)  LC_0 Logic Functioning bit
 (37 1)  (37 337)  (37 337)  LC_0 Logic Functioning bit
 (42 1)  (42 337)  (42 337)  LC_0 Logic Functioning bit
 (43 1)  (43 337)  (43 337)  LC_0 Logic Functioning bit
 (36 2)  (36 338)  (36 338)  LC_1 Logic Functioning bit
 (37 2)  (37 338)  (37 338)  LC_1 Logic Functioning bit
 (42 2)  (42 338)  (42 338)  LC_1 Logic Functioning bit
 (43 2)  (43 338)  (43 338)  LC_1 Logic Functioning bit
 (50 2)  (50 338)  (50 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 339)  (36 339)  LC_1 Logic Functioning bit
 (37 3)  (37 339)  (37 339)  LC_1 Logic Functioning bit
 (42 3)  (42 339)  (42 339)  LC_1 Logic Functioning bit
 (43 3)  (43 339)  (43 339)  LC_1 Logic Functioning bit
 (36 4)  (36 340)  (36 340)  LC_2 Logic Functioning bit
 (37 4)  (37 340)  (37 340)  LC_2 Logic Functioning bit
 (42 4)  (42 340)  (42 340)  LC_2 Logic Functioning bit
 (43 4)  (43 340)  (43 340)  LC_2 Logic Functioning bit
 (50 4)  (50 340)  (50 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 341)  (36 341)  LC_2 Logic Functioning bit
 (37 5)  (37 341)  (37 341)  LC_2 Logic Functioning bit
 (42 5)  (42 341)  (42 341)  LC_2 Logic Functioning bit
 (43 5)  (43 341)  (43 341)  LC_2 Logic Functioning bit
 (36 6)  (36 342)  (36 342)  LC_3 Logic Functioning bit
 (37 6)  (37 342)  (37 342)  LC_3 Logic Functioning bit
 (42 6)  (42 342)  (42 342)  LC_3 Logic Functioning bit
 (43 6)  (43 342)  (43 342)  LC_3 Logic Functioning bit
 (50 6)  (50 342)  (50 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 343)  (36 343)  LC_3 Logic Functioning bit
 (37 7)  (37 343)  (37 343)  LC_3 Logic Functioning bit
 (42 7)  (42 343)  (42 343)  LC_3 Logic Functioning bit
 (43 7)  (43 343)  (43 343)  LC_3 Logic Functioning bit
 (36 8)  (36 344)  (36 344)  LC_4 Logic Functioning bit
 (37 8)  (37 344)  (37 344)  LC_4 Logic Functioning bit
 (42 8)  (42 344)  (42 344)  LC_4 Logic Functioning bit
 (43 8)  (43 344)  (43 344)  LC_4 Logic Functioning bit
 (50 8)  (50 344)  (50 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 345)  (36 345)  LC_4 Logic Functioning bit
 (37 9)  (37 345)  (37 345)  LC_4 Logic Functioning bit
 (42 9)  (42 345)  (42 345)  LC_4 Logic Functioning bit
 (43 9)  (43 345)  (43 345)  LC_4 Logic Functioning bit
 (36 10)  (36 346)  (36 346)  LC_5 Logic Functioning bit
 (37 10)  (37 346)  (37 346)  LC_5 Logic Functioning bit
 (42 10)  (42 346)  (42 346)  LC_5 Logic Functioning bit
 (43 10)  (43 346)  (43 346)  LC_5 Logic Functioning bit
 (50 10)  (50 346)  (50 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 347)  (36 347)  LC_5 Logic Functioning bit
 (37 11)  (37 347)  (37 347)  LC_5 Logic Functioning bit
 (42 11)  (42 347)  (42 347)  LC_5 Logic Functioning bit
 (43 11)  (43 347)  (43 347)  LC_5 Logic Functioning bit
 (36 12)  (36 348)  (36 348)  LC_6 Logic Functioning bit
 (37 12)  (37 348)  (37 348)  LC_6 Logic Functioning bit
 (42 12)  (42 348)  (42 348)  LC_6 Logic Functioning bit
 (43 12)  (43 348)  (43 348)  LC_6 Logic Functioning bit
 (50 12)  (50 348)  (50 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 349)  (36 349)  LC_6 Logic Functioning bit
 (37 13)  (37 349)  (37 349)  LC_6 Logic Functioning bit
 (42 13)  (42 349)  (42 349)  LC_6 Logic Functioning bit
 (43 13)  (43 349)  (43 349)  LC_6 Logic Functioning bit
 (36 14)  (36 350)  (36 350)  LC_7 Logic Functioning bit
 (37 14)  (37 350)  (37 350)  LC_7 Logic Functioning bit
 (42 14)  (42 350)  (42 350)  LC_7 Logic Functioning bit
 (43 14)  (43 350)  (43 350)  LC_7 Logic Functioning bit
 (50 14)  (50 350)  (50 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 351)  (36 351)  LC_7 Logic Functioning bit
 (37 15)  (37 351)  (37 351)  LC_7 Logic Functioning bit
 (42 15)  (42 351)  (42 351)  LC_7 Logic Functioning bit
 (43 15)  (43 351)  (43 351)  LC_7 Logic Functioning bit


LogicTile_1_21

 (9 5)  (63 341)  (63 341)  routing T_1_21.sp4_v_t_45 <X> T_1_21.sp4_v_b_4
 (10 5)  (64 341)  (64 341)  routing T_1_21.sp4_v_t_45 <X> T_1_21.sp4_v_b_4


LogicTile_2_21

 (28 0)  (136 336)  (136 336)  routing T_2_21.lc_trk_g2_1 <X> T_2_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 336)  (137 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 336)  (139 336)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 336)  (140 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 336)  (141 336)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 336)  (144 336)  LC_0 Logic Functioning bit
 (37 0)  (145 336)  (145 336)  LC_0 Logic Functioning bit
 (42 0)  (150 336)  (150 336)  LC_0 Logic Functioning bit
 (43 0)  (151 336)  (151 336)  LC_0 Logic Functioning bit
 (45 0)  (153 336)  (153 336)  LC_0 Logic Functioning bit
 (26 1)  (134 337)  (134 337)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (135 337)  (135 337)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (136 337)  (136 337)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 337)  (137 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (140 337)  (140 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (141 337)  (141 337)  routing T_2_21.lc_trk_g2_2 <X> T_2_21.input_2_0
 (35 1)  (143 337)  (143 337)  routing T_2_21.lc_trk_g2_2 <X> T_2_21.input_2_0
 (36 1)  (144 337)  (144 337)  LC_0 Logic Functioning bit
 (37 1)  (145 337)  (145 337)  LC_0 Logic Functioning bit
 (45 1)  (153 337)  (153 337)  LC_0 Logic Functioning bit
 (51 1)  (159 337)  (159 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (108 338)  (108 338)  routing T_2_21.glb_netwk_7 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (1 2)  (109 338)  (109 338)  routing T_2_21.glb_netwk_7 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (2 2)  (110 338)  (110 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (108 339)  (108 339)  routing T_2_21.glb_netwk_7 <X> T_2_21.wire_logic_cluster/lc_7/clk
 (22 6)  (130 342)  (130 342)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (132 342)  (132 342)  routing T_2_21.top_op_7 <X> T_2_21.lc_trk_g1_7
 (26 6)  (134 342)  (134 342)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (135 342)  (135 342)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 342)  (136 342)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 342)  (137 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 342)  (140 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 342)  (141 342)  routing T_2_21.lc_trk_g2_0 <X> T_2_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 342)  (144 342)  LC_3 Logic Functioning bit
 (38 6)  (146 342)  (146 342)  LC_3 Logic Functioning bit
 (39 6)  (147 342)  (147 342)  LC_3 Logic Functioning bit
 (45 6)  (153 342)  (153 342)  LC_3 Logic Functioning bit
 (21 7)  (129 343)  (129 343)  routing T_2_21.top_op_7 <X> T_2_21.lc_trk_g1_7
 (28 7)  (136 343)  (136 343)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 343)  (137 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 343)  (138 343)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (140 343)  (140 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (141 343)  (141 343)  routing T_2_21.lc_trk_g2_1 <X> T_2_21.input_2_3
 (36 7)  (144 343)  (144 343)  LC_3 Logic Functioning bit
 (37 7)  (145 343)  (145 343)  LC_3 Logic Functioning bit
 (39 7)  (147 343)  (147 343)  LC_3 Logic Functioning bit
 (45 7)  (153 343)  (153 343)  LC_3 Logic Functioning bit
 (51 7)  (159 343)  (159 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (123 344)  (123 344)  routing T_2_21.sp4_h_r_25 <X> T_2_21.lc_trk_g2_1
 (16 8)  (124 344)  (124 344)  routing T_2_21.sp4_h_r_25 <X> T_2_21.lc_trk_g2_1
 (17 8)  (125 344)  (125 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (136 344)  (136 344)  routing T_2_21.lc_trk_g2_1 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 344)  (137 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (139 344)  (139 344)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 344)  (140 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 344)  (141 344)  routing T_2_21.lc_trk_g2_5 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (143 344)  (143 344)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.input_2_4
 (36 8)  (144 344)  (144 344)  LC_4 Logic Functioning bit
 (37 8)  (145 344)  (145 344)  LC_4 Logic Functioning bit
 (42 8)  (150 344)  (150 344)  LC_4 Logic Functioning bit
 (43 8)  (151 344)  (151 344)  LC_4 Logic Functioning bit
 (45 8)  (153 344)  (153 344)  LC_4 Logic Functioning bit
 (15 9)  (123 345)  (123 345)  routing T_2_21.sp4_v_t_29 <X> T_2_21.lc_trk_g2_0
 (16 9)  (124 345)  (124 345)  routing T_2_21.sp4_v_t_29 <X> T_2_21.lc_trk_g2_0
 (17 9)  (125 345)  (125 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (126 345)  (126 345)  routing T_2_21.sp4_h_r_25 <X> T_2_21.lc_trk_g2_1
 (22 9)  (130 345)  (130 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (131 345)  (131 345)  routing T_2_21.sp4_v_b_42 <X> T_2_21.lc_trk_g2_2
 (24 9)  (132 345)  (132 345)  routing T_2_21.sp4_v_b_42 <X> T_2_21.lc_trk_g2_2
 (26 9)  (134 345)  (134 345)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (135 345)  (135 345)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 345)  (136 345)  routing T_2_21.lc_trk_g3_3 <X> T_2_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 345)  (137 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (140 345)  (140 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (142 345)  (142 345)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.input_2_4
 (35 9)  (143 345)  (143 345)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.input_2_4
 (36 9)  (144 345)  (144 345)  LC_4 Logic Functioning bit
 (37 9)  (145 345)  (145 345)  LC_4 Logic Functioning bit
 (45 9)  (153 345)  (153 345)  LC_4 Logic Functioning bit
 (17 10)  (125 346)  (125 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 12)  (130 348)  (130 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (1 14)  (109 350)  (109 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_3_21

 (14 0)  (176 336)  (176 336)  routing T_3_21.wire_logic_cluster/lc_0/out <X> T_3_21.lc_trk_g0_0
 (21 0)  (183 336)  (183 336)  routing T_3_21.wire_logic_cluster/lc_3/out <X> T_3_21.lc_trk_g0_3
 (22 0)  (184 336)  (184 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (187 336)  (187 336)  routing T_3_21.wire_logic_cluster/lc_2/out <X> T_3_21.lc_trk_g0_2
 (27 0)  (189 336)  (189 336)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (190 336)  (190 336)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 336)  (191 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 336)  (192 336)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (37 0)  (199 336)  (199 336)  LC_0 Logic Functioning bit
 (39 0)  (201 336)  (201 336)  LC_0 Logic Functioning bit
 (40 0)  (202 336)  (202 336)  LC_0 Logic Functioning bit
 (42 0)  (204 336)  (204 336)  LC_0 Logic Functioning bit
 (44 0)  (206 336)  (206 336)  LC_0 Logic Functioning bit
 (17 1)  (179 337)  (179 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (184 337)  (184 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (189 337)  (189 337)  routing T_3_21.lc_trk_g1_1 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 337)  (191 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 337)  (192 337)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (194 337)  (194 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (198 337)  (198 337)  LC_0 Logic Functioning bit
 (38 1)  (200 337)  (200 337)  LC_0 Logic Functioning bit
 (41 1)  (203 337)  (203 337)  LC_0 Logic Functioning bit
 (43 1)  (205 337)  (205 337)  LC_0 Logic Functioning bit
 (49 1)  (211 337)  (211 337)  Carry_In_Mux bit 

 (14 2)  (176 338)  (176 338)  routing T_3_21.wire_logic_cluster/lc_4/out <X> T_3_21.lc_trk_g0_4
 (27 2)  (189 338)  (189 338)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (190 338)  (190 338)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 338)  (191 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 338)  (192 338)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (193 338)  (193 338)  routing T_3_21.lc_trk_g2_6 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 338)  (194 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 338)  (195 338)  routing T_3_21.lc_trk_g2_6 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (202 338)  (202 338)  LC_1 Logic Functioning bit
 (41 2)  (203 338)  (203 338)  LC_1 Logic Functioning bit
 (42 2)  (204 338)  (204 338)  LC_1 Logic Functioning bit
 (43 2)  (205 338)  (205 338)  LC_1 Logic Functioning bit
 (44 2)  (206 338)  (206 338)  LC_1 Logic Functioning bit
 (17 3)  (179 339)  (179 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (30 3)  (192 339)  (192 339)  routing T_3_21.lc_trk_g3_7 <X> T_3_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (193 339)  (193 339)  routing T_3_21.lc_trk_g2_6 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 339)  (194 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (195 339)  (195 339)  routing T_3_21.lc_trk_g2_1 <X> T_3_21.input_2_1
 (40 3)  (202 339)  (202 339)  LC_1 Logic Functioning bit
 (41 3)  (203 339)  (203 339)  LC_1 Logic Functioning bit
 (42 3)  (204 339)  (204 339)  LC_1 Logic Functioning bit
 (43 3)  (205 339)  (205 339)  LC_1 Logic Functioning bit
 (5 4)  (167 340)  (167 340)  routing T_3_21.sp4_v_t_38 <X> T_3_21.sp4_h_r_3
 (15 4)  (177 340)  (177 340)  routing T_3_21.top_op_1 <X> T_3_21.lc_trk_g1_1
 (17 4)  (179 340)  (179 340)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (28 4)  (190 340)  (190 340)  routing T_3_21.lc_trk_g2_5 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 340)  (191 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 340)  (192 340)  routing T_3_21.lc_trk_g2_5 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 340)  (194 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 340)  (195 340)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (196 340)  (196 340)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (202 340)  (202 340)  LC_2 Logic Functioning bit
 (41 4)  (203 340)  (203 340)  LC_2 Logic Functioning bit
 (42 4)  (204 340)  (204 340)  LC_2 Logic Functioning bit
 (43 4)  (205 340)  (205 340)  LC_2 Logic Functioning bit
 (44 4)  (206 340)  (206 340)  LC_2 Logic Functioning bit
 (18 5)  (180 341)  (180 341)  routing T_3_21.top_op_1 <X> T_3_21.lc_trk_g1_1
 (31 5)  (193 341)  (193 341)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 341)  (194 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (197 341)  (197 341)  routing T_3_21.lc_trk_g0_2 <X> T_3_21.input_2_2
 (40 5)  (202 341)  (202 341)  LC_2 Logic Functioning bit
 (41 5)  (203 341)  (203 341)  LC_2 Logic Functioning bit
 (42 5)  (204 341)  (204 341)  LC_2 Logic Functioning bit
 (43 5)  (205 341)  (205 341)  LC_2 Logic Functioning bit
 (28 6)  (190 342)  (190 342)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 342)  (191 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 342)  (193 342)  routing T_3_21.lc_trk_g2_4 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 342)  (194 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 342)  (195 342)  routing T_3_21.lc_trk_g2_4 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (202 342)  (202 342)  LC_3 Logic Functioning bit
 (41 6)  (203 342)  (203 342)  LC_3 Logic Functioning bit
 (42 6)  (204 342)  (204 342)  LC_3 Logic Functioning bit
 (43 6)  (205 342)  (205 342)  LC_3 Logic Functioning bit
 (44 6)  (206 342)  (206 342)  LC_3 Logic Functioning bit
 (30 7)  (192 343)  (192 343)  routing T_3_21.lc_trk_g2_2 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (194 343)  (194 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 343)  (197 343)  routing T_3_21.lc_trk_g0_3 <X> T_3_21.input_2_3
 (40 7)  (202 343)  (202 343)  LC_3 Logic Functioning bit
 (41 7)  (203 343)  (203 343)  LC_3 Logic Functioning bit
 (42 7)  (204 343)  (204 343)  LC_3 Logic Functioning bit
 (43 7)  (205 343)  (205 343)  LC_3 Logic Functioning bit
 (17 8)  (179 344)  (179 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 344)  (180 344)  routing T_3_21.wire_logic_cluster/lc_1/out <X> T_3_21.lc_trk_g2_1
 (21 8)  (183 344)  (183 344)  routing T_3_21.bnl_op_3 <X> T_3_21.lc_trk_g2_3
 (22 8)  (184 344)  (184 344)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (32 8)  (194 344)  (194 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (198 344)  (198 344)  LC_4 Logic Functioning bit
 (37 8)  (199 344)  (199 344)  LC_4 Logic Functioning bit
 (38 8)  (200 344)  (200 344)  LC_4 Logic Functioning bit
 (39 8)  (201 344)  (201 344)  LC_4 Logic Functioning bit
 (47 8)  (209 344)  (209 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (213 344)  (213 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (166 345)  (166 345)  routing T_3_21.sp4_v_t_36 <X> T_3_21.sp4_h_r_6
 (21 9)  (183 345)  (183 345)  routing T_3_21.bnl_op_3 <X> T_3_21.lc_trk_g2_3
 (22 9)  (184 345)  (184 345)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (186 345)  (186 345)  routing T_3_21.tnr_op_2 <X> T_3_21.lc_trk_g2_2
 (36 9)  (198 345)  (198 345)  LC_4 Logic Functioning bit
 (37 9)  (199 345)  (199 345)  LC_4 Logic Functioning bit
 (38 9)  (200 345)  (200 345)  LC_4 Logic Functioning bit
 (39 9)  (201 345)  (201 345)  LC_4 Logic Functioning bit
 (15 10)  (177 346)  (177 346)  routing T_3_21.tnr_op_5 <X> T_3_21.lc_trk_g2_5
 (17 10)  (179 346)  (179 346)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (31 10)  (193 346)  (193 346)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 346)  (194 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 346)  (195 346)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 346)  (196 346)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 346)  (198 346)  LC_5 Logic Functioning bit
 (37 10)  (199 346)  (199 346)  LC_5 Logic Functioning bit
 (50 10)  (212 346)  (212 346)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (177 347)  (177 347)  routing T_3_21.sp4_v_t_33 <X> T_3_21.lc_trk_g2_4
 (16 11)  (178 347)  (178 347)  routing T_3_21.sp4_v_t_33 <X> T_3_21.lc_trk_g2_4
 (17 11)  (179 347)  (179 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (184 347)  (184 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (185 347)  (185 347)  routing T_3_21.sp4_v_b_46 <X> T_3_21.lc_trk_g2_6
 (24 11)  (186 347)  (186 347)  routing T_3_21.sp4_v_b_46 <X> T_3_21.lc_trk_g2_6
 (36 11)  (198 347)  (198 347)  LC_5 Logic Functioning bit
 (37 11)  (199 347)  (199 347)  LC_5 Logic Functioning bit
 (25 12)  (187 348)  (187 348)  routing T_3_21.sp4_v_t_23 <X> T_3_21.lc_trk_g3_2
 (26 12)  (188 348)  (188 348)  routing T_3_21.lc_trk_g0_4 <X> T_3_21.wire_logic_cluster/lc_6/in_0
 (32 12)  (194 348)  (194 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 348)  (195 348)  routing T_3_21.lc_trk_g2_3 <X> T_3_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (197 348)  (197 348)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.input_2_6
 (37 12)  (199 348)  (199 348)  LC_6 Logic Functioning bit
 (38 12)  (200 348)  (200 348)  LC_6 Logic Functioning bit
 (39 12)  (201 348)  (201 348)  LC_6 Logic Functioning bit
 (43 12)  (205 348)  (205 348)  LC_6 Logic Functioning bit
 (22 13)  (184 349)  (184 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (185 349)  (185 349)  routing T_3_21.sp4_v_t_23 <X> T_3_21.lc_trk_g3_2
 (25 13)  (187 349)  (187 349)  routing T_3_21.sp4_v_t_23 <X> T_3_21.lc_trk_g3_2
 (29 13)  (191 349)  (191 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (193 349)  (193 349)  routing T_3_21.lc_trk_g2_3 <X> T_3_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (194 349)  (194 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (195 349)  (195 349)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.input_2_6
 (34 13)  (196 349)  (196 349)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.input_2_6
 (36 13)  (198 349)  (198 349)  LC_6 Logic Functioning bit
 (38 13)  (200 349)  (200 349)  LC_6 Logic Functioning bit
 (39 13)  (201 349)  (201 349)  LC_6 Logic Functioning bit
 (42 13)  (204 349)  (204 349)  LC_6 Logic Functioning bit
 (15 14)  (177 350)  (177 350)  routing T_3_21.sp4_h_l_24 <X> T_3_21.lc_trk_g3_5
 (16 14)  (178 350)  (178 350)  routing T_3_21.sp4_h_l_24 <X> T_3_21.lc_trk_g3_5
 (17 14)  (179 350)  (179 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (180 350)  (180 350)  routing T_3_21.sp4_h_l_24 <X> T_3_21.lc_trk_g3_5
 (22 14)  (184 350)  (184 350)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (186 350)  (186 350)  routing T_3_21.tnr_op_7 <X> T_3_21.lc_trk_g3_7
 (27 14)  (189 350)  (189 350)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (190 350)  (190 350)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 350)  (191 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 350)  (192 350)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (193 350)  (193 350)  routing T_3_21.lc_trk_g0_4 <X> T_3_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 350)  (194 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (198 350)  (198 350)  LC_7 Logic Functioning bit
 (38 14)  (200 350)  (200 350)  LC_7 Logic Functioning bit
 (22 15)  (184 351)  (184 351)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (186 351)  (186 351)  routing T_3_21.tnr_op_6 <X> T_3_21.lc_trk_g3_6
 (36 15)  (198 351)  (198 351)  LC_7 Logic Functioning bit
 (38 15)  (200 351)  (200 351)  LC_7 Logic Functioning bit


LogicTile_4_21

 (0 2)  (216 338)  (216 338)  routing T_4_21.glb_netwk_7 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (1 2)  (217 338)  (217 338)  routing T_4_21.glb_netwk_7 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (2 2)  (218 338)  (218 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (221 338)  (221 338)  routing T_4_21.sp4_v_t_43 <X> T_4_21.sp4_h_l_37
 (8 2)  (224 338)  (224 338)  routing T_4_21.sp4_h_r_1 <X> T_4_21.sp4_h_l_36
 (14 2)  (230 338)  (230 338)  routing T_4_21.sp4_h_l_9 <X> T_4_21.lc_trk_g0_4
 (0 3)  (216 339)  (216 339)  routing T_4_21.glb_netwk_7 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (4 3)  (220 339)  (220 339)  routing T_4_21.sp4_v_t_43 <X> T_4_21.sp4_h_l_37
 (6 3)  (222 339)  (222 339)  routing T_4_21.sp4_v_t_43 <X> T_4_21.sp4_h_l_37
 (8 3)  (224 339)  (224 339)  routing T_4_21.sp4_h_r_1 <X> T_4_21.sp4_v_t_36
 (9 3)  (225 339)  (225 339)  routing T_4_21.sp4_h_r_1 <X> T_4_21.sp4_v_t_36
 (14 3)  (230 339)  (230 339)  routing T_4_21.sp4_h_l_9 <X> T_4_21.lc_trk_g0_4
 (15 3)  (231 339)  (231 339)  routing T_4_21.sp4_h_l_9 <X> T_4_21.lc_trk_g0_4
 (16 3)  (232 339)  (232 339)  routing T_4_21.sp4_h_l_9 <X> T_4_21.lc_trk_g0_4
 (17 3)  (233 339)  (233 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (0 4)  (216 340)  (216 340)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_7/cen
 (1 4)  (217 340)  (217 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (217 341)  (217 341)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_7/cen
 (22 5)  (238 341)  (238 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (239 341)  (239 341)  routing T_4_21.sp4_h_r_2 <X> T_4_21.lc_trk_g1_2
 (24 5)  (240 341)  (240 341)  routing T_4_21.sp4_h_r_2 <X> T_4_21.lc_trk_g1_2
 (25 5)  (241 341)  (241 341)  routing T_4_21.sp4_h_r_2 <X> T_4_21.lc_trk_g1_2
 (29 6)  (245 342)  (245 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 342)  (246 342)  routing T_4_21.lc_trk_g0_4 <X> T_4_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (247 342)  (247 342)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 342)  (248 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 342)  (249 342)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (253 342)  (253 342)  LC_3 Logic Functioning bit
 (39 6)  (255 342)  (255 342)  LC_3 Logic Functioning bit
 (45 6)  (261 342)  (261 342)  LC_3 Logic Functioning bit
 (28 7)  (244 343)  (244 343)  routing T_4_21.lc_trk_g2_1 <X> T_4_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 343)  (245 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 343)  (247 343)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (252 343)  (252 343)  LC_3 Logic Functioning bit
 (38 7)  (254 343)  (254 343)  LC_3 Logic Functioning bit
 (41 7)  (257 343)  (257 343)  LC_3 Logic Functioning bit
 (43 7)  (259 343)  (259 343)  LC_3 Logic Functioning bit
 (45 7)  (261 343)  (261 343)  LC_3 Logic Functioning bit
 (17 8)  (233 344)  (233 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (241 344)  (241 344)  routing T_4_21.sp4_h_r_34 <X> T_4_21.lc_trk_g2_2
 (26 8)  (242 344)  (242 344)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (244 344)  (244 344)  routing T_4_21.lc_trk_g2_1 <X> T_4_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 344)  (245 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (248 344)  (248 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (250 344)  (250 344)  routing T_4_21.lc_trk_g1_2 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (253 344)  (253 344)  LC_4 Logic Functioning bit
 (39 8)  (255 344)  (255 344)  LC_4 Logic Functioning bit
 (45 8)  (261 344)  (261 344)  LC_4 Logic Functioning bit
 (18 9)  (234 345)  (234 345)  routing T_4_21.sp4_r_v_b_33 <X> T_4_21.lc_trk_g2_1
 (22 9)  (238 345)  (238 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (239 345)  (239 345)  routing T_4_21.sp4_h_r_34 <X> T_4_21.lc_trk_g2_2
 (24 9)  (240 345)  (240 345)  routing T_4_21.sp4_h_r_34 <X> T_4_21.lc_trk_g2_2
 (26 9)  (242 345)  (242 345)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (244 345)  (244 345)  routing T_4_21.lc_trk_g2_6 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 345)  (245 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (247 345)  (247 345)  routing T_4_21.lc_trk_g1_2 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (253 345)  (253 345)  LC_4 Logic Functioning bit
 (39 9)  (255 345)  (255 345)  LC_4 Logic Functioning bit
 (40 9)  (256 345)  (256 345)  LC_4 Logic Functioning bit
 (42 9)  (258 345)  (258 345)  LC_4 Logic Functioning bit
 (45 9)  (261 345)  (261 345)  LC_4 Logic Functioning bit
 (22 11)  (238 347)  (238 347)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (240 347)  (240 347)  routing T_4_21.tnr_op_6 <X> T_4_21.lc_trk_g2_6
 (13 13)  (229 349)  (229 349)  routing T_4_21.sp4_v_t_43 <X> T_4_21.sp4_h_r_11
 (1 14)  (217 350)  (217 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_5_21

 (22 0)  (292 336)  (292 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (294 336)  (294 336)  routing T_5_21.top_op_3 <X> T_5_21.lc_trk_g0_3
 (29 0)  (299 336)  (299 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 336)  (302 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 336)  (303 336)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (304 336)  (304 336)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (305 336)  (305 336)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.input_2_0
 (37 0)  (307 336)  (307 336)  LC_0 Logic Functioning bit
 (39 0)  (309 336)  (309 336)  LC_0 Logic Functioning bit
 (40 0)  (310 336)  (310 336)  LC_0 Logic Functioning bit
 (42 0)  (312 336)  (312 336)  LC_0 Logic Functioning bit
 (43 0)  (313 336)  (313 336)  LC_0 Logic Functioning bit
 (21 1)  (291 337)  (291 337)  routing T_5_21.top_op_3 <X> T_5_21.lc_trk_g0_3
 (22 1)  (292 337)  (292 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (294 337)  (294 337)  routing T_5_21.top_op_2 <X> T_5_21.lc_trk_g0_2
 (25 1)  (295 337)  (295 337)  routing T_5_21.top_op_2 <X> T_5_21.lc_trk_g0_2
 (26 1)  (296 337)  (296 337)  routing T_5_21.lc_trk_g0_2 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 337)  (299 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (300 337)  (300 337)  routing T_5_21.lc_trk_g0_3 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (301 337)  (301 337)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (302 337)  (302 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (304 337)  (304 337)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.input_2_0
 (35 1)  (305 337)  (305 337)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.input_2_0
 (39 1)  (309 337)  (309 337)  LC_0 Logic Functioning bit
 (40 1)  (310 337)  (310 337)  LC_0 Logic Functioning bit
 (42 1)  (312 337)  (312 337)  LC_0 Logic Functioning bit
 (46 1)  (316 337)  (316 337)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (318 337)  (318 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (14 2)  (284 338)  (284 338)  routing T_5_21.sp4_v_t_1 <X> T_5_21.lc_trk_g0_4
 (26 2)  (296 338)  (296 338)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (297 338)  (297 338)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 338)  (298 338)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 338)  (299 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (301 338)  (301 338)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 338)  (302 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 338)  (303 338)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (41 2)  (311 338)  (311 338)  LC_1 Logic Functioning bit
 (43 2)  (313 338)  (313 338)  LC_1 Logic Functioning bit
 (46 2)  (316 338)  (316 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (284 339)  (284 339)  routing T_5_21.sp4_v_t_1 <X> T_5_21.lc_trk_g0_4
 (16 3)  (286 339)  (286 339)  routing T_5_21.sp4_v_t_1 <X> T_5_21.lc_trk_g0_4
 (17 3)  (287 339)  (287 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (297 339)  (297 339)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 339)  (299 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (300 339)  (300 339)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (301 339)  (301 339)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (12 4)  (282 340)  (282 340)  routing T_5_21.sp4_v_t_40 <X> T_5_21.sp4_h_r_5
 (14 6)  (284 342)  (284 342)  routing T_5_21.sp4_h_l_1 <X> T_5_21.lc_trk_g1_4
 (21 6)  (291 342)  (291 342)  routing T_5_21.wire_logic_cluster/lc_7/out <X> T_5_21.lc_trk_g1_7
 (22 6)  (292 342)  (292 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (15 7)  (285 343)  (285 343)  routing T_5_21.sp4_h_l_1 <X> T_5_21.lc_trk_g1_4
 (16 7)  (286 343)  (286 343)  routing T_5_21.sp4_h_l_1 <X> T_5_21.lc_trk_g1_4
 (17 7)  (287 343)  (287 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (16 8)  (286 344)  (286 344)  routing T_5_21.sp4_v_b_33 <X> T_5_21.lc_trk_g2_1
 (17 8)  (287 344)  (287 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (288 344)  (288 344)  routing T_5_21.sp4_v_b_33 <X> T_5_21.lc_trk_g2_1
 (26 8)  (296 344)  (296 344)  routing T_5_21.lc_trk_g0_4 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (298 344)  (298 344)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 344)  (299 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 344)  (300 344)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (302 344)  (302 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 344)  (303 344)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (305 344)  (305 344)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.input_2_4
 (43 8)  (313 344)  (313 344)  LC_4 Logic Functioning bit
 (46 8)  (316 344)  (316 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (285 345)  (285 345)  routing T_5_21.sp4_v_t_29 <X> T_5_21.lc_trk_g2_0
 (16 9)  (286 345)  (286 345)  routing T_5_21.sp4_v_t_29 <X> T_5_21.lc_trk_g2_0
 (17 9)  (287 345)  (287 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (288 345)  (288 345)  routing T_5_21.sp4_v_b_33 <X> T_5_21.lc_trk_g2_1
 (29 9)  (299 345)  (299 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (302 345)  (302 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (303 345)  (303 345)  routing T_5_21.lc_trk_g2_4 <X> T_5_21.input_2_4
 (46 9)  (316 345)  (316 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (318 345)  (318 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (284 346)  (284 346)  routing T_5_21.sp4_v_b_36 <X> T_5_21.lc_trk_g2_4
 (17 10)  (287 346)  (287 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (14 11)  (284 347)  (284 347)  routing T_5_21.sp4_v_b_36 <X> T_5_21.lc_trk_g2_4
 (16 11)  (286 347)  (286 347)  routing T_5_21.sp4_v_b_36 <X> T_5_21.lc_trk_g2_4
 (17 11)  (287 347)  (287 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (292 347)  (292 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (293 347)  (293 347)  routing T_5_21.sp4_h_r_30 <X> T_5_21.lc_trk_g2_6
 (24 11)  (294 347)  (294 347)  routing T_5_21.sp4_h_r_30 <X> T_5_21.lc_trk_g2_6
 (25 11)  (295 347)  (295 347)  routing T_5_21.sp4_h_r_30 <X> T_5_21.lc_trk_g2_6
 (15 12)  (285 348)  (285 348)  routing T_5_21.sp4_h_r_33 <X> T_5_21.lc_trk_g3_1
 (16 12)  (286 348)  (286 348)  routing T_5_21.sp4_h_r_33 <X> T_5_21.lc_trk_g3_1
 (17 12)  (287 348)  (287 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (288 348)  (288 348)  routing T_5_21.sp4_h_r_33 <X> T_5_21.lc_trk_g3_1
 (22 12)  (292 348)  (292 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (293 348)  (293 348)  routing T_5_21.sp4_h_r_27 <X> T_5_21.lc_trk_g3_3
 (24 12)  (294 348)  (294 348)  routing T_5_21.sp4_h_r_27 <X> T_5_21.lc_trk_g3_3
 (10 13)  (280 349)  (280 349)  routing T_5_21.sp4_h_r_5 <X> T_5_21.sp4_v_b_10
 (21 13)  (291 349)  (291 349)  routing T_5_21.sp4_h_r_27 <X> T_5_21.lc_trk_g3_3
 (22 13)  (292 349)  (292 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (293 349)  (293 349)  routing T_5_21.sp4_v_b_42 <X> T_5_21.lc_trk_g3_2
 (24 13)  (294 349)  (294 349)  routing T_5_21.sp4_v_b_42 <X> T_5_21.lc_trk_g3_2
 (28 14)  (298 350)  (298 350)  routing T_5_21.lc_trk_g2_0 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 350)  (299 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (302 350)  (302 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 350)  (303 350)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (304 350)  (304 350)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (307 350)  (307 350)  LC_7 Logic Functioning bit
 (39 14)  (309 350)  (309 350)  LC_7 Logic Functioning bit
 (28 15)  (298 351)  (298 351)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 351)  (299 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0


RAM_Tile_6_21

 (5 5)  (329 341)  (329 341)  routing T_6_21.sp4_h_r_3 <X> T_6_21.sp4_v_b_3
 (8 14)  (332 350)  (332 350)  routing T_6_21.sp4_v_t_41 <X> T_6_21.sp4_h_l_47
 (9 14)  (333 350)  (333 350)  routing T_6_21.sp4_v_t_41 <X> T_6_21.sp4_h_l_47
 (10 14)  (334 350)  (334 350)  routing T_6_21.sp4_v_t_41 <X> T_6_21.sp4_h_l_47


LogicTile_7_21

 (4 0)  (370 336)  (370 336)  routing T_7_21.sp4_h_l_37 <X> T_7_21.sp4_v_b_0
 (11 0)  (377 336)  (377 336)  routing T_7_21.sp4_v_t_43 <X> T_7_21.sp4_v_b_2
 (13 0)  (379 336)  (379 336)  routing T_7_21.sp4_v_t_43 <X> T_7_21.sp4_v_b_2
 (14 0)  (380 336)  (380 336)  routing T_7_21.wire_logic_cluster/lc_0/out <X> T_7_21.lc_trk_g0_0
 (21 0)  (387 336)  (387 336)  routing T_7_21.wire_logic_cluster/lc_3/out <X> T_7_21.lc_trk_g0_3
 (22 0)  (388 336)  (388 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (391 336)  (391 336)  routing T_7_21.wire_logic_cluster/lc_2/out <X> T_7_21.lc_trk_g0_2
 (26 0)  (392 336)  (392 336)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (393 336)  (393 336)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 336)  (395 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (37 0)  (403 336)  (403 336)  LC_0 Logic Functioning bit
 (39 0)  (405 336)  (405 336)  LC_0 Logic Functioning bit
 (40 0)  (406 336)  (406 336)  LC_0 Logic Functioning bit
 (42 0)  (408 336)  (408 336)  LC_0 Logic Functioning bit
 (44 0)  (410 336)  (410 336)  LC_0 Logic Functioning bit
 (5 1)  (371 337)  (371 337)  routing T_7_21.sp4_h_l_37 <X> T_7_21.sp4_v_b_0
 (8 1)  (374 337)  (374 337)  routing T_7_21.sp4_v_t_47 <X> T_7_21.sp4_v_b_1
 (10 1)  (376 337)  (376 337)  routing T_7_21.sp4_v_t_47 <X> T_7_21.sp4_v_b_1
 (17 1)  (383 337)  (383 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (388 337)  (388 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (392 337)  (392 337)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (394 337)  (394 337)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 337)  (395 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 337)  (396 337)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (398 337)  (398 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (402 337)  (402 337)  LC_0 Logic Functioning bit
 (38 1)  (404 337)  (404 337)  LC_0 Logic Functioning bit
 (41 1)  (407 337)  (407 337)  LC_0 Logic Functioning bit
 (43 1)  (409 337)  (409 337)  LC_0 Logic Functioning bit
 (49 1)  (415 337)  (415 337)  Carry_In_Mux bit 

 (14 2)  (380 338)  (380 338)  routing T_7_21.wire_logic_cluster/lc_4/out <X> T_7_21.lc_trk_g0_4
 (25 2)  (391 338)  (391 338)  routing T_7_21.wire_logic_cluster/lc_6/out <X> T_7_21.lc_trk_g0_6
 (27 2)  (393 338)  (393 338)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (394 338)  (394 338)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 338)  (395 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 338)  (396 338)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (397 338)  (397 338)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 338)  (398 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (400 338)  (400 338)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (406 338)  (406 338)  LC_1 Logic Functioning bit
 (41 2)  (407 338)  (407 338)  LC_1 Logic Functioning bit
 (42 2)  (408 338)  (408 338)  LC_1 Logic Functioning bit
 (43 2)  (409 338)  (409 338)  LC_1 Logic Functioning bit
 (44 2)  (410 338)  (410 338)  LC_1 Logic Functioning bit
 (17 3)  (383 339)  (383 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (388 339)  (388 339)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (32 3)  (398 339)  (398 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (399 339)  (399 339)  routing T_7_21.lc_trk_g2_1 <X> T_7_21.input_2_1
 (40 3)  (406 339)  (406 339)  LC_1 Logic Functioning bit
 (41 3)  (407 339)  (407 339)  LC_1 Logic Functioning bit
 (42 3)  (408 339)  (408 339)  LC_1 Logic Functioning bit
 (43 3)  (409 339)  (409 339)  LC_1 Logic Functioning bit
 (14 4)  (380 340)  (380 340)  routing T_7_21.bnr_op_0 <X> T_7_21.lc_trk_g1_0
 (28 4)  (394 340)  (394 340)  routing T_7_21.lc_trk_g2_3 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 340)  (395 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (397 340)  (397 340)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 340)  (398 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (400 340)  (400 340)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (406 340)  (406 340)  LC_2 Logic Functioning bit
 (41 4)  (407 340)  (407 340)  LC_2 Logic Functioning bit
 (42 4)  (408 340)  (408 340)  LC_2 Logic Functioning bit
 (43 4)  (409 340)  (409 340)  LC_2 Logic Functioning bit
 (44 4)  (410 340)  (410 340)  LC_2 Logic Functioning bit
 (14 5)  (380 341)  (380 341)  routing T_7_21.bnr_op_0 <X> T_7_21.lc_trk_g1_0
 (17 5)  (383 341)  (383 341)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (388 341)  (388 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (390 341)  (390 341)  routing T_7_21.top_op_2 <X> T_7_21.lc_trk_g1_2
 (25 5)  (391 341)  (391 341)  routing T_7_21.top_op_2 <X> T_7_21.lc_trk_g1_2
 (30 5)  (396 341)  (396 341)  routing T_7_21.lc_trk_g2_3 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (398 341)  (398 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (401 341)  (401 341)  routing T_7_21.lc_trk_g0_2 <X> T_7_21.input_2_2
 (40 5)  (406 341)  (406 341)  LC_2 Logic Functioning bit
 (41 5)  (407 341)  (407 341)  LC_2 Logic Functioning bit
 (42 5)  (408 341)  (408 341)  LC_2 Logic Functioning bit
 (43 5)  (409 341)  (409 341)  LC_2 Logic Functioning bit
 (14 6)  (380 342)  (380 342)  routing T_7_21.bnr_op_4 <X> T_7_21.lc_trk_g1_4
 (17 6)  (383 342)  (383 342)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (384 342)  (384 342)  routing T_7_21.bnr_op_5 <X> T_7_21.lc_trk_g1_5
 (22 6)  (388 342)  (388 342)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (390 342)  (390 342)  routing T_7_21.top_op_7 <X> T_7_21.lc_trk_g1_7
 (27 6)  (393 342)  (393 342)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 342)  (395 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 342)  (396 342)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (37 6)  (403 342)  (403 342)  LC_3 Logic Functioning bit
 (39 6)  (405 342)  (405 342)  LC_3 Logic Functioning bit
 (40 6)  (406 342)  (406 342)  LC_3 Logic Functioning bit
 (42 6)  (408 342)  (408 342)  LC_3 Logic Functioning bit
 (44 6)  (410 342)  (410 342)  LC_3 Logic Functioning bit
 (14 7)  (380 343)  (380 343)  routing T_7_21.bnr_op_4 <X> T_7_21.lc_trk_g1_4
 (17 7)  (383 343)  (383 343)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (384 343)  (384 343)  routing T_7_21.bnr_op_5 <X> T_7_21.lc_trk_g1_5
 (21 7)  (387 343)  (387 343)  routing T_7_21.top_op_7 <X> T_7_21.lc_trk_g1_7
 (27 7)  (393 343)  (393 343)  routing T_7_21.lc_trk_g1_0 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 343)  (395 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 343)  (396 343)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (398 343)  (398 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (401 343)  (401 343)  routing T_7_21.lc_trk_g0_3 <X> T_7_21.input_2_3
 (36 7)  (402 343)  (402 343)  LC_3 Logic Functioning bit
 (38 7)  (404 343)  (404 343)  LC_3 Logic Functioning bit
 (41 7)  (407 343)  (407 343)  LC_3 Logic Functioning bit
 (43 7)  (409 343)  (409 343)  LC_3 Logic Functioning bit
 (17 8)  (383 344)  (383 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (384 344)  (384 344)  routing T_7_21.wire_logic_cluster/lc_1/out <X> T_7_21.lc_trk_g2_1
 (21 8)  (387 344)  (387 344)  routing T_7_21.sp4_v_t_22 <X> T_7_21.lc_trk_g2_3
 (22 8)  (388 344)  (388 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (389 344)  (389 344)  routing T_7_21.sp4_v_t_22 <X> T_7_21.lc_trk_g2_3
 (32 8)  (398 344)  (398 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (402 344)  (402 344)  LC_4 Logic Functioning bit
 (37 8)  (403 344)  (403 344)  LC_4 Logic Functioning bit
 (38 8)  (404 344)  (404 344)  LC_4 Logic Functioning bit
 (39 8)  (405 344)  (405 344)  LC_4 Logic Functioning bit
 (51 8)  (417 344)  (417 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (387 345)  (387 345)  routing T_7_21.sp4_v_t_22 <X> T_7_21.lc_trk_g2_3
 (36 9)  (402 345)  (402 345)  LC_4 Logic Functioning bit
 (37 9)  (403 345)  (403 345)  LC_4 Logic Functioning bit
 (38 9)  (404 345)  (404 345)  LC_4 Logic Functioning bit
 (39 9)  (405 345)  (405 345)  LC_4 Logic Functioning bit
 (22 10)  (388 346)  (388 346)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (390 346)  (390 346)  routing T_7_21.tnr_op_7 <X> T_7_21.lc_trk_g2_7
 (29 10)  (395 346)  (395 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 346)  (396 346)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (397 346)  (397 346)  routing T_7_21.lc_trk_g0_4 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 346)  (398 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (402 346)  (402 346)  LC_5 Logic Functioning bit
 (38 10)  (404 346)  (404 346)  LC_5 Logic Functioning bit
 (22 11)  (388 347)  (388 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (396 347)  (396 347)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (402 347)  (402 347)  LC_5 Logic Functioning bit
 (38 11)  (404 347)  (404 347)  LC_5 Logic Functioning bit
 (48 11)  (414 347)  (414 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (28 12)  (394 348)  (394 348)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 348)  (395 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 348)  (396 348)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (397 348)  (397 348)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 348)  (398 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 348)  (399 348)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 348)  (400 348)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (403 348)  (403 348)  LC_6 Logic Functioning bit
 (39 12)  (405 348)  (405 348)  LC_6 Logic Functioning bit
 (51 12)  (417 348)  (417 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (30 13)  (396 349)  (396 349)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (37 13)  (403 349)  (403 349)  LC_6 Logic Functioning bit
 (39 13)  (405 349)  (405 349)  LC_6 Logic Functioning bit
 (5 14)  (371 350)  (371 350)  routing T_7_21.sp4_v_t_38 <X> T_7_21.sp4_h_l_44
 (16 14)  (382 350)  (382 350)  routing T_7_21.sp4_v_b_37 <X> T_7_21.lc_trk_g3_5
 (17 14)  (383 350)  (383 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (384 350)  (384 350)  routing T_7_21.sp4_v_b_37 <X> T_7_21.lc_trk_g3_5
 (31 14)  (397 350)  (397 350)  routing T_7_21.lc_trk_g0_4 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 350)  (398 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (402 350)  (402 350)  LC_7 Logic Functioning bit
 (37 14)  (403 350)  (403 350)  LC_7 Logic Functioning bit
 (50 14)  (416 350)  (416 350)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (370 351)  (370 351)  routing T_7_21.sp4_v_t_38 <X> T_7_21.sp4_h_l_44
 (6 15)  (372 351)  (372 351)  routing T_7_21.sp4_v_t_38 <X> T_7_21.sp4_h_l_44
 (15 15)  (381 351)  (381 351)  routing T_7_21.tnr_op_4 <X> T_7_21.lc_trk_g3_4
 (17 15)  (383 351)  (383 351)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (384 351)  (384 351)  routing T_7_21.sp4_v_b_37 <X> T_7_21.lc_trk_g3_5
 (36 15)  (402 351)  (402 351)  LC_7 Logic Functioning bit
 (37 15)  (403 351)  (403 351)  LC_7 Logic Functioning bit
 (46 15)  (412 351)  (412 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_8_21

 (17 0)  (437 336)  (437 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (446 336)  (446 336)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (449 336)  (449 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (451 336)  (451 336)  routing T_8_21.lc_trk_g1_4 <X> T_8_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 336)  (452 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (454 336)  (454 336)  routing T_8_21.lc_trk_g1_4 <X> T_8_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (457 336)  (457 336)  LC_0 Logic Functioning bit
 (39 0)  (459 336)  (459 336)  LC_0 Logic Functioning bit
 (45 0)  (465 336)  (465 336)  LC_0 Logic Functioning bit
 (28 1)  (448 337)  (448 337)  routing T_8_21.lc_trk_g2_4 <X> T_8_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 337)  (449 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (456 337)  (456 337)  LC_0 Logic Functioning bit
 (38 1)  (458 337)  (458 337)  LC_0 Logic Functioning bit
 (41 1)  (461 337)  (461 337)  LC_0 Logic Functioning bit
 (43 1)  (463 337)  (463 337)  LC_0 Logic Functioning bit
 (45 1)  (465 337)  (465 337)  LC_0 Logic Functioning bit
 (0 2)  (420 338)  (420 338)  routing T_8_21.glb_netwk_7 <X> T_8_21.wire_logic_cluster/lc_7/clk
 (1 2)  (421 338)  (421 338)  routing T_8_21.glb_netwk_7 <X> T_8_21.wire_logic_cluster/lc_7/clk
 (2 2)  (422 338)  (422 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (429 338)  (429 338)  routing T_8_21.sp4_v_b_1 <X> T_8_21.sp4_h_l_36
 (12 2)  (432 338)  (432 338)  routing T_8_21.sp4_v_t_45 <X> T_8_21.sp4_h_l_39
 (26 2)  (446 338)  (446 338)  routing T_8_21.lc_trk_g2_5 <X> T_8_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (448 338)  (448 338)  routing T_8_21.lc_trk_g2_2 <X> T_8_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 338)  (449 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (451 338)  (451 338)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 338)  (452 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 338)  (453 338)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (454 338)  (454 338)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 338)  (456 338)  LC_1 Logic Functioning bit
 (38 2)  (458 338)  (458 338)  LC_1 Logic Functioning bit
 (45 2)  (465 338)  (465 338)  LC_1 Logic Functioning bit
 (0 3)  (420 339)  (420 339)  routing T_8_21.glb_netwk_7 <X> T_8_21.wire_logic_cluster/lc_7/clk
 (11 3)  (431 339)  (431 339)  routing T_8_21.sp4_v_t_45 <X> T_8_21.sp4_h_l_39
 (13 3)  (433 339)  (433 339)  routing T_8_21.sp4_v_t_45 <X> T_8_21.sp4_h_l_39
 (28 3)  (448 339)  (448 339)  routing T_8_21.lc_trk_g2_5 <X> T_8_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 339)  (449 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (450 339)  (450 339)  routing T_8_21.lc_trk_g2_2 <X> T_8_21.wire_logic_cluster/lc_1/in_1
 (45 3)  (465 339)  (465 339)  LC_1 Logic Functioning bit
 (48 3)  (468 339)  (468 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (421 340)  (421 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (442 340)  (442 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (446 340)  (446 340)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (448 340)  (448 340)  routing T_8_21.lc_trk_g2_5 <X> T_8_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 340)  (449 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 340)  (450 340)  routing T_8_21.lc_trk_g2_5 <X> T_8_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (451 340)  (451 340)  routing T_8_21.lc_trk_g3_6 <X> T_8_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 340)  (452 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 340)  (453 340)  routing T_8_21.lc_trk_g3_6 <X> T_8_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (454 340)  (454 340)  routing T_8_21.lc_trk_g3_6 <X> T_8_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (456 340)  (456 340)  LC_2 Logic Functioning bit
 (38 4)  (458 340)  (458 340)  LC_2 Logic Functioning bit
 (45 4)  (465 340)  (465 340)  LC_2 Logic Functioning bit
 (48 4)  (468 340)  (468 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (420 341)  (420 341)  routing T_8_21.lc_trk_g1_3 <X> T_8_21.wire_logic_cluster/lc_7/cen
 (1 5)  (421 341)  (421 341)  routing T_8_21.lc_trk_g1_3 <X> T_8_21.wire_logic_cluster/lc_7/cen
 (4 5)  (424 341)  (424 341)  routing T_8_21.sp4_h_l_42 <X> T_8_21.sp4_h_r_3
 (6 5)  (426 341)  (426 341)  routing T_8_21.sp4_h_l_42 <X> T_8_21.sp4_h_r_3
 (21 5)  (441 341)  (441 341)  routing T_8_21.sp4_r_v_b_27 <X> T_8_21.lc_trk_g1_3
 (27 5)  (447 341)  (447 341)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (448 341)  (448 341)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 341)  (449 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (451 341)  (451 341)  routing T_8_21.lc_trk_g3_6 <X> T_8_21.wire_logic_cluster/lc_2/in_3
 (45 5)  (465 341)  (465 341)  LC_2 Logic Functioning bit
 (14 6)  (434 342)  (434 342)  routing T_8_21.sp4_v_t_1 <X> T_8_21.lc_trk_g1_4
 (26 6)  (446 342)  (446 342)  routing T_8_21.lc_trk_g2_5 <X> T_8_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (448 342)  (448 342)  routing T_8_21.lc_trk_g2_6 <X> T_8_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 342)  (449 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 342)  (450 342)  routing T_8_21.lc_trk_g2_6 <X> T_8_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (451 342)  (451 342)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 342)  (452 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 342)  (453 342)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (454 342)  (454 342)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 342)  (456 342)  LC_3 Logic Functioning bit
 (38 6)  (458 342)  (458 342)  LC_3 Logic Functioning bit
 (45 6)  (465 342)  (465 342)  LC_3 Logic Functioning bit
 (14 7)  (434 343)  (434 343)  routing T_8_21.sp4_v_t_1 <X> T_8_21.lc_trk_g1_4
 (16 7)  (436 343)  (436 343)  routing T_8_21.sp4_v_t_1 <X> T_8_21.lc_trk_g1_4
 (17 7)  (437 343)  (437 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (28 7)  (448 343)  (448 343)  routing T_8_21.lc_trk_g2_5 <X> T_8_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 343)  (449 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 343)  (450 343)  routing T_8_21.lc_trk_g2_6 <X> T_8_21.wire_logic_cluster/lc_3/in_1
 (45 7)  (465 343)  (465 343)  LC_3 Logic Functioning bit
 (8 8)  (428 344)  (428 344)  routing T_8_21.sp4_h_l_46 <X> T_8_21.sp4_h_r_7
 (10 8)  (430 344)  (430 344)  routing T_8_21.sp4_h_l_46 <X> T_8_21.sp4_h_r_7
 (25 8)  (445 344)  (445 344)  routing T_8_21.sp4_v_t_23 <X> T_8_21.lc_trk_g2_2
 (22 9)  (442 345)  (442 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (443 345)  (443 345)  routing T_8_21.sp4_v_t_23 <X> T_8_21.lc_trk_g2_2
 (25 9)  (445 345)  (445 345)  routing T_8_21.sp4_v_t_23 <X> T_8_21.lc_trk_g2_2
 (14 10)  (434 346)  (434 346)  routing T_8_21.sp4_v_b_36 <X> T_8_21.lc_trk_g2_4
 (15 10)  (435 346)  (435 346)  routing T_8_21.sp4_h_r_45 <X> T_8_21.lc_trk_g2_5
 (16 10)  (436 346)  (436 346)  routing T_8_21.sp4_h_r_45 <X> T_8_21.lc_trk_g2_5
 (17 10)  (437 346)  (437 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (438 346)  (438 346)  routing T_8_21.sp4_h_r_45 <X> T_8_21.lc_trk_g2_5
 (14 11)  (434 347)  (434 347)  routing T_8_21.sp4_v_b_36 <X> T_8_21.lc_trk_g2_4
 (16 11)  (436 347)  (436 347)  routing T_8_21.sp4_v_b_36 <X> T_8_21.lc_trk_g2_4
 (17 11)  (437 347)  (437 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (438 347)  (438 347)  routing T_8_21.sp4_h_r_45 <X> T_8_21.lc_trk_g2_5
 (19 11)  (439 347)  (439 347)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (442 347)  (442 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (443 347)  (443 347)  routing T_8_21.sp4_v_b_46 <X> T_8_21.lc_trk_g2_6
 (24 11)  (444 347)  (444 347)  routing T_8_21.sp4_v_b_46 <X> T_8_21.lc_trk_g2_6
 (14 12)  (434 348)  (434 348)  routing T_8_21.sp4_v_t_21 <X> T_8_21.lc_trk_g3_0
 (26 12)  (446 348)  (446 348)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (448 348)  (448 348)  routing T_8_21.lc_trk_g2_5 <X> T_8_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 348)  (449 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 348)  (450 348)  routing T_8_21.lc_trk_g2_5 <X> T_8_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 348)  (452 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 348)  (453 348)  routing T_8_21.lc_trk_g3_0 <X> T_8_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (454 348)  (454 348)  routing T_8_21.lc_trk_g3_0 <X> T_8_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (456 348)  (456 348)  LC_6 Logic Functioning bit
 (38 12)  (458 348)  (458 348)  LC_6 Logic Functioning bit
 (45 12)  (465 348)  (465 348)  LC_6 Logic Functioning bit
 (14 13)  (434 349)  (434 349)  routing T_8_21.sp4_v_t_21 <X> T_8_21.lc_trk_g3_0
 (16 13)  (436 349)  (436 349)  routing T_8_21.sp4_v_t_21 <X> T_8_21.lc_trk_g3_0
 (17 13)  (437 349)  (437 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (27 13)  (447 349)  (447 349)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (448 349)  (448 349)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 349)  (449 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (45 13)  (465 349)  (465 349)  LC_6 Logic Functioning bit
 (1 14)  (421 350)  (421 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (15 14)  (435 350)  (435 350)  routing T_8_21.sp4_h_l_24 <X> T_8_21.lc_trk_g3_5
 (16 14)  (436 350)  (436 350)  routing T_8_21.sp4_h_l_24 <X> T_8_21.lc_trk_g3_5
 (17 14)  (437 350)  (437 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (438 350)  (438 350)  routing T_8_21.sp4_h_l_24 <X> T_8_21.lc_trk_g3_5
 (25 14)  (445 350)  (445 350)  routing T_8_21.sp4_v_b_38 <X> T_8_21.lc_trk_g3_6
 (22 15)  (442 351)  (442 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (443 351)  (443 351)  routing T_8_21.sp4_v_b_38 <X> T_8_21.lc_trk_g3_6
 (25 15)  (445 351)  (445 351)  routing T_8_21.sp4_v_b_38 <X> T_8_21.lc_trk_g3_6


LogicTile_9_21

 (25 0)  (499 336)  (499 336)  routing T_9_21.bnr_op_2 <X> T_9_21.lc_trk_g0_2
 (22 1)  (496 337)  (496 337)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (499 337)  (499 337)  routing T_9_21.bnr_op_2 <X> T_9_21.lc_trk_g0_2
 (0 2)  (474 338)  (474 338)  routing T_9_21.glb_netwk_7 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (475 338)  (475 338)  routing T_9_21.glb_netwk_7 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (476 338)  (476 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (499 338)  (499 338)  routing T_9_21.sp4_h_r_14 <X> T_9_21.lc_trk_g0_6
 (0 3)  (474 339)  (474 339)  routing T_9_21.glb_netwk_7 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (22 3)  (496 339)  (496 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (497 339)  (497 339)  routing T_9_21.sp4_h_r_14 <X> T_9_21.lc_trk_g0_6
 (24 3)  (498 339)  (498 339)  routing T_9_21.sp4_h_r_14 <X> T_9_21.lc_trk_g0_6
 (25 4)  (499 340)  (499 340)  routing T_9_21.sp4_h_l_7 <X> T_9_21.lc_trk_g1_2
 (22 5)  (496 341)  (496 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (497 341)  (497 341)  routing T_9_21.sp4_h_l_7 <X> T_9_21.lc_trk_g1_2
 (24 5)  (498 341)  (498 341)  routing T_9_21.sp4_h_l_7 <X> T_9_21.lc_trk_g1_2
 (25 5)  (499 341)  (499 341)  routing T_9_21.sp4_h_l_7 <X> T_9_21.lc_trk_g1_2
 (32 6)  (506 342)  (506 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (510 342)  (510 342)  LC_3 Logic Functioning bit
 (37 6)  (511 342)  (511 342)  LC_3 Logic Functioning bit
 (38 6)  (512 342)  (512 342)  LC_3 Logic Functioning bit
 (39 6)  (513 342)  (513 342)  LC_3 Logic Functioning bit
 (45 6)  (519 342)  (519 342)  LC_3 Logic Functioning bit
 (52 6)  (526 342)  (526 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (16 7)  (490 343)  (490 343)  routing T_9_21.sp12_h_r_12 <X> T_9_21.lc_trk_g1_4
 (17 7)  (491 343)  (491 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (31 7)  (505 343)  (505 343)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (510 343)  (510 343)  LC_3 Logic Functioning bit
 (37 7)  (511 343)  (511 343)  LC_3 Logic Functioning bit
 (38 7)  (512 343)  (512 343)  LC_3 Logic Functioning bit
 (39 7)  (513 343)  (513 343)  LC_3 Logic Functioning bit
 (45 7)  (519 343)  (519 343)  LC_3 Logic Functioning bit
 (25 10)  (499 346)  (499 346)  routing T_9_21.wire_logic_cluster/lc_6/out <X> T_9_21.lc_trk_g2_6
 (22 11)  (496 347)  (496 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (500 348)  (500 348)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (501 348)  (501 348)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 348)  (503 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (505 348)  (505 348)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 348)  (506 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (508 348)  (508 348)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (509 348)  (509 348)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.input_2_6
 (36 12)  (510 348)  (510 348)  LC_6 Logic Functioning bit
 (38 12)  (512 348)  (512 348)  LC_6 Logic Functioning bit
 (41 12)  (515 348)  (515 348)  LC_6 Logic Functioning bit
 (43 12)  (517 348)  (517 348)  LC_6 Logic Functioning bit
 (45 12)  (519 348)  (519 348)  LC_6 Logic Functioning bit
 (26 13)  (500 349)  (500 349)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (502 349)  (502 349)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 349)  (503 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 349)  (504 349)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (506 349)  (506 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (509 349)  (509 349)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.input_2_6
 (37 13)  (511 349)  (511 349)  LC_6 Logic Functioning bit
 (41 13)  (515 349)  (515 349)  LC_6 Logic Functioning bit
 (42 13)  (516 349)  (516 349)  LC_6 Logic Functioning bit
 (45 13)  (519 349)  (519 349)  LC_6 Logic Functioning bit
 (1 14)  (475 350)  (475 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_10_21

 (15 0)  (543 336)  (543 336)  routing T_10_21.bot_op_1 <X> T_10_21.lc_trk_g0_1
 (17 0)  (545 336)  (545 336)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (553 336)  (553 336)  routing T_10_21.wire_logic_cluster/lc_2/out <X> T_10_21.lc_trk_g0_2
 (22 1)  (550 337)  (550 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (528 338)  (528 338)  routing T_10_21.glb_netwk_7 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (1 2)  (529 338)  (529 338)  routing T_10_21.glb_netwk_7 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (530 338)  (530 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (528 339)  (528 339)  routing T_10_21.glb_netwk_7 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (29 4)  (557 340)  (557 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (559 340)  (559 340)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 340)  (560 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (562 340)  (562 340)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (564 340)  (564 340)  LC_2 Logic Functioning bit
 (37 4)  (565 340)  (565 340)  LC_2 Logic Functioning bit
 (38 4)  (566 340)  (566 340)  LC_2 Logic Functioning bit
 (42 4)  (570 340)  (570 340)  LC_2 Logic Functioning bit
 (45 4)  (573 340)  (573 340)  LC_2 Logic Functioning bit
 (51 4)  (579 340)  (579 340)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (580 340)  (580 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (28 5)  (556 341)  (556 341)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 341)  (557 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (559 341)  (559 341)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (560 341)  (560 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (563 341)  (563 341)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.input_2_2
 (36 5)  (564 341)  (564 341)  LC_2 Logic Functioning bit
 (38 5)  (566 341)  (566 341)  LC_2 Logic Functioning bit
 (43 5)  (571 341)  (571 341)  LC_2 Logic Functioning bit
 (45 5)  (573 341)  (573 341)  LC_2 Logic Functioning bit
 (52 5)  (580 341)  (580 341)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (25 6)  (553 342)  (553 342)  routing T_10_21.lft_op_6 <X> T_10_21.lc_trk_g1_6
 (22 7)  (550 343)  (550 343)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (552 343)  (552 343)  routing T_10_21.lft_op_6 <X> T_10_21.lc_trk_g1_6
 (14 8)  (542 344)  (542 344)  routing T_10_21.sp12_v_b_0 <X> T_10_21.lc_trk_g2_0
 (14 9)  (542 345)  (542 345)  routing T_10_21.sp12_v_b_0 <X> T_10_21.lc_trk_g2_0
 (15 9)  (543 345)  (543 345)  routing T_10_21.sp12_v_b_0 <X> T_10_21.lc_trk_g2_0
 (17 9)  (545 345)  (545 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (1 14)  (529 350)  (529 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_11_21

 (11 2)  (593 338)  (593 338)  routing T_11_21.sp4_v_b_6 <X> T_11_21.sp4_v_t_39
 (13 2)  (595 338)  (595 338)  routing T_11_21.sp4_v_b_6 <X> T_11_21.sp4_v_t_39


IpCon_Tile_25_21

 (36 0)  (1366 336)  (1366 336)  LC_0 Logic Functioning bit
 (37 0)  (1367 336)  (1367 336)  LC_0 Logic Functioning bit
 (42 0)  (1372 336)  (1372 336)  LC_0 Logic Functioning bit
 (43 0)  (1373 336)  (1373 336)  LC_0 Logic Functioning bit
 (50 0)  (1380 336)  (1380 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 337)  (1366 337)  LC_0 Logic Functioning bit
 (37 1)  (1367 337)  (1367 337)  LC_0 Logic Functioning bit
 (42 1)  (1372 337)  (1372 337)  LC_0 Logic Functioning bit
 (43 1)  (1373 337)  (1373 337)  LC_0 Logic Functioning bit
 (36 2)  (1366 338)  (1366 338)  LC_1 Logic Functioning bit
 (37 2)  (1367 338)  (1367 338)  LC_1 Logic Functioning bit
 (42 2)  (1372 338)  (1372 338)  LC_1 Logic Functioning bit
 (43 2)  (1373 338)  (1373 338)  LC_1 Logic Functioning bit
 (50 2)  (1380 338)  (1380 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 339)  (1366 339)  LC_1 Logic Functioning bit
 (37 3)  (1367 339)  (1367 339)  LC_1 Logic Functioning bit
 (42 3)  (1372 339)  (1372 339)  LC_1 Logic Functioning bit
 (43 3)  (1373 339)  (1373 339)  LC_1 Logic Functioning bit
 (36 4)  (1366 340)  (1366 340)  LC_2 Logic Functioning bit
 (37 4)  (1367 340)  (1367 340)  LC_2 Logic Functioning bit
 (42 4)  (1372 340)  (1372 340)  LC_2 Logic Functioning bit
 (43 4)  (1373 340)  (1373 340)  LC_2 Logic Functioning bit
 (50 4)  (1380 340)  (1380 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 341)  (1366 341)  LC_2 Logic Functioning bit
 (37 5)  (1367 341)  (1367 341)  LC_2 Logic Functioning bit
 (42 5)  (1372 341)  (1372 341)  LC_2 Logic Functioning bit
 (43 5)  (1373 341)  (1373 341)  LC_2 Logic Functioning bit
 (36 6)  (1366 342)  (1366 342)  LC_3 Logic Functioning bit
 (37 6)  (1367 342)  (1367 342)  LC_3 Logic Functioning bit
 (42 6)  (1372 342)  (1372 342)  LC_3 Logic Functioning bit
 (43 6)  (1373 342)  (1373 342)  LC_3 Logic Functioning bit
 (50 6)  (1380 342)  (1380 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 343)  (1366 343)  LC_3 Logic Functioning bit
 (37 7)  (1367 343)  (1367 343)  LC_3 Logic Functioning bit
 (42 7)  (1372 343)  (1372 343)  LC_3 Logic Functioning bit
 (43 7)  (1373 343)  (1373 343)  LC_3 Logic Functioning bit
 (36 8)  (1366 344)  (1366 344)  LC_4 Logic Functioning bit
 (37 8)  (1367 344)  (1367 344)  LC_4 Logic Functioning bit
 (42 8)  (1372 344)  (1372 344)  LC_4 Logic Functioning bit
 (43 8)  (1373 344)  (1373 344)  LC_4 Logic Functioning bit
 (50 8)  (1380 344)  (1380 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 345)  (1366 345)  LC_4 Logic Functioning bit
 (37 9)  (1367 345)  (1367 345)  LC_4 Logic Functioning bit
 (42 9)  (1372 345)  (1372 345)  LC_4 Logic Functioning bit
 (43 9)  (1373 345)  (1373 345)  LC_4 Logic Functioning bit
 (36 10)  (1366 346)  (1366 346)  LC_5 Logic Functioning bit
 (37 10)  (1367 346)  (1367 346)  LC_5 Logic Functioning bit
 (42 10)  (1372 346)  (1372 346)  LC_5 Logic Functioning bit
 (43 10)  (1373 346)  (1373 346)  LC_5 Logic Functioning bit
 (50 10)  (1380 346)  (1380 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 347)  (1366 347)  LC_5 Logic Functioning bit
 (37 11)  (1367 347)  (1367 347)  LC_5 Logic Functioning bit
 (42 11)  (1372 347)  (1372 347)  LC_5 Logic Functioning bit
 (43 11)  (1373 347)  (1373 347)  LC_5 Logic Functioning bit
 (36 12)  (1366 348)  (1366 348)  LC_6 Logic Functioning bit
 (37 12)  (1367 348)  (1367 348)  LC_6 Logic Functioning bit
 (42 12)  (1372 348)  (1372 348)  LC_6 Logic Functioning bit
 (43 12)  (1373 348)  (1373 348)  LC_6 Logic Functioning bit
 (50 12)  (1380 348)  (1380 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 349)  (1366 349)  LC_6 Logic Functioning bit
 (37 13)  (1367 349)  (1367 349)  LC_6 Logic Functioning bit
 (42 13)  (1372 349)  (1372 349)  LC_6 Logic Functioning bit
 (43 13)  (1373 349)  (1373 349)  LC_6 Logic Functioning bit
 (36 14)  (1366 350)  (1366 350)  LC_7 Logic Functioning bit
 (37 14)  (1367 350)  (1367 350)  LC_7 Logic Functioning bit
 (42 14)  (1372 350)  (1372 350)  LC_7 Logic Functioning bit
 (43 14)  (1373 350)  (1373 350)  LC_7 Logic Functioning bit
 (50 14)  (1380 350)  (1380 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 351)  (1366 351)  LC_7 Logic Functioning bit
 (37 15)  (1367 351)  (1367 351)  LC_7 Logic Functioning bit
 (42 15)  (1372 351)  (1372 351)  LC_7 Logic Functioning bit
 (43 15)  (1373 351)  (1373 351)  LC_7 Logic Functioning bit


IpCon_Tile_0_20

 (36 0)  (36 320)  (36 320)  LC_0 Logic Functioning bit
 (37 0)  (37 320)  (37 320)  LC_0 Logic Functioning bit
 (42 0)  (42 320)  (42 320)  LC_0 Logic Functioning bit
 (43 0)  (43 320)  (43 320)  LC_0 Logic Functioning bit
 (50 0)  (50 320)  (50 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 321)  (36 321)  LC_0 Logic Functioning bit
 (37 1)  (37 321)  (37 321)  LC_0 Logic Functioning bit
 (42 1)  (42 321)  (42 321)  LC_0 Logic Functioning bit
 (43 1)  (43 321)  (43 321)  LC_0 Logic Functioning bit
 (36 2)  (36 322)  (36 322)  LC_1 Logic Functioning bit
 (37 2)  (37 322)  (37 322)  LC_1 Logic Functioning bit
 (42 2)  (42 322)  (42 322)  LC_1 Logic Functioning bit
 (43 2)  (43 322)  (43 322)  LC_1 Logic Functioning bit
 (50 2)  (50 322)  (50 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 323)  (36 323)  LC_1 Logic Functioning bit
 (37 3)  (37 323)  (37 323)  LC_1 Logic Functioning bit
 (42 3)  (42 323)  (42 323)  LC_1 Logic Functioning bit
 (43 3)  (43 323)  (43 323)  LC_1 Logic Functioning bit
 (36 4)  (36 324)  (36 324)  LC_2 Logic Functioning bit
 (37 4)  (37 324)  (37 324)  LC_2 Logic Functioning bit
 (42 4)  (42 324)  (42 324)  LC_2 Logic Functioning bit
 (43 4)  (43 324)  (43 324)  LC_2 Logic Functioning bit
 (50 4)  (50 324)  (50 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 325)  (36 325)  LC_2 Logic Functioning bit
 (37 5)  (37 325)  (37 325)  LC_2 Logic Functioning bit
 (42 5)  (42 325)  (42 325)  LC_2 Logic Functioning bit
 (43 5)  (43 325)  (43 325)  LC_2 Logic Functioning bit
 (36 6)  (36 326)  (36 326)  LC_3 Logic Functioning bit
 (37 6)  (37 326)  (37 326)  LC_3 Logic Functioning bit
 (42 6)  (42 326)  (42 326)  LC_3 Logic Functioning bit
 (43 6)  (43 326)  (43 326)  LC_3 Logic Functioning bit
 (50 6)  (50 326)  (50 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 327)  (36 327)  LC_3 Logic Functioning bit
 (37 7)  (37 327)  (37 327)  LC_3 Logic Functioning bit
 (42 7)  (42 327)  (42 327)  LC_3 Logic Functioning bit
 (43 7)  (43 327)  (43 327)  LC_3 Logic Functioning bit
 (36 8)  (36 328)  (36 328)  LC_4 Logic Functioning bit
 (37 8)  (37 328)  (37 328)  LC_4 Logic Functioning bit
 (42 8)  (42 328)  (42 328)  LC_4 Logic Functioning bit
 (43 8)  (43 328)  (43 328)  LC_4 Logic Functioning bit
 (50 8)  (50 328)  (50 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 329)  (36 329)  LC_4 Logic Functioning bit
 (37 9)  (37 329)  (37 329)  LC_4 Logic Functioning bit
 (42 9)  (42 329)  (42 329)  LC_4 Logic Functioning bit
 (43 9)  (43 329)  (43 329)  LC_4 Logic Functioning bit
 (36 10)  (36 330)  (36 330)  LC_5 Logic Functioning bit
 (37 10)  (37 330)  (37 330)  LC_5 Logic Functioning bit
 (42 10)  (42 330)  (42 330)  LC_5 Logic Functioning bit
 (43 10)  (43 330)  (43 330)  LC_5 Logic Functioning bit
 (50 10)  (50 330)  (50 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 331)  (36 331)  LC_5 Logic Functioning bit
 (37 11)  (37 331)  (37 331)  LC_5 Logic Functioning bit
 (42 11)  (42 331)  (42 331)  LC_5 Logic Functioning bit
 (43 11)  (43 331)  (43 331)  LC_5 Logic Functioning bit
 (36 12)  (36 332)  (36 332)  LC_6 Logic Functioning bit
 (37 12)  (37 332)  (37 332)  LC_6 Logic Functioning bit
 (42 12)  (42 332)  (42 332)  LC_6 Logic Functioning bit
 (43 12)  (43 332)  (43 332)  LC_6 Logic Functioning bit
 (50 12)  (50 332)  (50 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 333)  (36 333)  LC_6 Logic Functioning bit
 (37 13)  (37 333)  (37 333)  LC_6 Logic Functioning bit
 (42 13)  (42 333)  (42 333)  LC_6 Logic Functioning bit
 (43 13)  (43 333)  (43 333)  LC_6 Logic Functioning bit
 (36 14)  (36 334)  (36 334)  LC_7 Logic Functioning bit
 (37 14)  (37 334)  (37 334)  LC_7 Logic Functioning bit
 (42 14)  (42 334)  (42 334)  LC_7 Logic Functioning bit
 (43 14)  (43 334)  (43 334)  LC_7 Logic Functioning bit
 (50 14)  (50 334)  (50 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 335)  (36 335)  LC_7 Logic Functioning bit
 (37 15)  (37 335)  (37 335)  LC_7 Logic Functioning bit
 (42 15)  (42 335)  (42 335)  LC_7 Logic Functioning bit
 (43 15)  (43 335)  (43 335)  LC_7 Logic Functioning bit


LogicTile_1_20

 (29 0)  (83 320)  (83 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 320)  (84 320)  routing T_1_20.lc_trk_g0_7 <X> T_1_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 320)  (86 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (90 320)  (90 320)  LC_0 Logic Functioning bit
 (37 0)  (91 320)  (91 320)  LC_0 Logic Functioning bit
 (38 0)  (92 320)  (92 320)  LC_0 Logic Functioning bit
 (39 0)  (93 320)  (93 320)  LC_0 Logic Functioning bit
 (44 0)  (98 320)  (98 320)  LC_0 Logic Functioning bit
 (30 1)  (84 321)  (84 321)  routing T_1_20.lc_trk_g0_7 <X> T_1_20.wire_logic_cluster/lc_0/in_1
 (40 1)  (94 321)  (94 321)  LC_0 Logic Functioning bit
 (41 1)  (95 321)  (95 321)  LC_0 Logic Functioning bit
 (42 1)  (96 321)  (96 321)  LC_0 Logic Functioning bit
 (43 1)  (97 321)  (97 321)  LC_0 Logic Functioning bit
 (49 1)  (103 321)  (103 321)  Carry_In_Mux bit 

 (21 2)  (75 322)  (75 322)  routing T_1_20.bnr_op_7 <X> T_1_20.lc_trk_g0_7
 (22 2)  (76 322)  (76 322)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (81 322)  (81 322)  routing T_1_20.lc_trk_g1_5 <X> T_1_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 322)  (83 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 322)  (84 322)  routing T_1_20.lc_trk_g1_5 <X> T_1_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 322)  (86 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 322)  (90 322)  LC_1 Logic Functioning bit
 (37 2)  (91 322)  (91 322)  LC_1 Logic Functioning bit
 (38 2)  (92 322)  (92 322)  LC_1 Logic Functioning bit
 (39 2)  (93 322)  (93 322)  LC_1 Logic Functioning bit
 (44 2)  (98 322)  (98 322)  LC_1 Logic Functioning bit
 (21 3)  (75 323)  (75 323)  routing T_1_20.bnr_op_7 <X> T_1_20.lc_trk_g0_7
 (40 3)  (94 323)  (94 323)  LC_1 Logic Functioning bit
 (41 3)  (95 323)  (95 323)  LC_1 Logic Functioning bit
 (42 3)  (96 323)  (96 323)  LC_1 Logic Functioning bit
 (43 3)  (97 323)  (97 323)  LC_1 Logic Functioning bit
 (27 4)  (81 324)  (81 324)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 324)  (83 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 324)  (84 324)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 324)  (86 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (91 324)  (91 324)  LC_2 Logic Functioning bit
 (39 4)  (93 324)  (93 324)  LC_2 Logic Functioning bit
 (41 4)  (95 324)  (95 324)  LC_2 Logic Functioning bit
 (43 4)  (97 324)  (97 324)  LC_2 Logic Functioning bit
 (30 5)  (84 325)  (84 325)  routing T_1_20.lc_trk_g1_6 <X> T_1_20.wire_logic_cluster/lc_2/in_1
 (37 5)  (91 325)  (91 325)  LC_2 Logic Functioning bit
 (39 5)  (93 325)  (93 325)  LC_2 Logic Functioning bit
 (41 5)  (95 325)  (95 325)  LC_2 Logic Functioning bit
 (43 5)  (97 325)  (97 325)  LC_2 Logic Functioning bit
 (17 6)  (71 326)  (71 326)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (72 326)  (72 326)  routing T_1_20.bnr_op_5 <X> T_1_20.lc_trk_g1_5
 (25 6)  (79 326)  (79 326)  routing T_1_20.bnr_op_6 <X> T_1_20.lc_trk_g1_6
 (18 7)  (72 327)  (72 327)  routing T_1_20.bnr_op_5 <X> T_1_20.lc_trk_g1_5
 (22 7)  (76 327)  (76 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (79 327)  (79 327)  routing T_1_20.bnr_op_6 <X> T_1_20.lc_trk_g1_6


LogicTile_2_20

 (27 0)  (135 320)  (135 320)  routing T_2_20.lc_trk_g1_0 <X> T_2_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 320)  (137 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 320)  (139 320)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 320)  (140 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 320)  (141 320)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 320)  (142 320)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (143 320)  (143 320)  routing T_2_20.lc_trk_g0_6 <X> T_2_20.input_2_0
 (36 0)  (144 320)  (144 320)  LC_0 Logic Functioning bit
 (38 0)  (146 320)  (146 320)  LC_0 Logic Functioning bit
 (39 0)  (147 320)  (147 320)  LC_0 Logic Functioning bit
 (45 0)  (153 320)  (153 320)  LC_0 Logic Functioning bit
 (52 0)  (160 320)  (160 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (125 321)  (125 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (29 1)  (137 321)  (137 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 321)  (139 321)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 321)  (140 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (143 321)  (143 321)  routing T_2_20.lc_trk_g0_6 <X> T_2_20.input_2_0
 (36 1)  (144 321)  (144 321)  LC_0 Logic Functioning bit
 (37 1)  (145 321)  (145 321)  LC_0 Logic Functioning bit
 (39 1)  (147 321)  (147 321)  LC_0 Logic Functioning bit
 (45 1)  (153 321)  (153 321)  LC_0 Logic Functioning bit
 (0 2)  (108 322)  (108 322)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (1 2)  (109 322)  (109 322)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (2 2)  (110 322)  (110 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (134 322)  (134 322)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (137 322)  (137 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 322)  (140 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 322)  (141 322)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 322)  (144 322)  LC_1 Logic Functioning bit
 (38 2)  (146 322)  (146 322)  LC_1 Logic Functioning bit
 (39 2)  (147 322)  (147 322)  LC_1 Logic Functioning bit
 (45 2)  (153 322)  (153 322)  LC_1 Logic Functioning bit
 (52 2)  (160 322)  (160 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (108 323)  (108 323)  routing T_2_20.glb_netwk_7 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (22 3)  (130 323)  (130 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (133 323)  (133 323)  routing T_2_20.sp4_r_v_b_30 <X> T_2_20.lc_trk_g0_6
 (26 3)  (134 323)  (134 323)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (135 323)  (135 323)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 323)  (137 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (139 323)  (139 323)  routing T_2_20.lc_trk_g2_2 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 323)  (140 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (142 323)  (142 323)  routing T_2_20.lc_trk_g1_0 <X> T_2_20.input_2_1
 (36 3)  (144 323)  (144 323)  LC_1 Logic Functioning bit
 (37 3)  (145 323)  (145 323)  LC_1 Logic Functioning bit
 (38 3)  (146 323)  (146 323)  LC_1 Logic Functioning bit
 (45 3)  (153 323)  (153 323)  LC_1 Logic Functioning bit
 (52 3)  (160 323)  (160 323)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (27 4)  (135 324)  (135 324)  routing T_2_20.lc_trk_g1_0 <X> T_2_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 324)  (137 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (140 324)  (140 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 324)  (141 324)  routing T_2_20.lc_trk_g3_2 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 324)  (142 324)  routing T_2_20.lc_trk_g3_2 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (143 324)  (143 324)  routing T_2_20.lc_trk_g0_6 <X> T_2_20.input_2_2
 (36 4)  (144 324)  (144 324)  LC_2 Logic Functioning bit
 (38 4)  (146 324)  (146 324)  LC_2 Logic Functioning bit
 (39 4)  (147 324)  (147 324)  LC_2 Logic Functioning bit
 (45 4)  (153 324)  (153 324)  LC_2 Logic Functioning bit
 (52 4)  (160 324)  (160 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (16 5)  (124 325)  (124 325)  routing T_2_20.sp12_h_r_8 <X> T_2_20.lc_trk_g1_0
 (17 5)  (125 325)  (125 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (29 5)  (137 325)  (137 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (139 325)  (139 325)  routing T_2_20.lc_trk_g3_2 <X> T_2_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (140 325)  (140 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (143 325)  (143 325)  routing T_2_20.lc_trk_g0_6 <X> T_2_20.input_2_2
 (36 5)  (144 325)  (144 325)  LC_2 Logic Functioning bit
 (37 5)  (145 325)  (145 325)  LC_2 Logic Functioning bit
 (39 5)  (147 325)  (147 325)  LC_2 Logic Functioning bit
 (45 5)  (153 325)  (153 325)  LC_2 Logic Functioning bit
 (26 6)  (134 326)  (134 326)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (137 326)  (137 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (139 326)  (139 326)  routing T_2_20.lc_trk_g2_6 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 326)  (140 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 326)  (141 326)  routing T_2_20.lc_trk_g2_6 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 326)  (144 326)  LC_3 Logic Functioning bit
 (38 6)  (146 326)  (146 326)  LC_3 Logic Functioning bit
 (39 6)  (147 326)  (147 326)  LC_3 Logic Functioning bit
 (45 6)  (153 326)  (153 326)  LC_3 Logic Functioning bit
 (22 7)  (130 327)  (130 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (133 327)  (133 327)  routing T_2_20.sp4_r_v_b_30 <X> T_2_20.lc_trk_g1_6
 (26 7)  (134 327)  (134 327)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (135 327)  (135 327)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 327)  (137 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (139 327)  (139 327)  routing T_2_20.lc_trk_g2_6 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (140 327)  (140 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (142 327)  (142 327)  routing T_2_20.lc_trk_g1_0 <X> T_2_20.input_2_3
 (36 7)  (144 327)  (144 327)  LC_3 Logic Functioning bit
 (37 7)  (145 327)  (145 327)  LC_3 Logic Functioning bit
 (38 7)  (146 327)  (146 327)  LC_3 Logic Functioning bit
 (45 7)  (153 327)  (153 327)  LC_3 Logic Functioning bit
 (51 7)  (159 327)  (159 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (133 328)  (133 328)  routing T_2_20.sp4_v_t_23 <X> T_2_20.lc_trk_g2_2
 (27 8)  (135 328)  (135 328)  routing T_2_20.lc_trk_g1_0 <X> T_2_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 328)  (137 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 328)  (140 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 328)  (141 328)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (142 328)  (142 328)  routing T_2_20.lc_trk_g3_0 <X> T_2_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (143 328)  (143 328)  routing T_2_20.lc_trk_g0_6 <X> T_2_20.input_2_4
 (36 8)  (144 328)  (144 328)  LC_4 Logic Functioning bit
 (38 8)  (146 328)  (146 328)  LC_4 Logic Functioning bit
 (39 8)  (147 328)  (147 328)  LC_4 Logic Functioning bit
 (45 8)  (153 328)  (153 328)  LC_4 Logic Functioning bit
 (51 8)  (159 328)  (159 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (130 329)  (130 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (131 329)  (131 329)  routing T_2_20.sp4_v_t_23 <X> T_2_20.lc_trk_g2_2
 (25 9)  (133 329)  (133 329)  routing T_2_20.sp4_v_t_23 <X> T_2_20.lc_trk_g2_2
 (29 9)  (137 329)  (137 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (140 329)  (140 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (143 329)  (143 329)  routing T_2_20.lc_trk_g0_6 <X> T_2_20.input_2_4
 (36 9)  (144 329)  (144 329)  LC_4 Logic Functioning bit
 (37 9)  (145 329)  (145 329)  LC_4 Logic Functioning bit
 (39 9)  (147 329)  (147 329)  LC_4 Logic Functioning bit
 (45 9)  (153 329)  (153 329)  LC_4 Logic Functioning bit
 (14 10)  (122 330)  (122 330)  routing T_2_20.sp4_v_b_36 <X> T_2_20.lc_trk_g2_4
 (26 10)  (134 330)  (134 330)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (137 330)  (137 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (139 330)  (139 330)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 330)  (140 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 330)  (141 330)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (142 330)  (142 330)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 330)  (144 330)  LC_5 Logic Functioning bit
 (38 10)  (146 330)  (146 330)  LC_5 Logic Functioning bit
 (39 10)  (147 330)  (147 330)  LC_5 Logic Functioning bit
 (45 10)  (153 330)  (153 330)  LC_5 Logic Functioning bit
 (51 10)  (159 330)  (159 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (122 331)  (122 331)  routing T_2_20.sp4_v_b_36 <X> T_2_20.lc_trk_g2_4
 (16 11)  (124 331)  (124 331)  routing T_2_20.sp4_v_b_36 <X> T_2_20.lc_trk_g2_4
 (17 11)  (125 331)  (125 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (130 331)  (130 331)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (132 331)  (132 331)  routing T_2_20.tnr_op_6 <X> T_2_20.lc_trk_g2_6
 (26 11)  (134 331)  (134 331)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (135 331)  (135 331)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 331)  (137 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (140 331)  (140 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (142 331)  (142 331)  routing T_2_20.lc_trk_g1_0 <X> T_2_20.input_2_5
 (36 11)  (144 331)  (144 331)  LC_5 Logic Functioning bit
 (37 11)  (145 331)  (145 331)  LC_5 Logic Functioning bit
 (38 11)  (146 331)  (146 331)  LC_5 Logic Functioning bit
 (45 11)  (153 331)  (153 331)  LC_5 Logic Functioning bit
 (14 12)  (122 332)  (122 332)  routing T_2_20.sp4_v_t_21 <X> T_2_20.lc_trk_g3_0
 (25 12)  (133 332)  (133 332)  routing T_2_20.sp4_v_b_26 <X> T_2_20.lc_trk_g3_2
 (14 13)  (122 333)  (122 333)  routing T_2_20.sp4_v_t_21 <X> T_2_20.lc_trk_g3_0
 (16 13)  (124 333)  (124 333)  routing T_2_20.sp4_v_t_21 <X> T_2_20.lc_trk_g3_0
 (17 13)  (125 333)  (125 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (130 333)  (130 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (131 333)  (131 333)  routing T_2_20.sp4_v_b_26 <X> T_2_20.lc_trk_g3_2
 (1 14)  (109 334)  (109 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (17 14)  (125 334)  (125 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (134 334)  (134 334)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (137 334)  (137 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (139 334)  (139 334)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 334)  (140 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 334)  (141 334)  routing T_2_20.lc_trk_g2_4 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 334)  (144 334)  LC_7 Logic Functioning bit
 (38 14)  (146 334)  (146 334)  LC_7 Logic Functioning bit
 (39 14)  (147 334)  (147 334)  LC_7 Logic Functioning bit
 (45 14)  (153 334)  (153 334)  LC_7 Logic Functioning bit
 (52 14)  (160 334)  (160 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (126 335)  (126 335)  routing T_2_20.sp4_r_v_b_45 <X> T_2_20.lc_trk_g3_5
 (22 15)  (130 335)  (130 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (131 335)  (131 335)  routing T_2_20.sp4_v_b_46 <X> T_2_20.lc_trk_g3_6
 (24 15)  (132 335)  (132 335)  routing T_2_20.sp4_v_b_46 <X> T_2_20.lc_trk_g3_6
 (26 15)  (134 335)  (134 335)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (135 335)  (135 335)  routing T_2_20.lc_trk_g1_6 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 335)  (137 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (140 335)  (140 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (142 335)  (142 335)  routing T_2_20.lc_trk_g1_0 <X> T_2_20.input_2_7
 (36 15)  (144 335)  (144 335)  LC_7 Logic Functioning bit
 (37 15)  (145 335)  (145 335)  LC_7 Logic Functioning bit
 (38 15)  (146 335)  (146 335)  LC_7 Logic Functioning bit
 (45 15)  (153 335)  (153 335)  LC_7 Logic Functioning bit


LogicTile_3_20

 (14 0)  (176 320)  (176 320)  routing T_3_20.wire_logic_cluster/lc_0/out <X> T_3_20.lc_trk_g0_0
 (15 0)  (177 320)  (177 320)  routing T_3_20.sp4_h_r_1 <X> T_3_20.lc_trk_g0_1
 (16 0)  (178 320)  (178 320)  routing T_3_20.sp4_h_r_1 <X> T_3_20.lc_trk_g0_1
 (17 0)  (179 320)  (179 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (183 320)  (183 320)  routing T_3_20.wire_logic_cluster/lc_3/out <X> T_3_20.lc_trk_g0_3
 (22 0)  (184 320)  (184 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (187 320)  (187 320)  routing T_3_20.wire_logic_cluster/lc_2/out <X> T_3_20.lc_trk_g0_2
 (29 0)  (191 320)  (191 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (193 320)  (193 320)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 320)  (194 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 320)  (195 320)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (196 320)  (196 320)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (40 0)  (202 320)  (202 320)  LC_0 Logic Functioning bit
 (41 0)  (203 320)  (203 320)  LC_0 Logic Functioning bit
 (42 0)  (204 320)  (204 320)  LC_0 Logic Functioning bit
 (43 0)  (205 320)  (205 320)  LC_0 Logic Functioning bit
 (44 0)  (206 320)  (206 320)  LC_0 Logic Functioning bit
 (17 1)  (179 321)  (179 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (180 321)  (180 321)  routing T_3_20.sp4_h_r_1 <X> T_3_20.lc_trk_g0_1
 (22 1)  (184 321)  (184 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (194 321)  (194 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (202 321)  (202 321)  LC_0 Logic Functioning bit
 (41 1)  (203 321)  (203 321)  LC_0 Logic Functioning bit
 (42 1)  (204 321)  (204 321)  LC_0 Logic Functioning bit
 (43 1)  (205 321)  (205 321)  LC_0 Logic Functioning bit
 (49 1)  (211 321)  (211 321)  Carry_In_Mux bit 

 (14 2)  (176 322)  (176 322)  routing T_3_20.wire_logic_cluster/lc_4/out <X> T_3_20.lc_trk_g0_4
 (17 2)  (179 322)  (179 322)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (180 322)  (180 322)  routing T_3_20.wire_logic_cluster/lc_5/out <X> T_3_20.lc_trk_g0_5
 (25 2)  (187 322)  (187 322)  routing T_3_20.wire_logic_cluster/lc_6/out <X> T_3_20.lc_trk_g0_6
 (28 2)  (190 322)  (190 322)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 322)  (191 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 322)  (192 322)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 322)  (194 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 322)  (195 322)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 322)  (196 322)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (40 2)  (202 322)  (202 322)  LC_1 Logic Functioning bit
 (41 2)  (203 322)  (203 322)  LC_1 Logic Functioning bit
 (42 2)  (204 322)  (204 322)  LC_1 Logic Functioning bit
 (43 2)  (205 322)  (205 322)  LC_1 Logic Functioning bit
 (44 2)  (206 322)  (206 322)  LC_1 Logic Functioning bit
 (17 3)  (179 323)  (179 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (184 323)  (184 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (31 3)  (193 323)  (193 323)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 323)  (194 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (195 323)  (195 323)  routing T_3_20.lc_trk_g2_1 <X> T_3_20.input_2_1
 (40 3)  (202 323)  (202 323)  LC_1 Logic Functioning bit
 (41 3)  (203 323)  (203 323)  LC_1 Logic Functioning bit
 (42 3)  (204 323)  (204 323)  LC_1 Logic Functioning bit
 (43 3)  (205 323)  (205 323)  LC_1 Logic Functioning bit
 (21 4)  (183 324)  (183 324)  routing T_3_20.sp4_h_r_11 <X> T_3_20.lc_trk_g1_3
 (22 4)  (184 324)  (184 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (185 324)  (185 324)  routing T_3_20.sp4_h_r_11 <X> T_3_20.lc_trk_g1_3
 (24 4)  (186 324)  (186 324)  routing T_3_20.sp4_h_r_11 <X> T_3_20.lc_trk_g1_3
 (27 4)  (189 324)  (189 324)  routing T_3_20.lc_trk_g1_4 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 324)  (191 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 324)  (192 324)  routing T_3_20.lc_trk_g1_4 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (194 324)  (194 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 324)  (195 324)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (196 324)  (196 324)  routing T_3_20.lc_trk_g3_0 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (202 324)  (202 324)  LC_2 Logic Functioning bit
 (41 4)  (203 324)  (203 324)  LC_2 Logic Functioning bit
 (42 4)  (204 324)  (204 324)  LC_2 Logic Functioning bit
 (43 4)  (205 324)  (205 324)  LC_2 Logic Functioning bit
 (44 4)  (206 324)  (206 324)  LC_2 Logic Functioning bit
 (17 5)  (179 325)  (179 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (32 5)  (194 325)  (194 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (197 325)  (197 325)  routing T_3_20.lc_trk_g0_2 <X> T_3_20.input_2_2
 (40 5)  (202 325)  (202 325)  LC_2 Logic Functioning bit
 (41 5)  (203 325)  (203 325)  LC_2 Logic Functioning bit
 (42 5)  (204 325)  (204 325)  LC_2 Logic Functioning bit
 (43 5)  (205 325)  (205 325)  LC_2 Logic Functioning bit
 (21 6)  (183 326)  (183 326)  routing T_3_20.sp4_h_l_2 <X> T_3_20.lc_trk_g1_7
 (22 6)  (184 326)  (184 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (185 326)  (185 326)  routing T_3_20.sp4_h_l_2 <X> T_3_20.lc_trk_g1_7
 (24 6)  (186 326)  (186 326)  routing T_3_20.sp4_h_l_2 <X> T_3_20.lc_trk_g1_7
 (27 6)  (189 326)  (189 326)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 326)  (191 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 326)  (192 326)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 326)  (194 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 326)  (195 326)  routing T_3_20.lc_trk_g3_1 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (196 326)  (196 326)  routing T_3_20.lc_trk_g3_1 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (202 326)  (202 326)  LC_3 Logic Functioning bit
 (41 6)  (203 326)  (203 326)  LC_3 Logic Functioning bit
 (42 6)  (204 326)  (204 326)  LC_3 Logic Functioning bit
 (43 6)  (205 326)  (205 326)  LC_3 Logic Functioning bit
 (44 6)  (206 326)  (206 326)  LC_3 Logic Functioning bit
 (17 7)  (179 327)  (179 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (30 7)  (192 327)  (192 327)  routing T_3_20.lc_trk_g1_7 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (194 327)  (194 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 327)  (197 327)  routing T_3_20.lc_trk_g0_3 <X> T_3_20.input_2_3
 (40 7)  (202 327)  (202 327)  LC_3 Logic Functioning bit
 (41 7)  (203 327)  (203 327)  LC_3 Logic Functioning bit
 (42 7)  (204 327)  (204 327)  LC_3 Logic Functioning bit
 (43 7)  (205 327)  (205 327)  LC_3 Logic Functioning bit
 (14 8)  (176 328)  (176 328)  routing T_3_20.sp4_v_t_21 <X> T_3_20.lc_trk_g2_0
 (17 8)  (179 328)  (179 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 328)  (180 328)  routing T_3_20.wire_logic_cluster/lc_1/out <X> T_3_20.lc_trk_g2_1
 (22 8)  (184 328)  (184 328)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (186 328)  (186 328)  routing T_3_20.tnr_op_3 <X> T_3_20.lc_trk_g2_3
 (27 8)  (189 328)  (189 328)  routing T_3_20.lc_trk_g1_0 <X> T_3_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 328)  (191 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (193 328)  (193 328)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 328)  (194 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 328)  (195 328)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 328)  (196 328)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 328)  (197 328)  routing T_3_20.lc_trk_g0_4 <X> T_3_20.input_2_4
 (40 8)  (202 328)  (202 328)  LC_4 Logic Functioning bit
 (41 8)  (203 328)  (203 328)  LC_4 Logic Functioning bit
 (42 8)  (204 328)  (204 328)  LC_4 Logic Functioning bit
 (43 8)  (205 328)  (205 328)  LC_4 Logic Functioning bit
 (44 8)  (206 328)  (206 328)  LC_4 Logic Functioning bit
 (14 9)  (176 329)  (176 329)  routing T_3_20.sp4_v_t_21 <X> T_3_20.lc_trk_g2_0
 (16 9)  (178 329)  (178 329)  routing T_3_20.sp4_v_t_21 <X> T_3_20.lc_trk_g2_0
 (17 9)  (179 329)  (179 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (31 9)  (193 329)  (193 329)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (194 329)  (194 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (40 9)  (202 329)  (202 329)  LC_4 Logic Functioning bit
 (41 9)  (203 329)  (203 329)  LC_4 Logic Functioning bit
 (42 9)  (204 329)  (204 329)  LC_4 Logic Functioning bit
 (43 9)  (205 329)  (205 329)  LC_4 Logic Functioning bit
 (21 10)  (183 330)  (183 330)  routing T_3_20.wire_logic_cluster/lc_7/out <X> T_3_20.lc_trk_g2_7
 (22 10)  (184 330)  (184 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (189 330)  (189 330)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 330)  (191 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 330)  (193 330)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 330)  (194 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 330)  (195 330)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 330)  (196 330)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 330)  (197 330)  routing T_3_20.lc_trk_g0_5 <X> T_3_20.input_2_5
 (40 10)  (202 330)  (202 330)  LC_5 Logic Functioning bit
 (41 10)  (203 330)  (203 330)  LC_5 Logic Functioning bit
 (42 10)  (204 330)  (204 330)  LC_5 Logic Functioning bit
 (43 10)  (205 330)  (205 330)  LC_5 Logic Functioning bit
 (44 10)  (206 330)  (206 330)  LC_5 Logic Functioning bit
 (15 11)  (177 331)  (177 331)  routing T_3_20.tnr_op_4 <X> T_3_20.lc_trk_g2_4
 (17 11)  (179 331)  (179 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (30 11)  (192 331)  (192 331)  routing T_3_20.lc_trk_g1_3 <X> T_3_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (194 331)  (194 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (202 331)  (202 331)  LC_5 Logic Functioning bit
 (41 11)  (203 331)  (203 331)  LC_5 Logic Functioning bit
 (42 11)  (204 331)  (204 331)  LC_5 Logic Functioning bit
 (43 11)  (205 331)  (205 331)  LC_5 Logic Functioning bit
 (17 12)  (179 332)  (179 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (184 332)  (184 332)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (186 332)  (186 332)  routing T_3_20.tnl_op_3 <X> T_3_20.lc_trk_g3_3
 (25 12)  (187 332)  (187 332)  routing T_3_20.sp4_v_t_23 <X> T_3_20.lc_trk_g3_2
 (28 12)  (190 332)  (190 332)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 332)  (191 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 332)  (194 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 332)  (195 332)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 332)  (196 332)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (197 332)  (197 332)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.input_2_6
 (40 12)  (202 332)  (202 332)  LC_6 Logic Functioning bit
 (41 12)  (203 332)  (203 332)  LC_6 Logic Functioning bit
 (42 12)  (204 332)  (204 332)  LC_6 Logic Functioning bit
 (43 12)  (205 332)  (205 332)  LC_6 Logic Functioning bit
 (44 12)  (206 332)  (206 332)  LC_6 Logic Functioning bit
 (14 13)  (176 333)  (176 333)  routing T_3_20.tnl_op_0 <X> T_3_20.lc_trk_g3_0
 (15 13)  (177 333)  (177 333)  routing T_3_20.tnl_op_0 <X> T_3_20.lc_trk_g3_0
 (17 13)  (179 333)  (179 333)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (180 333)  (180 333)  routing T_3_20.sp4_r_v_b_41 <X> T_3_20.lc_trk_g3_1
 (21 13)  (183 333)  (183 333)  routing T_3_20.tnl_op_3 <X> T_3_20.lc_trk_g3_3
 (22 13)  (184 333)  (184 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (185 333)  (185 333)  routing T_3_20.sp4_v_t_23 <X> T_3_20.lc_trk_g3_2
 (25 13)  (187 333)  (187 333)  routing T_3_20.sp4_v_t_23 <X> T_3_20.lc_trk_g3_2
 (30 13)  (192 333)  (192 333)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (193 333)  (193 333)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (194 333)  (194 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (197 333)  (197 333)  routing T_3_20.lc_trk_g0_6 <X> T_3_20.input_2_6
 (40 13)  (202 333)  (202 333)  LC_6 Logic Functioning bit
 (41 13)  (203 333)  (203 333)  LC_6 Logic Functioning bit
 (42 13)  (204 333)  (204 333)  LC_6 Logic Functioning bit
 (43 13)  (205 333)  (205 333)  LC_6 Logic Functioning bit
 (17 14)  (179 334)  (179 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (183 334)  (183 334)  routing T_3_20.rgt_op_7 <X> T_3_20.lc_trk_g3_7
 (22 14)  (184 334)  (184 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (186 334)  (186 334)  routing T_3_20.rgt_op_7 <X> T_3_20.lc_trk_g3_7
 (25 14)  (187 334)  (187 334)  routing T_3_20.sp4_v_b_38 <X> T_3_20.lc_trk_g3_6
 (27 14)  (189 334)  (189 334)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (190 334)  (190 334)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 334)  (191 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 334)  (192 334)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (194 334)  (194 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 334)  (195 334)  routing T_3_20.lc_trk_g2_0 <X> T_3_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (197 334)  (197 334)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.input_2_7
 (40 14)  (202 334)  (202 334)  LC_7 Logic Functioning bit
 (41 14)  (203 334)  (203 334)  LC_7 Logic Functioning bit
 (42 14)  (204 334)  (204 334)  LC_7 Logic Functioning bit
 (43 14)  (205 334)  (205 334)  LC_7 Logic Functioning bit
 (44 14)  (206 334)  (206 334)  LC_7 Logic Functioning bit
 (14 15)  (176 335)  (176 335)  routing T_3_20.tnl_op_4 <X> T_3_20.lc_trk_g3_4
 (15 15)  (177 335)  (177 335)  routing T_3_20.tnl_op_4 <X> T_3_20.lc_trk_g3_4
 (17 15)  (179 335)  (179 335)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (180 335)  (180 335)  routing T_3_20.sp4_r_v_b_45 <X> T_3_20.lc_trk_g3_5
 (22 15)  (184 335)  (184 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (185 335)  (185 335)  routing T_3_20.sp4_v_b_38 <X> T_3_20.lc_trk_g3_6
 (25 15)  (187 335)  (187 335)  routing T_3_20.sp4_v_b_38 <X> T_3_20.lc_trk_g3_6
 (30 15)  (192 335)  (192 335)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (194 335)  (194 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (195 335)  (195 335)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.input_2_7
 (35 15)  (197 335)  (197 335)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.input_2_7
 (40 15)  (202 335)  (202 335)  LC_7 Logic Functioning bit
 (41 15)  (203 335)  (203 335)  LC_7 Logic Functioning bit
 (42 15)  (204 335)  (204 335)  LC_7 Logic Functioning bit
 (43 15)  (205 335)  (205 335)  LC_7 Logic Functioning bit


LogicTile_4_20

 (26 0)  (242 320)  (242 320)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (243 320)  (243 320)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 320)  (244 320)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 320)  (245 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 320)  (246 320)  routing T_4_20.lc_trk_g3_4 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (248 320)  (248 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 320)  (249 320)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (250 320)  (250 320)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 320)  (252 320)  LC_0 Logic Functioning bit
 (38 0)  (254 320)  (254 320)  LC_0 Logic Functioning bit
 (45 0)  (261 320)  (261 320)  LC_0 Logic Functioning bit
 (48 0)  (264 320)  (264 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (28 1)  (244 321)  (244 321)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 321)  (245 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (45 1)  (261 321)  (261 321)  LC_0 Logic Functioning bit
 (0 2)  (216 322)  (216 322)  routing T_4_20.glb_netwk_7 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (1 2)  (217 322)  (217 322)  routing T_4_20.glb_netwk_7 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (2 2)  (218 322)  (218 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (216 323)  (216 323)  routing T_4_20.glb_netwk_7 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (0 4)  (216 324)  (216 324)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_7/cen
 (1 4)  (217 324)  (217 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (238 324)  (238 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (239 324)  (239 324)  routing T_4_20.sp4_h_r_3 <X> T_4_20.lc_trk_g1_3
 (24 4)  (240 324)  (240 324)  routing T_4_20.sp4_h_r_3 <X> T_4_20.lc_trk_g1_3
 (26 4)  (242 324)  (242 324)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (244 324)  (244 324)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 324)  (245 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 324)  (246 324)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 324)  (248 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 324)  (249 324)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 324)  (250 324)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 324)  (252 324)  LC_2 Logic Functioning bit
 (38 4)  (254 324)  (254 324)  LC_2 Logic Functioning bit
 (45 4)  (261 324)  (261 324)  LC_2 Logic Functioning bit
 (48 4)  (264 324)  (264 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (216 325)  (216 325)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_7/cen
 (1 5)  (217 325)  (217 325)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_7/cen
 (21 5)  (237 325)  (237 325)  routing T_4_20.sp4_h_r_3 <X> T_4_20.lc_trk_g1_3
 (28 5)  (244 325)  (244 325)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 325)  (245 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 325)  (246 325)  routing T_4_20.lc_trk_g2_7 <X> T_4_20.wire_logic_cluster/lc_2/in_1
 (45 5)  (261 325)  (261 325)  LC_2 Logic Functioning bit
 (28 6)  (244 326)  (244 326)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 326)  (245 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 326)  (246 326)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 326)  (248 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 326)  (249 326)  routing T_4_20.lc_trk_g2_0 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 326)  (252 326)  LC_3 Logic Functioning bit
 (38 6)  (254 326)  (254 326)  LC_3 Logic Functioning bit
 (45 6)  (261 326)  (261 326)  LC_3 Logic Functioning bit
 (46 6)  (262 326)  (262 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (243 327)  (243 327)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (244 327)  (244 327)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 327)  (245 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (45 7)  (261 327)  (261 327)  LC_3 Logic Functioning bit
 (14 8)  (230 328)  (230 328)  routing T_4_20.sp4_h_l_21 <X> T_4_20.lc_trk_g2_0
 (15 9)  (231 329)  (231 329)  routing T_4_20.sp4_h_l_21 <X> T_4_20.lc_trk_g2_0
 (16 9)  (232 329)  (232 329)  routing T_4_20.sp4_h_l_21 <X> T_4_20.lc_trk_g2_0
 (17 9)  (233 329)  (233 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 10)  (237 330)  (237 330)  routing T_4_20.sp4_v_t_18 <X> T_4_20.lc_trk_g2_7
 (22 10)  (238 330)  (238 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (239 330)  (239 330)  routing T_4_20.sp4_v_t_18 <X> T_4_20.lc_trk_g2_7
 (28 10)  (244 330)  (244 330)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 330)  (245 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 330)  (246 330)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 330)  (248 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (250 330)  (250 330)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (252 330)  (252 330)  LC_5 Logic Functioning bit
 (38 10)  (254 330)  (254 330)  LC_5 Logic Functioning bit
 (45 10)  (261 330)  (261 330)  LC_5 Logic Functioning bit
 (46 10)  (262 330)  (262 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (231 331)  (231 331)  routing T_4_20.tnr_op_4 <X> T_4_20.lc_trk_g2_4
 (17 11)  (233 331)  (233 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (238 331)  (238 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (241 331)  (241 331)  routing T_4_20.sp4_r_v_b_38 <X> T_4_20.lc_trk_g2_6
 (27 11)  (243 331)  (243 331)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 331)  (244 331)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 331)  (245 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (247 331)  (247 331)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (45 11)  (261 331)  (261 331)  LC_5 Logic Functioning bit
 (21 12)  (237 332)  (237 332)  routing T_4_20.sp4_h_r_43 <X> T_4_20.lc_trk_g3_3
 (22 12)  (238 332)  (238 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (239 332)  (239 332)  routing T_4_20.sp4_h_r_43 <X> T_4_20.lc_trk_g3_3
 (24 12)  (240 332)  (240 332)  routing T_4_20.sp4_h_r_43 <X> T_4_20.lc_trk_g3_3
 (26 12)  (242 332)  (242 332)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_6/in_0
 (32 12)  (248 332)  (248 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 332)  (249 332)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 332)  (250 332)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (251 332)  (251 332)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.input_2_6
 (36 12)  (252 332)  (252 332)  LC_6 Logic Functioning bit
 (45 12)  (261 332)  (261 332)  LC_6 Logic Functioning bit
 (15 13)  (231 333)  (231 333)  routing T_4_20.tnr_op_0 <X> T_4_20.lc_trk_g3_0
 (17 13)  (233 333)  (233 333)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (237 333)  (237 333)  routing T_4_20.sp4_h_r_43 <X> T_4_20.lc_trk_g3_3
 (26 13)  (242 333)  (242 333)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 333)  (244 333)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 333)  (245 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (248 333)  (248 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (249 333)  (249 333)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.input_2_6
 (37 13)  (253 333)  (253 333)  LC_6 Logic Functioning bit
 (45 13)  (261 333)  (261 333)  LC_6 Logic Functioning bit
 (46 13)  (262 333)  (262 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (217 334)  (217 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (230 334)  (230 334)  routing T_4_20.sp4_v_t_17 <X> T_4_20.lc_trk_g3_4
 (22 14)  (238 334)  (238 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (239 334)  (239 334)  routing T_4_20.sp4_v_b_47 <X> T_4_20.lc_trk_g3_7
 (24 14)  (240 334)  (240 334)  routing T_4_20.sp4_v_b_47 <X> T_4_20.lc_trk_g3_7
 (28 14)  (244 334)  (244 334)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 334)  (245 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 334)  (246 334)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (247 334)  (247 334)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (248 334)  (248 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (249 334)  (249 334)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (250 334)  (250 334)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (252 334)  (252 334)  LC_7 Logic Functioning bit
 (38 14)  (254 334)  (254 334)  LC_7 Logic Functioning bit
 (45 14)  (261 334)  (261 334)  LC_7 Logic Functioning bit
 (16 15)  (232 335)  (232 335)  routing T_4_20.sp4_v_t_17 <X> T_4_20.lc_trk_g3_4
 (17 15)  (233 335)  (233 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (243 335)  (243 335)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 335)  (244 335)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 335)  (245 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (247 335)  (247 335)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (45 15)  (261 335)  (261 335)  LC_7 Logic Functioning bit


LogicTile_5_20

 (27 0)  (297 320)  (297 320)  routing T_5_20.lc_trk_g1_4 <X> T_5_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 320)  (299 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (300 320)  (300 320)  routing T_5_20.lc_trk_g1_4 <X> T_5_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (301 320)  (301 320)  routing T_5_20.lc_trk_g0_5 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 320)  (302 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (306 320)  (306 320)  LC_0 Logic Functioning bit
 (38 0)  (308 320)  (308 320)  LC_0 Logic Functioning bit
 (45 0)  (315 320)  (315 320)  LC_0 Logic Functioning bit
 (14 1)  (284 321)  (284 321)  routing T_5_20.top_op_0 <X> T_5_20.lc_trk_g0_0
 (15 1)  (285 321)  (285 321)  routing T_5_20.top_op_0 <X> T_5_20.lc_trk_g0_0
 (17 1)  (287 321)  (287 321)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (292 321)  (292 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (299 321)  (299 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (45 1)  (315 321)  (315 321)  LC_0 Logic Functioning bit
 (47 1)  (317 321)  (317 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (270 322)  (270 322)  routing T_5_20.glb_netwk_7 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (1 2)  (271 322)  (271 322)  routing T_5_20.glb_netwk_7 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (272 322)  (272 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (285 322)  (285 322)  routing T_5_20.sp4_h_r_5 <X> T_5_20.lc_trk_g0_5
 (16 2)  (286 322)  (286 322)  routing T_5_20.sp4_h_r_5 <X> T_5_20.lc_trk_g0_5
 (17 2)  (287 322)  (287 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (270 323)  (270 323)  routing T_5_20.glb_netwk_7 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (18 3)  (288 323)  (288 323)  routing T_5_20.sp4_h_r_5 <X> T_5_20.lc_trk_g0_5
 (1 4)  (271 324)  (271 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (282 324)  (282 324)  routing T_5_20.sp4_v_t_40 <X> T_5_20.sp4_h_r_5
 (1 5)  (271 325)  (271 325)  routing T_5_20.lc_trk_g0_2 <X> T_5_20.wire_logic_cluster/lc_7/cen
 (14 7)  (284 327)  (284 327)  routing T_5_20.top_op_4 <X> T_5_20.lc_trk_g1_4
 (15 7)  (285 327)  (285 327)  routing T_5_20.top_op_4 <X> T_5_20.lc_trk_g1_4
 (17 7)  (287 327)  (287 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (4 8)  (274 328)  (274 328)  routing T_5_20.sp4_v_t_47 <X> T_5_20.sp4_v_b_6
 (6 8)  (276 328)  (276 328)  routing T_5_20.sp4_v_t_47 <X> T_5_20.sp4_v_b_6
 (5 10)  (275 330)  (275 330)  routing T_5_20.sp4_v_t_37 <X> T_5_20.sp4_h_l_43
 (26 10)  (296 330)  (296 330)  routing T_5_20.lc_trk_g1_4 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (299 330)  (299 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (301 330)  (301 330)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 330)  (302 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (303 330)  (303 330)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (304 330)  (304 330)  routing T_5_20.lc_trk_g3_5 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (306 330)  (306 330)  LC_5 Logic Functioning bit
 (38 10)  (308 330)  (308 330)  LC_5 Logic Functioning bit
 (45 10)  (315 330)  (315 330)  LC_5 Logic Functioning bit
 (4 11)  (274 331)  (274 331)  routing T_5_20.sp4_v_t_37 <X> T_5_20.sp4_h_l_43
 (6 11)  (276 331)  (276 331)  routing T_5_20.sp4_v_t_37 <X> T_5_20.sp4_h_l_43
 (27 11)  (297 331)  (297 331)  routing T_5_20.lc_trk_g1_4 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 331)  (299 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (45 11)  (315 331)  (315 331)  LC_5 Logic Functioning bit
 (46 11)  (316 331)  (316 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (1 14)  (271 334)  (271 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (15 14)  (285 334)  (285 334)  routing T_5_20.sp4_h_r_45 <X> T_5_20.lc_trk_g3_5
 (16 14)  (286 334)  (286 334)  routing T_5_20.sp4_h_r_45 <X> T_5_20.lc_trk_g3_5
 (17 14)  (287 334)  (287 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (288 334)  (288 334)  routing T_5_20.sp4_h_r_45 <X> T_5_20.lc_trk_g3_5
 (18 15)  (288 335)  (288 335)  routing T_5_20.sp4_h_r_45 <X> T_5_20.lc_trk_g3_5


RAM_Tile_6_20

 (9 9)  (333 329)  (333 329)  routing T_6_20.sp4_v_t_42 <X> T_6_20.sp4_v_b_7
 (12 10)  (336 330)  (336 330)  routing T_6_20.sp4_v_t_39 <X> T_6_20.sp4_h_l_45
 (11 11)  (335 331)  (335 331)  routing T_6_20.sp4_v_t_39 <X> T_6_20.sp4_h_l_45
 (13 11)  (337 331)  (337 331)  routing T_6_20.sp4_v_t_39 <X> T_6_20.sp4_h_l_45


LogicTile_7_20

 (14 0)  (380 320)  (380 320)  routing T_7_20.wire_logic_cluster/lc_0/out <X> T_7_20.lc_trk_g0_0
 (17 0)  (383 320)  (383 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (384 320)  (384 320)  routing T_7_20.wire_logic_cluster/lc_1/out <X> T_7_20.lc_trk_g0_1
 (21 0)  (387 320)  (387 320)  routing T_7_20.wire_logic_cluster/lc_3/out <X> T_7_20.lc_trk_g0_3
 (22 0)  (388 320)  (388 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (391 320)  (391 320)  routing T_7_20.wire_logic_cluster/lc_2/out <X> T_7_20.lc_trk_g0_2
 (28 0)  (394 320)  (394 320)  routing T_7_20.lc_trk_g2_3 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 320)  (395 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 320)  (398 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 320)  (399 320)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (40 0)  (406 320)  (406 320)  LC_0 Logic Functioning bit
 (41 0)  (407 320)  (407 320)  LC_0 Logic Functioning bit
 (42 0)  (408 320)  (408 320)  LC_0 Logic Functioning bit
 (43 0)  (409 320)  (409 320)  LC_0 Logic Functioning bit
 (44 0)  (410 320)  (410 320)  LC_0 Logic Functioning bit
 (13 1)  (379 321)  (379 321)  routing T_7_20.sp4_v_t_44 <X> T_7_20.sp4_h_r_2
 (17 1)  (383 321)  (383 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (388 321)  (388 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (396 321)  (396 321)  routing T_7_20.lc_trk_g2_3 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (398 321)  (398 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (406 321)  (406 321)  LC_0 Logic Functioning bit
 (41 1)  (407 321)  (407 321)  LC_0 Logic Functioning bit
 (42 1)  (408 321)  (408 321)  LC_0 Logic Functioning bit
 (43 1)  (409 321)  (409 321)  LC_0 Logic Functioning bit
 (49 1)  (415 321)  (415 321)  Carry_In_Mux bit 

 (14 2)  (380 322)  (380 322)  routing T_7_20.bnr_op_4 <X> T_7_20.lc_trk_g0_4
 (17 2)  (383 322)  (383 322)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (384 322)  (384 322)  routing T_7_20.bnr_op_5 <X> T_7_20.lc_trk_g0_5
 (22 2)  (388 322)  (388 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (391 322)  (391 322)  routing T_7_20.wire_logic_cluster/lc_6/out <X> T_7_20.lc_trk_g0_6
 (28 2)  (394 322)  (394 322)  routing T_7_20.lc_trk_g2_0 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 322)  (395 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (397 322)  (397 322)  routing T_7_20.lc_trk_g0_4 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 322)  (398 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (406 322)  (406 322)  LC_1 Logic Functioning bit
 (41 2)  (407 322)  (407 322)  LC_1 Logic Functioning bit
 (42 2)  (408 322)  (408 322)  LC_1 Logic Functioning bit
 (43 2)  (409 322)  (409 322)  LC_1 Logic Functioning bit
 (44 2)  (410 322)  (410 322)  LC_1 Logic Functioning bit
 (14 3)  (380 323)  (380 323)  routing T_7_20.bnr_op_4 <X> T_7_20.lc_trk_g0_4
 (17 3)  (383 323)  (383 323)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (384 323)  (384 323)  routing T_7_20.bnr_op_5 <X> T_7_20.lc_trk_g0_5
 (21 3)  (387 323)  (387 323)  routing T_7_20.sp4_r_v_b_31 <X> T_7_20.lc_trk_g0_7
 (22 3)  (388 323)  (388 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (32 3)  (398 323)  (398 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (40 3)  (406 323)  (406 323)  LC_1 Logic Functioning bit
 (41 3)  (407 323)  (407 323)  LC_1 Logic Functioning bit
 (42 3)  (408 323)  (408 323)  LC_1 Logic Functioning bit
 (43 3)  (409 323)  (409 323)  LC_1 Logic Functioning bit
 (12 4)  (378 324)  (378 324)  routing T_7_20.sp4_v_t_40 <X> T_7_20.sp4_h_r_5
 (14 4)  (380 324)  (380 324)  routing T_7_20.bnr_op_0 <X> T_7_20.lc_trk_g1_0
 (17 4)  (383 324)  (383 324)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (384 324)  (384 324)  routing T_7_20.bnr_op_1 <X> T_7_20.lc_trk_g1_1
 (21 4)  (387 324)  (387 324)  routing T_7_20.sp4_h_r_11 <X> T_7_20.lc_trk_g1_3
 (22 4)  (388 324)  (388 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (389 324)  (389 324)  routing T_7_20.sp4_h_r_11 <X> T_7_20.lc_trk_g1_3
 (24 4)  (390 324)  (390 324)  routing T_7_20.sp4_h_r_11 <X> T_7_20.lc_trk_g1_3
 (25 4)  (391 324)  (391 324)  routing T_7_20.bnr_op_2 <X> T_7_20.lc_trk_g1_2
 (29 4)  (395 324)  (395 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 324)  (396 324)  routing T_7_20.lc_trk_g0_7 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (397 324)  (397 324)  routing T_7_20.lc_trk_g0_5 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 324)  (398 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (406 324)  (406 324)  LC_2 Logic Functioning bit
 (41 4)  (407 324)  (407 324)  LC_2 Logic Functioning bit
 (42 4)  (408 324)  (408 324)  LC_2 Logic Functioning bit
 (43 4)  (409 324)  (409 324)  LC_2 Logic Functioning bit
 (44 4)  (410 324)  (410 324)  LC_2 Logic Functioning bit
 (14 5)  (380 325)  (380 325)  routing T_7_20.bnr_op_0 <X> T_7_20.lc_trk_g1_0
 (17 5)  (383 325)  (383 325)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (384 325)  (384 325)  routing T_7_20.bnr_op_1 <X> T_7_20.lc_trk_g1_1
 (22 5)  (388 325)  (388 325)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (391 325)  (391 325)  routing T_7_20.bnr_op_2 <X> T_7_20.lc_trk_g1_2
 (30 5)  (396 325)  (396 325)  routing T_7_20.lc_trk_g0_7 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (398 325)  (398 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (401 325)  (401 325)  routing T_7_20.lc_trk_g0_2 <X> T_7_20.input_2_2
 (40 5)  (406 325)  (406 325)  LC_2 Logic Functioning bit
 (41 5)  (407 325)  (407 325)  LC_2 Logic Functioning bit
 (42 5)  (408 325)  (408 325)  LC_2 Logic Functioning bit
 (43 5)  (409 325)  (409 325)  LC_2 Logic Functioning bit
 (21 6)  (387 326)  (387 326)  routing T_7_20.bnr_op_7 <X> T_7_20.lc_trk_g1_7
 (22 6)  (388 326)  (388 326)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (391 326)  (391 326)  routing T_7_20.bnr_op_6 <X> T_7_20.lc_trk_g1_6
 (27 6)  (393 326)  (393 326)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (394 326)  (394 326)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 326)  (395 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 326)  (398 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (400 326)  (400 326)  routing T_7_20.lc_trk_g1_1 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (406 326)  (406 326)  LC_3 Logic Functioning bit
 (41 6)  (407 326)  (407 326)  LC_3 Logic Functioning bit
 (42 6)  (408 326)  (408 326)  LC_3 Logic Functioning bit
 (43 6)  (409 326)  (409 326)  LC_3 Logic Functioning bit
 (44 6)  (410 326)  (410 326)  LC_3 Logic Functioning bit
 (21 7)  (387 327)  (387 327)  routing T_7_20.bnr_op_7 <X> T_7_20.lc_trk_g1_7
 (22 7)  (388 327)  (388 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (391 327)  (391 327)  routing T_7_20.bnr_op_6 <X> T_7_20.lc_trk_g1_6
 (32 7)  (398 327)  (398 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (401 327)  (401 327)  routing T_7_20.lc_trk_g0_3 <X> T_7_20.input_2_3
 (40 7)  (406 327)  (406 327)  LC_3 Logic Functioning bit
 (41 7)  (407 327)  (407 327)  LC_3 Logic Functioning bit
 (42 7)  (408 327)  (408 327)  LC_3 Logic Functioning bit
 (43 7)  (409 327)  (409 327)  LC_3 Logic Functioning bit
 (15 8)  (381 328)  (381 328)  routing T_7_20.rgt_op_1 <X> T_7_20.lc_trk_g2_1
 (17 8)  (383 328)  (383 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (384 328)  (384 328)  routing T_7_20.rgt_op_1 <X> T_7_20.lc_trk_g2_1
 (22 8)  (388 328)  (388 328)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (390 328)  (390 328)  routing T_7_20.tnr_op_3 <X> T_7_20.lc_trk_g2_3
 (25 8)  (391 328)  (391 328)  routing T_7_20.sp4_h_r_34 <X> T_7_20.lc_trk_g2_2
 (27 8)  (393 328)  (393 328)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (394 328)  (394 328)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 328)  (395 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 328)  (396 328)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (397 328)  (397 328)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 328)  (398 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (400 328)  (400 328)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (401 328)  (401 328)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.input_2_4
 (40 8)  (406 328)  (406 328)  LC_4 Logic Functioning bit
 (41 8)  (407 328)  (407 328)  LC_4 Logic Functioning bit
 (42 8)  (408 328)  (408 328)  LC_4 Logic Functioning bit
 (43 8)  (409 328)  (409 328)  LC_4 Logic Functioning bit
 (44 8)  (410 328)  (410 328)  LC_4 Logic Functioning bit
 (15 9)  (381 329)  (381 329)  routing T_7_20.tnr_op_0 <X> T_7_20.lc_trk_g2_0
 (17 9)  (383 329)  (383 329)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (388 329)  (388 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (389 329)  (389 329)  routing T_7_20.sp4_h_r_34 <X> T_7_20.lc_trk_g2_2
 (24 9)  (390 329)  (390 329)  routing T_7_20.sp4_h_r_34 <X> T_7_20.lc_trk_g2_2
 (30 9)  (396 329)  (396 329)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (397 329)  (397 329)  routing T_7_20.lc_trk_g1_6 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (398 329)  (398 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (399 329)  (399 329)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.input_2_4
 (40 9)  (406 329)  (406 329)  LC_4 Logic Functioning bit
 (41 9)  (407 329)  (407 329)  LC_4 Logic Functioning bit
 (42 9)  (408 329)  (408 329)  LC_4 Logic Functioning bit
 (43 9)  (409 329)  (409 329)  LC_4 Logic Functioning bit
 (14 10)  (380 330)  (380 330)  routing T_7_20.wire_logic_cluster/lc_4/out <X> T_7_20.lc_trk_g2_4
 (17 10)  (383 330)  (383 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (384 330)  (384 330)  routing T_7_20.wire_logic_cluster/lc_5/out <X> T_7_20.lc_trk_g2_5
 (21 10)  (387 330)  (387 330)  routing T_7_20.wire_logic_cluster/lc_7/out <X> T_7_20.lc_trk_g2_7
 (22 10)  (388 330)  (388 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (394 330)  (394 330)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 330)  (395 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (397 330)  (397 330)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 330)  (398 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (400 330)  (400 330)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (401 330)  (401 330)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.input_2_5
 (40 10)  (406 330)  (406 330)  LC_5 Logic Functioning bit
 (41 10)  (407 330)  (407 330)  LC_5 Logic Functioning bit
 (42 10)  (408 330)  (408 330)  LC_5 Logic Functioning bit
 (43 10)  (409 330)  (409 330)  LC_5 Logic Functioning bit
 (44 10)  (410 330)  (410 330)  LC_5 Logic Functioning bit
 (17 11)  (383 331)  (383 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (30 11)  (396 331)  (396 331)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (397 331)  (397 331)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (398 331)  (398 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (399 331)  (399 331)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.input_2_5
 (40 11)  (406 331)  (406 331)  LC_5 Logic Functioning bit
 (41 11)  (407 331)  (407 331)  LC_5 Logic Functioning bit
 (42 11)  (408 331)  (408 331)  LC_5 Logic Functioning bit
 (43 11)  (409 331)  (409 331)  LC_5 Logic Functioning bit
 (12 12)  (378 332)  (378 332)  routing T_7_20.sp4_h_l_45 <X> T_7_20.sp4_h_r_11
 (17 12)  (383 332)  (383 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (393 332)  (393 332)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 332)  (394 332)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 332)  (395 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 332)  (396 332)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (398 332)  (398 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (400 332)  (400 332)  routing T_7_20.lc_trk_g1_0 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (401 332)  (401 332)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.input_2_6
 (40 12)  (406 332)  (406 332)  LC_6 Logic Functioning bit
 (41 12)  (407 332)  (407 332)  LC_6 Logic Functioning bit
 (42 12)  (408 332)  (408 332)  LC_6 Logic Functioning bit
 (43 12)  (409 332)  (409 332)  LC_6 Logic Functioning bit
 (44 12)  (410 332)  (410 332)  LC_6 Logic Functioning bit
 (13 13)  (379 333)  (379 333)  routing T_7_20.sp4_h_l_45 <X> T_7_20.sp4_h_r_11
 (32 13)  (398 333)  (398 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (401 333)  (401 333)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.input_2_6
 (40 13)  (406 333)  (406 333)  LC_6 Logic Functioning bit
 (41 13)  (407 333)  (407 333)  LC_6 Logic Functioning bit
 (42 13)  (408 333)  (408 333)  LC_6 Logic Functioning bit
 (43 13)  (409 333)  (409 333)  LC_6 Logic Functioning bit
 (14 14)  (380 334)  (380 334)  routing T_7_20.sp4_v_b_36 <X> T_7_20.lc_trk_g3_4
 (27 14)  (393 334)  (393 334)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 334)  (395 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (35 14)  (401 334)  (401 334)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.input_2_7
 (37 14)  (403 334)  (403 334)  LC_7 Logic Functioning bit
 (39 14)  (405 334)  (405 334)  LC_7 Logic Functioning bit
 (40 14)  (406 334)  (406 334)  LC_7 Logic Functioning bit
 (42 14)  (408 334)  (408 334)  LC_7 Logic Functioning bit
 (44 14)  (410 334)  (410 334)  LC_7 Logic Functioning bit
 (14 15)  (380 335)  (380 335)  routing T_7_20.sp4_v_b_36 <X> T_7_20.lc_trk_g3_4
 (16 15)  (382 335)  (382 335)  routing T_7_20.sp4_v_b_36 <X> T_7_20.lc_trk_g3_4
 (17 15)  (383 335)  (383 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (388 335)  (388 335)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (390 335)  (390 335)  routing T_7_20.tnr_op_6 <X> T_7_20.lc_trk_g3_6
 (26 15)  (392 335)  (392 335)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (393 335)  (393 335)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 335)  (395 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 335)  (396 335)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (398 335)  (398 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (399 335)  (399 335)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.input_2_7
 (35 15)  (401 335)  (401 335)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.input_2_7
 (36 15)  (402 335)  (402 335)  LC_7 Logic Functioning bit
 (38 15)  (404 335)  (404 335)  LC_7 Logic Functioning bit
 (41 15)  (407 335)  (407 335)  LC_7 Logic Functioning bit
 (43 15)  (409 335)  (409 335)  LC_7 Logic Functioning bit


LogicTile_8_20

 (17 0)  (437 320)  (437 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (441 320)  (441 320)  routing T_8_20.wire_logic_cluster/lc_3/out <X> T_8_20.lc_trk_g0_3
 (22 0)  (442 320)  (442 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (448 320)  (448 320)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 320)  (449 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 320)  (450 320)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (452 320)  (452 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (454 320)  (454 320)  routing T_8_20.lc_trk_g1_2 <X> T_8_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (455 320)  (455 320)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.input_2_0
 (36 0)  (456 320)  (456 320)  LC_0 Logic Functioning bit
 (38 0)  (458 320)  (458 320)  LC_0 Logic Functioning bit
 (39 0)  (459 320)  (459 320)  LC_0 Logic Functioning bit
 (45 0)  (465 320)  (465 320)  LC_0 Logic Functioning bit
 (22 1)  (442 321)  (442 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (445 321)  (445 321)  routing T_8_20.sp4_r_v_b_33 <X> T_8_20.lc_trk_g0_2
 (26 1)  (446 321)  (446 321)  routing T_8_20.lc_trk_g0_2 <X> T_8_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 321)  (449 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (450 321)  (450 321)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (451 321)  (451 321)  routing T_8_20.lc_trk_g1_2 <X> T_8_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 321)  (452 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (454 321)  (454 321)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.input_2_0
 (35 1)  (455 321)  (455 321)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.input_2_0
 (36 1)  (456 321)  (456 321)  LC_0 Logic Functioning bit
 (37 1)  (457 321)  (457 321)  LC_0 Logic Functioning bit
 (39 1)  (459 321)  (459 321)  LC_0 Logic Functioning bit
 (45 1)  (465 321)  (465 321)  LC_0 Logic Functioning bit
 (0 2)  (420 322)  (420 322)  routing T_8_20.glb_netwk_7 <X> T_8_20.wire_logic_cluster/lc_7/clk
 (1 2)  (421 322)  (421 322)  routing T_8_20.glb_netwk_7 <X> T_8_20.wire_logic_cluster/lc_7/clk
 (2 2)  (422 322)  (422 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (445 322)  (445 322)  routing T_8_20.wire_logic_cluster/lc_6/out <X> T_8_20.lc_trk_g0_6
 (26 2)  (446 322)  (446 322)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (447 322)  (447 322)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 322)  (449 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 322)  (450 322)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (452 322)  (452 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (456 322)  (456 322)  LC_1 Logic Functioning bit
 (37 2)  (457 322)  (457 322)  LC_1 Logic Functioning bit
 (42 2)  (462 322)  (462 322)  LC_1 Logic Functioning bit
 (43 2)  (463 322)  (463 322)  LC_1 Logic Functioning bit
 (45 2)  (465 322)  (465 322)  LC_1 Logic Functioning bit
 (0 3)  (420 323)  (420 323)  routing T_8_20.glb_netwk_7 <X> T_8_20.wire_logic_cluster/lc_7/clk
 (22 3)  (442 323)  (442 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (446 323)  (446 323)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (448 323)  (448 323)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 323)  (449 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (450 323)  (450 323)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (451 323)  (451 323)  routing T_8_20.lc_trk_g0_2 <X> T_8_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (452 323)  (452 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (453 323)  (453 323)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.input_2_1
 (35 3)  (455 323)  (455 323)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.input_2_1
 (36 3)  (456 323)  (456 323)  LC_1 Logic Functioning bit
 (37 3)  (457 323)  (457 323)  LC_1 Logic Functioning bit
 (45 3)  (465 323)  (465 323)  LC_1 Logic Functioning bit
 (48 3)  (468 323)  (468 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (434 324)  (434 324)  routing T_8_20.bnr_op_0 <X> T_8_20.lc_trk_g1_0
 (17 4)  (437 324)  (437 324)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (438 324)  (438 324)  routing T_8_20.bnr_op_1 <X> T_8_20.lc_trk_g1_1
 (25 4)  (445 324)  (445 324)  routing T_8_20.bnr_op_2 <X> T_8_20.lc_trk_g1_2
 (8 5)  (428 325)  (428 325)  routing T_8_20.sp4_v_t_36 <X> T_8_20.sp4_v_b_4
 (10 5)  (430 325)  (430 325)  routing T_8_20.sp4_v_t_36 <X> T_8_20.sp4_v_b_4
 (14 5)  (434 325)  (434 325)  routing T_8_20.bnr_op_0 <X> T_8_20.lc_trk_g1_0
 (17 5)  (437 325)  (437 325)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (438 325)  (438 325)  routing T_8_20.bnr_op_1 <X> T_8_20.lc_trk_g1_1
 (22 5)  (442 325)  (442 325)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (445 325)  (445 325)  routing T_8_20.bnr_op_2 <X> T_8_20.lc_trk_g1_2
 (5 6)  (425 326)  (425 326)  routing T_8_20.sp4_v_t_38 <X> T_8_20.sp4_h_l_38
 (22 6)  (442 326)  (442 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (28 6)  (448 326)  (448 326)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 326)  (449 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 326)  (450 326)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (451 326)  (451 326)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 326)  (452 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 326)  (453 326)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (455 326)  (455 326)  routing T_8_20.lc_trk_g2_5 <X> T_8_20.input_2_3
 (36 6)  (456 326)  (456 326)  LC_3 Logic Functioning bit
 (38 6)  (458 326)  (458 326)  LC_3 Logic Functioning bit
 (41 6)  (461 326)  (461 326)  LC_3 Logic Functioning bit
 (43 6)  (463 326)  (463 326)  LC_3 Logic Functioning bit
 (45 6)  (465 326)  (465 326)  LC_3 Logic Functioning bit
 (52 6)  (472 326)  (472 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (6 7)  (426 327)  (426 327)  routing T_8_20.sp4_v_t_38 <X> T_8_20.sp4_h_l_38
 (21 7)  (441 327)  (441 327)  routing T_8_20.sp4_r_v_b_31 <X> T_8_20.lc_trk_g1_7
 (26 7)  (446 327)  (446 327)  routing T_8_20.lc_trk_g0_3 <X> T_8_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 327)  (449 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 327)  (450 327)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (452 327)  (452 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (453 327)  (453 327)  routing T_8_20.lc_trk_g2_5 <X> T_8_20.input_2_3
 (37 7)  (457 327)  (457 327)  LC_3 Logic Functioning bit
 (41 7)  (461 327)  (461 327)  LC_3 Logic Functioning bit
 (42 7)  (462 327)  (462 327)  LC_3 Logic Functioning bit
 (45 7)  (465 327)  (465 327)  LC_3 Logic Functioning bit
 (51 7)  (471 327)  (471 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (442 328)  (442 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (445 328)  (445 328)  routing T_8_20.rgt_op_2 <X> T_8_20.lc_trk_g2_2
 (29 8)  (449 328)  (449 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (451 328)  (451 328)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 328)  (452 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 328)  (453 328)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (456 328)  (456 328)  LC_4 Logic Functioning bit
 (42 8)  (462 328)  (462 328)  LC_4 Logic Functioning bit
 (43 8)  (463 328)  (463 328)  LC_4 Logic Functioning bit
 (45 8)  (465 328)  (465 328)  LC_4 Logic Functioning bit
 (22 9)  (442 329)  (442 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (444 329)  (444 329)  routing T_8_20.rgt_op_2 <X> T_8_20.lc_trk_g2_2
 (26 9)  (446 329)  (446 329)  routing T_8_20.lc_trk_g0_2 <X> T_8_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 329)  (449 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (451 329)  (451 329)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (452 329)  (452 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (454 329)  (454 329)  routing T_8_20.lc_trk_g1_1 <X> T_8_20.input_2_4
 (36 9)  (456 329)  (456 329)  LC_4 Logic Functioning bit
 (37 9)  (457 329)  (457 329)  LC_4 Logic Functioning bit
 (42 9)  (462 329)  (462 329)  LC_4 Logic Functioning bit
 (45 9)  (465 329)  (465 329)  LC_4 Logic Functioning bit
 (15 10)  (435 330)  (435 330)  routing T_8_20.rgt_op_5 <X> T_8_20.lc_trk_g2_5
 (17 10)  (437 330)  (437 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (438 330)  (438 330)  routing T_8_20.rgt_op_5 <X> T_8_20.lc_trk_g2_5
 (22 10)  (442 330)  (442 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (446 330)  (446 330)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (447 330)  (447 330)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 330)  (449 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 330)  (450 330)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 330)  (452 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (456 330)  (456 330)  LC_5 Logic Functioning bit
 (37 10)  (457 330)  (457 330)  LC_5 Logic Functioning bit
 (42 10)  (462 330)  (462 330)  LC_5 Logic Functioning bit
 (43 10)  (463 330)  (463 330)  LC_5 Logic Functioning bit
 (45 10)  (465 330)  (465 330)  LC_5 Logic Functioning bit
 (14 11)  (434 331)  (434 331)  routing T_8_20.tnl_op_4 <X> T_8_20.lc_trk_g2_4
 (15 11)  (435 331)  (435 331)  routing T_8_20.tnl_op_4 <X> T_8_20.lc_trk_g2_4
 (17 11)  (437 331)  (437 331)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (441 331)  (441 331)  routing T_8_20.sp4_r_v_b_39 <X> T_8_20.lc_trk_g2_7
 (22 11)  (442 331)  (442 331)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (444 331)  (444 331)  routing T_8_20.tnl_op_6 <X> T_8_20.lc_trk_g2_6
 (25 11)  (445 331)  (445 331)  routing T_8_20.tnl_op_6 <X> T_8_20.lc_trk_g2_6
 (26 11)  (446 331)  (446 331)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (448 331)  (448 331)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 331)  (449 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (450 331)  (450 331)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (451 331)  (451 331)  routing T_8_20.lc_trk_g0_2 <X> T_8_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (452 331)  (452 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (454 331)  (454 331)  routing T_8_20.lc_trk_g1_0 <X> T_8_20.input_2_5
 (36 11)  (456 331)  (456 331)  LC_5 Logic Functioning bit
 (37 11)  (457 331)  (457 331)  LC_5 Logic Functioning bit
 (45 11)  (465 331)  (465 331)  LC_5 Logic Functioning bit
 (4 12)  (424 332)  (424 332)  routing T_8_20.sp4_v_t_44 <X> T_8_20.sp4_v_b_9
 (21 12)  (441 332)  (441 332)  routing T_8_20.sp4_h_r_35 <X> T_8_20.lc_trk_g3_3
 (22 12)  (442 332)  (442 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (443 332)  (443 332)  routing T_8_20.sp4_h_r_35 <X> T_8_20.lc_trk_g3_3
 (24 12)  (444 332)  (444 332)  routing T_8_20.sp4_h_r_35 <X> T_8_20.lc_trk_g3_3
 (26 12)  (446 332)  (446 332)  routing T_8_20.lc_trk_g0_6 <X> T_8_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (447 332)  (447 332)  routing T_8_20.lc_trk_g3_4 <X> T_8_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (448 332)  (448 332)  routing T_8_20.lc_trk_g3_4 <X> T_8_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 332)  (449 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 332)  (450 332)  routing T_8_20.lc_trk_g3_4 <X> T_8_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (451 332)  (451 332)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 332)  (452 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 332)  (453 332)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (454 332)  (454 332)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (456 332)  (456 332)  LC_6 Logic Functioning bit
 (38 12)  (458 332)  (458 332)  LC_6 Logic Functioning bit
 (41 12)  (461 332)  (461 332)  LC_6 Logic Functioning bit
 (43 12)  (463 332)  (463 332)  LC_6 Logic Functioning bit
 (45 12)  (465 332)  (465 332)  LC_6 Logic Functioning bit
 (48 12)  (468 332)  (468 332)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (53 12)  (473 332)  (473 332)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (26 13)  (446 333)  (446 333)  routing T_8_20.lc_trk_g0_6 <X> T_8_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 333)  (449 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (451 333)  (451 333)  routing T_8_20.lc_trk_g3_6 <X> T_8_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (452 333)  (452 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (453 333)  (453 333)  routing T_8_20.lc_trk_g3_3 <X> T_8_20.input_2_6
 (34 13)  (454 333)  (454 333)  routing T_8_20.lc_trk_g3_3 <X> T_8_20.input_2_6
 (35 13)  (455 333)  (455 333)  routing T_8_20.lc_trk_g3_3 <X> T_8_20.input_2_6
 (36 13)  (456 333)  (456 333)  LC_6 Logic Functioning bit
 (38 13)  (458 333)  (458 333)  LC_6 Logic Functioning bit
 (40 13)  (460 333)  (460 333)  LC_6 Logic Functioning bit
 (41 13)  (461 333)  (461 333)  LC_6 Logic Functioning bit
 (43 13)  (463 333)  (463 333)  LC_6 Logic Functioning bit
 (45 13)  (465 333)  (465 333)  LC_6 Logic Functioning bit
 (48 13)  (468 333)  (468 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (421 334)  (421 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (434 334)  (434 334)  routing T_8_20.rgt_op_4 <X> T_8_20.lc_trk_g3_4
 (25 14)  (445 334)  (445 334)  routing T_8_20.rgt_op_6 <X> T_8_20.lc_trk_g3_6
 (26 14)  (446 334)  (446 334)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (449 334)  (449 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (452 334)  (452 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 334)  (453 334)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (456 334)  (456 334)  LC_7 Logic Functioning bit
 (38 14)  (458 334)  (458 334)  LC_7 Logic Functioning bit
 (39 14)  (459 334)  (459 334)  LC_7 Logic Functioning bit
 (45 14)  (465 334)  (465 334)  LC_7 Logic Functioning bit
 (15 15)  (435 335)  (435 335)  routing T_8_20.rgt_op_4 <X> T_8_20.lc_trk_g3_4
 (17 15)  (437 335)  (437 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (442 335)  (442 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (444 335)  (444 335)  routing T_8_20.rgt_op_6 <X> T_8_20.lc_trk_g3_6
 (26 15)  (446 335)  (446 335)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (448 335)  (448 335)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 335)  (449 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (450 335)  (450 335)  routing T_8_20.lc_trk_g0_2 <X> T_8_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (451 335)  (451 335)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (452 335)  (452 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (456 335)  (456 335)  LC_7 Logic Functioning bit
 (37 15)  (457 335)  (457 335)  LC_7 Logic Functioning bit
 (38 15)  (458 335)  (458 335)  LC_7 Logic Functioning bit
 (45 15)  (465 335)  (465 335)  LC_7 Logic Functioning bit
 (48 15)  (468 335)  (468 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_9_20

 (21 2)  (495 322)  (495 322)  routing T_9_20.lft_op_7 <X> T_9_20.lc_trk_g0_7
 (22 2)  (496 322)  (496 322)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (498 322)  (498 322)  routing T_9_20.lft_op_7 <X> T_9_20.lc_trk_g0_7
 (29 4)  (503 324)  (503 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 324)  (504 324)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (505 324)  (505 324)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (506 324)  (506 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (507 324)  (507 324)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (41 4)  (515 324)  (515 324)  LC_2 Logic Functioning bit
 (43 4)  (517 324)  (517 324)  LC_2 Logic Functioning bit
 (26 5)  (500 325)  (500 325)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (502 325)  (502 325)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (503 325)  (503 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (504 325)  (504 325)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (510 325)  (510 325)  LC_2 Logic Functioning bit
 (37 5)  (511 325)  (511 325)  LC_2 Logic Functioning bit
 (38 5)  (512 325)  (512 325)  LC_2 Logic Functioning bit
 (39 5)  (513 325)  (513 325)  LC_2 Logic Functioning bit
 (41 5)  (515 325)  (515 325)  LC_2 Logic Functioning bit
 (43 5)  (517 325)  (517 325)  LC_2 Logic Functioning bit
 (22 7)  (496 327)  (496 327)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (498 327)  (498 327)  routing T_9_20.top_op_6 <X> T_9_20.lc_trk_g1_6
 (25 7)  (499 327)  (499 327)  routing T_9_20.top_op_6 <X> T_9_20.lc_trk_g1_6
 (15 8)  (489 328)  (489 328)  routing T_9_20.rgt_op_1 <X> T_9_20.lc_trk_g2_1
 (17 8)  (491 328)  (491 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (492 328)  (492 328)  routing T_9_20.rgt_op_1 <X> T_9_20.lc_trk_g2_1
 (27 8)  (501 328)  (501 328)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (502 328)  (502 328)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 328)  (503 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (506 328)  (506 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (507 328)  (507 328)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (508 328)  (508 328)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (510 328)  (510 328)  LC_4 Logic Functioning bit
 (38 8)  (512 328)  (512 328)  LC_4 Logic Functioning bit
 (22 9)  (496 329)  (496 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (497 329)  (497 329)  routing T_9_20.sp4_h_l_15 <X> T_9_20.lc_trk_g2_2
 (24 9)  (498 329)  (498 329)  routing T_9_20.sp4_h_l_15 <X> T_9_20.lc_trk_g2_2
 (25 9)  (499 329)  (499 329)  routing T_9_20.sp4_h_l_15 <X> T_9_20.lc_trk_g2_2
 (30 9)  (504 329)  (504 329)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (510 329)  (510 329)  LC_4 Logic Functioning bit
 (38 9)  (512 329)  (512 329)  LC_4 Logic Functioning bit
 (15 10)  (489 330)  (489 330)  routing T_9_20.sp4_h_l_16 <X> T_9_20.lc_trk_g2_5
 (16 10)  (490 330)  (490 330)  routing T_9_20.sp4_h_l_16 <X> T_9_20.lc_trk_g2_5
 (17 10)  (491 330)  (491 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (500 330)  (500 330)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (501 330)  (501 330)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (502 330)  (502 330)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 330)  (503 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 330)  (504 330)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 330)  (506 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (507 330)  (507 330)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (508 330)  (508 330)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (41 10)  (515 330)  (515 330)  LC_5 Logic Functioning bit
 (43 10)  (517 330)  (517 330)  LC_5 Logic Functioning bit
 (18 11)  (492 331)  (492 331)  routing T_9_20.sp4_h_l_16 <X> T_9_20.lc_trk_g2_5
 (27 11)  (501 331)  (501 331)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (502 331)  (502 331)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 331)  (503 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (504 331)  (504 331)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (8 12)  (482 332)  (482 332)  routing T_9_20.sp4_v_b_4 <X> T_9_20.sp4_h_r_10
 (9 12)  (483 332)  (483 332)  routing T_9_20.sp4_v_b_4 <X> T_9_20.sp4_h_r_10
 (10 12)  (484 332)  (484 332)  routing T_9_20.sp4_v_b_4 <X> T_9_20.sp4_h_r_10
 (16 12)  (490 332)  (490 332)  routing T_9_20.sp4_v_b_33 <X> T_9_20.lc_trk_g3_1
 (17 12)  (491 332)  (491 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (492 332)  (492 332)  routing T_9_20.sp4_v_b_33 <X> T_9_20.lc_trk_g3_1
 (25 12)  (499 332)  (499 332)  routing T_9_20.rgt_op_2 <X> T_9_20.lc_trk_g3_2
 (28 12)  (502 332)  (502 332)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 332)  (503 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (505 332)  (505 332)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 332)  (506 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (508 332)  (508 332)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (510 332)  (510 332)  LC_6 Logic Functioning bit
 (38 12)  (512 332)  (512 332)  LC_6 Logic Functioning bit
 (16 13)  (490 333)  (490 333)  routing T_9_20.sp12_v_b_8 <X> T_9_20.lc_trk_g3_0
 (17 13)  (491 333)  (491 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (492 333)  (492 333)  routing T_9_20.sp4_v_b_33 <X> T_9_20.lc_trk_g3_1
 (22 13)  (496 333)  (496 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (498 333)  (498 333)  routing T_9_20.rgt_op_2 <X> T_9_20.lc_trk_g3_2
 (31 13)  (505 333)  (505 333)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (510 333)  (510 333)  LC_6 Logic Functioning bit
 (38 13)  (512 333)  (512 333)  LC_6 Logic Functioning bit
 (21 14)  (495 334)  (495 334)  routing T_9_20.sp4_v_t_26 <X> T_9_20.lc_trk_g3_7
 (22 14)  (496 334)  (496 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (497 334)  (497 334)  routing T_9_20.sp4_v_t_26 <X> T_9_20.lc_trk_g3_7
 (17 15)  (491 335)  (491 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (495 335)  (495 335)  routing T_9_20.sp4_v_t_26 <X> T_9_20.lc_trk_g3_7


LogicTile_10_20

 (17 0)  (545 320)  (545 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (546 320)  (546 320)  routing T_10_20.wire_logic_cluster/lc_1/out <X> T_10_20.lc_trk_g0_1
 (0 2)  (528 322)  (528 322)  routing T_10_20.glb_netwk_7 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 2)  (529 322)  (529 322)  routing T_10_20.glb_netwk_7 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (530 322)  (530 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (549 322)  (549 322)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g0_7
 (22 2)  (550 322)  (550 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (551 322)  (551 322)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g0_7
 (24 2)  (552 322)  (552 322)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g0_7
 (26 2)  (554 322)  (554 322)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (556 322)  (556 322)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 322)  (557 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (559 322)  (559 322)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (560 322)  (560 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (561 322)  (561 322)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (564 322)  (564 322)  LC_1 Logic Functioning bit
 (38 2)  (566 322)  (566 322)  LC_1 Logic Functioning bit
 (41 2)  (569 322)  (569 322)  LC_1 Logic Functioning bit
 (42 2)  (570 322)  (570 322)  LC_1 Logic Functioning bit
 (43 2)  (571 322)  (571 322)  LC_1 Logic Functioning bit
 (45 2)  (573 322)  (573 322)  LC_1 Logic Functioning bit
 (0 3)  (528 323)  (528 323)  routing T_10_20.glb_netwk_7 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (21 3)  (549 323)  (549 323)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g0_7
 (22 3)  (550 323)  (550 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (551 323)  (551 323)  routing T_10_20.sp4_v_b_22 <X> T_10_20.lc_trk_g0_6
 (24 3)  (552 323)  (552 323)  routing T_10_20.sp4_v_b_22 <X> T_10_20.lc_trk_g0_6
 (26 3)  (554 323)  (554 323)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 323)  (557 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (558 323)  (558 323)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (559 323)  (559 323)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (560 323)  (560 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (42 3)  (570 323)  (570 323)  LC_1 Logic Functioning bit
 (43 3)  (571 323)  (571 323)  LC_1 Logic Functioning bit
 (45 3)  (573 323)  (573 323)  LC_1 Logic Functioning bit
 (29 4)  (557 324)  (557 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (558 324)  (558 324)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (560 324)  (560 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (562 324)  (562 324)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (563 324)  (563 324)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.input_2_2
 (36 4)  (564 324)  (564 324)  LC_2 Logic Functioning bit
 (37 4)  (565 324)  (565 324)  LC_2 Logic Functioning bit
 (45 4)  (573 324)  (573 324)  LC_2 Logic Functioning bit
 (22 5)  (550 325)  (550 325)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (552 325)  (552 325)  routing T_10_20.bot_op_2 <X> T_10_20.lc_trk_g1_2
 (26 5)  (554 325)  (554 325)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (556 325)  (556 325)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 325)  (557 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (558 325)  (558 325)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (559 325)  (559 325)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (560 325)  (560 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (563 325)  (563 325)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.input_2_2
 (36 5)  (564 325)  (564 325)  LC_2 Logic Functioning bit
 (37 5)  (565 325)  (565 325)  LC_2 Logic Functioning bit
 (39 5)  (567 325)  (567 325)  LC_2 Logic Functioning bit
 (40 5)  (568 325)  (568 325)  LC_2 Logic Functioning bit
 (45 5)  (573 325)  (573 325)  LC_2 Logic Functioning bit
 (25 8)  (553 328)  (553 328)  routing T_10_20.wire_logic_cluster/lc_2/out <X> T_10_20.lc_trk_g2_2
 (22 9)  (550 329)  (550 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 11)  (550 331)  (550 331)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (552 331)  (552 331)  routing T_10_20.tnl_op_6 <X> T_10_20.lc_trk_g2_6
 (25 11)  (553 331)  (553 331)  routing T_10_20.tnl_op_6 <X> T_10_20.lc_trk_g2_6
 (1 14)  (529 334)  (529 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (13 15)  (541 335)  (541 335)  routing T_10_20.sp4_v_b_6 <X> T_10_20.sp4_h_l_46


IpCon_Tile_25_20

 (36 0)  (1366 320)  (1366 320)  LC_0 Logic Functioning bit
 (37 0)  (1367 320)  (1367 320)  LC_0 Logic Functioning bit
 (42 0)  (1372 320)  (1372 320)  LC_0 Logic Functioning bit
 (43 0)  (1373 320)  (1373 320)  LC_0 Logic Functioning bit
 (50 0)  (1380 320)  (1380 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 321)  (1366 321)  LC_0 Logic Functioning bit
 (37 1)  (1367 321)  (1367 321)  LC_0 Logic Functioning bit
 (42 1)  (1372 321)  (1372 321)  LC_0 Logic Functioning bit
 (43 1)  (1373 321)  (1373 321)  LC_0 Logic Functioning bit
 (36 2)  (1366 322)  (1366 322)  LC_1 Logic Functioning bit
 (37 2)  (1367 322)  (1367 322)  LC_1 Logic Functioning bit
 (42 2)  (1372 322)  (1372 322)  LC_1 Logic Functioning bit
 (43 2)  (1373 322)  (1373 322)  LC_1 Logic Functioning bit
 (50 2)  (1380 322)  (1380 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 323)  (1366 323)  LC_1 Logic Functioning bit
 (37 3)  (1367 323)  (1367 323)  LC_1 Logic Functioning bit
 (42 3)  (1372 323)  (1372 323)  LC_1 Logic Functioning bit
 (43 3)  (1373 323)  (1373 323)  LC_1 Logic Functioning bit
 (36 4)  (1366 324)  (1366 324)  LC_2 Logic Functioning bit
 (37 4)  (1367 324)  (1367 324)  LC_2 Logic Functioning bit
 (42 4)  (1372 324)  (1372 324)  LC_2 Logic Functioning bit
 (43 4)  (1373 324)  (1373 324)  LC_2 Logic Functioning bit
 (50 4)  (1380 324)  (1380 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 325)  (1366 325)  LC_2 Logic Functioning bit
 (37 5)  (1367 325)  (1367 325)  LC_2 Logic Functioning bit
 (42 5)  (1372 325)  (1372 325)  LC_2 Logic Functioning bit
 (43 5)  (1373 325)  (1373 325)  LC_2 Logic Functioning bit
 (36 6)  (1366 326)  (1366 326)  LC_3 Logic Functioning bit
 (37 6)  (1367 326)  (1367 326)  LC_3 Logic Functioning bit
 (42 6)  (1372 326)  (1372 326)  LC_3 Logic Functioning bit
 (43 6)  (1373 326)  (1373 326)  LC_3 Logic Functioning bit
 (50 6)  (1380 326)  (1380 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 327)  (1366 327)  LC_3 Logic Functioning bit
 (37 7)  (1367 327)  (1367 327)  LC_3 Logic Functioning bit
 (42 7)  (1372 327)  (1372 327)  LC_3 Logic Functioning bit
 (43 7)  (1373 327)  (1373 327)  LC_3 Logic Functioning bit
 (36 8)  (1366 328)  (1366 328)  LC_4 Logic Functioning bit
 (37 8)  (1367 328)  (1367 328)  LC_4 Logic Functioning bit
 (42 8)  (1372 328)  (1372 328)  LC_4 Logic Functioning bit
 (43 8)  (1373 328)  (1373 328)  LC_4 Logic Functioning bit
 (50 8)  (1380 328)  (1380 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 329)  (1366 329)  LC_4 Logic Functioning bit
 (37 9)  (1367 329)  (1367 329)  LC_4 Logic Functioning bit
 (42 9)  (1372 329)  (1372 329)  LC_4 Logic Functioning bit
 (43 9)  (1373 329)  (1373 329)  LC_4 Logic Functioning bit
 (36 10)  (1366 330)  (1366 330)  LC_5 Logic Functioning bit
 (37 10)  (1367 330)  (1367 330)  LC_5 Logic Functioning bit
 (42 10)  (1372 330)  (1372 330)  LC_5 Logic Functioning bit
 (43 10)  (1373 330)  (1373 330)  LC_5 Logic Functioning bit
 (50 10)  (1380 330)  (1380 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 331)  (1366 331)  LC_5 Logic Functioning bit
 (37 11)  (1367 331)  (1367 331)  LC_5 Logic Functioning bit
 (42 11)  (1372 331)  (1372 331)  LC_5 Logic Functioning bit
 (43 11)  (1373 331)  (1373 331)  LC_5 Logic Functioning bit
 (36 12)  (1366 332)  (1366 332)  LC_6 Logic Functioning bit
 (37 12)  (1367 332)  (1367 332)  LC_6 Logic Functioning bit
 (42 12)  (1372 332)  (1372 332)  LC_6 Logic Functioning bit
 (43 12)  (1373 332)  (1373 332)  LC_6 Logic Functioning bit
 (50 12)  (1380 332)  (1380 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 333)  (1366 333)  LC_6 Logic Functioning bit
 (37 13)  (1367 333)  (1367 333)  LC_6 Logic Functioning bit
 (42 13)  (1372 333)  (1372 333)  LC_6 Logic Functioning bit
 (43 13)  (1373 333)  (1373 333)  LC_6 Logic Functioning bit
 (36 14)  (1366 334)  (1366 334)  LC_7 Logic Functioning bit
 (37 14)  (1367 334)  (1367 334)  LC_7 Logic Functioning bit
 (42 14)  (1372 334)  (1372 334)  LC_7 Logic Functioning bit
 (43 14)  (1373 334)  (1373 334)  LC_7 Logic Functioning bit
 (50 14)  (1380 334)  (1380 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 335)  (1366 335)  LC_7 Logic Functioning bit
 (37 15)  (1367 335)  (1367 335)  LC_7 Logic Functioning bit
 (42 15)  (1372 335)  (1372 335)  LC_7 Logic Functioning bit
 (43 15)  (1373 335)  (1373 335)  LC_7 Logic Functioning bit


IpCon_Tile_0_19

 (36 0)  (36 304)  (36 304)  LC_0 Logic Functioning bit
 (37 0)  (37 304)  (37 304)  LC_0 Logic Functioning bit
 (42 0)  (42 304)  (42 304)  LC_0 Logic Functioning bit
 (43 0)  (43 304)  (43 304)  LC_0 Logic Functioning bit
 (50 0)  (50 304)  (50 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 305)  (36 305)  LC_0 Logic Functioning bit
 (37 1)  (37 305)  (37 305)  LC_0 Logic Functioning bit
 (42 1)  (42 305)  (42 305)  LC_0 Logic Functioning bit
 (43 1)  (43 305)  (43 305)  LC_0 Logic Functioning bit
 (36 2)  (36 306)  (36 306)  LC_1 Logic Functioning bit
 (37 2)  (37 306)  (37 306)  LC_1 Logic Functioning bit
 (42 2)  (42 306)  (42 306)  LC_1 Logic Functioning bit
 (43 2)  (43 306)  (43 306)  LC_1 Logic Functioning bit
 (50 2)  (50 306)  (50 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 307)  (36 307)  LC_1 Logic Functioning bit
 (37 3)  (37 307)  (37 307)  LC_1 Logic Functioning bit
 (42 3)  (42 307)  (42 307)  LC_1 Logic Functioning bit
 (43 3)  (43 307)  (43 307)  LC_1 Logic Functioning bit
 (36 4)  (36 308)  (36 308)  LC_2 Logic Functioning bit
 (37 4)  (37 308)  (37 308)  LC_2 Logic Functioning bit
 (42 4)  (42 308)  (42 308)  LC_2 Logic Functioning bit
 (43 4)  (43 308)  (43 308)  LC_2 Logic Functioning bit
 (50 4)  (50 308)  (50 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 309)  (36 309)  LC_2 Logic Functioning bit
 (37 5)  (37 309)  (37 309)  LC_2 Logic Functioning bit
 (42 5)  (42 309)  (42 309)  LC_2 Logic Functioning bit
 (43 5)  (43 309)  (43 309)  LC_2 Logic Functioning bit
 (36 6)  (36 310)  (36 310)  LC_3 Logic Functioning bit
 (37 6)  (37 310)  (37 310)  LC_3 Logic Functioning bit
 (42 6)  (42 310)  (42 310)  LC_3 Logic Functioning bit
 (43 6)  (43 310)  (43 310)  LC_3 Logic Functioning bit
 (50 6)  (50 310)  (50 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 311)  (36 311)  LC_3 Logic Functioning bit
 (37 7)  (37 311)  (37 311)  LC_3 Logic Functioning bit
 (42 7)  (42 311)  (42 311)  LC_3 Logic Functioning bit
 (43 7)  (43 311)  (43 311)  LC_3 Logic Functioning bit
 (36 8)  (36 312)  (36 312)  LC_4 Logic Functioning bit
 (37 8)  (37 312)  (37 312)  LC_4 Logic Functioning bit
 (42 8)  (42 312)  (42 312)  LC_4 Logic Functioning bit
 (43 8)  (43 312)  (43 312)  LC_4 Logic Functioning bit
 (50 8)  (50 312)  (50 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 313)  (36 313)  LC_4 Logic Functioning bit
 (37 9)  (37 313)  (37 313)  LC_4 Logic Functioning bit
 (42 9)  (42 313)  (42 313)  LC_4 Logic Functioning bit
 (43 9)  (43 313)  (43 313)  LC_4 Logic Functioning bit
 (36 10)  (36 314)  (36 314)  LC_5 Logic Functioning bit
 (37 10)  (37 314)  (37 314)  LC_5 Logic Functioning bit
 (42 10)  (42 314)  (42 314)  LC_5 Logic Functioning bit
 (43 10)  (43 314)  (43 314)  LC_5 Logic Functioning bit
 (50 10)  (50 314)  (50 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 315)  (36 315)  LC_5 Logic Functioning bit
 (37 11)  (37 315)  (37 315)  LC_5 Logic Functioning bit
 (42 11)  (42 315)  (42 315)  LC_5 Logic Functioning bit
 (43 11)  (43 315)  (43 315)  LC_5 Logic Functioning bit
 (36 12)  (36 316)  (36 316)  LC_6 Logic Functioning bit
 (37 12)  (37 316)  (37 316)  LC_6 Logic Functioning bit
 (42 12)  (42 316)  (42 316)  LC_6 Logic Functioning bit
 (43 12)  (43 316)  (43 316)  LC_6 Logic Functioning bit
 (50 12)  (50 316)  (50 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 317)  (36 317)  LC_6 Logic Functioning bit
 (37 13)  (37 317)  (37 317)  LC_6 Logic Functioning bit
 (42 13)  (42 317)  (42 317)  LC_6 Logic Functioning bit
 (43 13)  (43 317)  (43 317)  LC_6 Logic Functioning bit
 (36 14)  (36 318)  (36 318)  LC_7 Logic Functioning bit
 (37 14)  (37 318)  (37 318)  LC_7 Logic Functioning bit
 (42 14)  (42 318)  (42 318)  LC_7 Logic Functioning bit
 (43 14)  (43 318)  (43 318)  LC_7 Logic Functioning bit
 (50 14)  (50 318)  (50 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 319)  (36 319)  LC_7 Logic Functioning bit
 (37 15)  (37 319)  (37 319)  LC_7 Logic Functioning bit
 (42 15)  (42 319)  (42 319)  LC_7 Logic Functioning bit
 (43 15)  (43 319)  (43 319)  LC_7 Logic Functioning bit


LogicTile_1_19

 (21 0)  (75 304)  (75 304)  routing T_1_19.bnr_op_3 <X> T_1_19.lc_trk_g0_3
 (22 0)  (76 304)  (76 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (79 304)  (79 304)  routing T_1_19.bnr_op_2 <X> T_1_19.lc_trk_g0_2
 (27 0)  (81 304)  (81 304)  routing T_1_19.lc_trk_g1_6 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 304)  (83 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 304)  (84 304)  routing T_1_19.lc_trk_g1_6 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (86 304)  (86 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (90 304)  (90 304)  LC_0 Logic Functioning bit
 (37 0)  (91 304)  (91 304)  LC_0 Logic Functioning bit
 (38 0)  (92 304)  (92 304)  LC_0 Logic Functioning bit
 (39 0)  (93 304)  (93 304)  LC_0 Logic Functioning bit
 (44 0)  (98 304)  (98 304)  LC_0 Logic Functioning bit
 (21 1)  (75 305)  (75 305)  routing T_1_19.bnr_op_3 <X> T_1_19.lc_trk_g0_3
 (22 1)  (76 305)  (76 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (79 305)  (79 305)  routing T_1_19.bnr_op_2 <X> T_1_19.lc_trk_g0_2
 (30 1)  (84 305)  (84 305)  routing T_1_19.lc_trk_g1_6 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (40 1)  (94 305)  (94 305)  LC_0 Logic Functioning bit
 (41 1)  (95 305)  (95 305)  LC_0 Logic Functioning bit
 (42 1)  (96 305)  (96 305)  LC_0 Logic Functioning bit
 (43 1)  (97 305)  (97 305)  LC_0 Logic Functioning bit
 (49 1)  (103 305)  (103 305)  Carry_In_Mux bit 

 (14 2)  (68 306)  (68 306)  routing T_1_19.bnr_op_4 <X> T_1_19.lc_trk_g0_4
 (17 2)  (71 306)  (71 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (72 306)  (72 306)  routing T_1_19.bnr_op_5 <X> T_1_19.lc_trk_g0_5
 (29 2)  (83 306)  (83 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 306)  (84 306)  routing T_1_19.lc_trk_g0_4 <X> T_1_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 306)  (86 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 306)  (90 306)  LC_1 Logic Functioning bit
 (37 2)  (91 306)  (91 306)  LC_1 Logic Functioning bit
 (38 2)  (92 306)  (92 306)  LC_1 Logic Functioning bit
 (39 2)  (93 306)  (93 306)  LC_1 Logic Functioning bit
 (44 2)  (98 306)  (98 306)  LC_1 Logic Functioning bit
 (14 3)  (68 307)  (68 307)  routing T_1_19.bnr_op_4 <X> T_1_19.lc_trk_g0_4
 (17 3)  (71 307)  (71 307)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (72 307)  (72 307)  routing T_1_19.bnr_op_5 <X> T_1_19.lc_trk_g0_5
 (40 3)  (94 307)  (94 307)  LC_1 Logic Functioning bit
 (41 3)  (95 307)  (95 307)  LC_1 Logic Functioning bit
 (42 3)  (96 307)  (96 307)  LC_1 Logic Functioning bit
 (43 3)  (97 307)  (97 307)  LC_1 Logic Functioning bit
 (14 4)  (68 308)  (68 308)  routing T_1_19.bnr_op_0 <X> T_1_19.lc_trk_g1_0
 (17 4)  (71 308)  (71 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (72 308)  (72 308)  routing T_1_19.bnr_op_1 <X> T_1_19.lc_trk_g1_1
 (29 4)  (83 308)  (83 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 308)  (84 308)  routing T_1_19.lc_trk_g0_5 <X> T_1_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 308)  (86 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (90 308)  (90 308)  LC_2 Logic Functioning bit
 (37 4)  (91 308)  (91 308)  LC_2 Logic Functioning bit
 (38 4)  (92 308)  (92 308)  LC_2 Logic Functioning bit
 (39 4)  (93 308)  (93 308)  LC_2 Logic Functioning bit
 (44 4)  (98 308)  (98 308)  LC_2 Logic Functioning bit
 (14 5)  (68 309)  (68 309)  routing T_1_19.bnr_op_0 <X> T_1_19.lc_trk_g1_0
 (17 5)  (71 309)  (71 309)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (72 309)  (72 309)  routing T_1_19.bnr_op_1 <X> T_1_19.lc_trk_g1_1
 (40 5)  (94 309)  (94 309)  LC_2 Logic Functioning bit
 (41 5)  (95 309)  (95 309)  LC_2 Logic Functioning bit
 (42 5)  (96 309)  (96 309)  LC_2 Logic Functioning bit
 (43 5)  (97 309)  (97 309)  LC_2 Logic Functioning bit
 (21 6)  (75 310)  (75 310)  routing T_1_19.bnr_op_7 <X> T_1_19.lc_trk_g1_7
 (22 6)  (76 310)  (76 310)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (79 310)  (79 310)  routing T_1_19.bnr_op_6 <X> T_1_19.lc_trk_g1_6
 (27 6)  (81 310)  (81 310)  routing T_1_19.lc_trk_g1_1 <X> T_1_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 310)  (83 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (86 310)  (86 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 310)  (90 310)  LC_3 Logic Functioning bit
 (37 6)  (91 310)  (91 310)  LC_3 Logic Functioning bit
 (38 6)  (92 310)  (92 310)  LC_3 Logic Functioning bit
 (39 6)  (93 310)  (93 310)  LC_3 Logic Functioning bit
 (44 6)  (98 310)  (98 310)  LC_3 Logic Functioning bit
 (21 7)  (75 311)  (75 311)  routing T_1_19.bnr_op_7 <X> T_1_19.lc_trk_g1_7
 (22 7)  (76 311)  (76 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (79 311)  (79 311)  routing T_1_19.bnr_op_6 <X> T_1_19.lc_trk_g1_6
 (40 7)  (94 311)  (94 311)  LC_3 Logic Functioning bit
 (41 7)  (95 311)  (95 311)  LC_3 Logic Functioning bit
 (42 7)  (96 311)  (96 311)  LC_3 Logic Functioning bit
 (43 7)  (97 311)  (97 311)  LC_3 Logic Functioning bit
 (29 8)  (83 312)  (83 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (86 312)  (86 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 312)  (90 312)  LC_4 Logic Functioning bit
 (37 8)  (91 312)  (91 312)  LC_4 Logic Functioning bit
 (38 8)  (92 312)  (92 312)  LC_4 Logic Functioning bit
 (39 8)  (93 312)  (93 312)  LC_4 Logic Functioning bit
 (44 8)  (98 312)  (98 312)  LC_4 Logic Functioning bit
 (30 9)  (84 313)  (84 313)  routing T_1_19.lc_trk_g0_3 <X> T_1_19.wire_logic_cluster/lc_4/in_1
 (40 9)  (94 313)  (94 313)  LC_4 Logic Functioning bit
 (41 9)  (95 313)  (95 313)  LC_4 Logic Functioning bit
 (42 9)  (96 313)  (96 313)  LC_4 Logic Functioning bit
 (43 9)  (97 313)  (97 313)  LC_4 Logic Functioning bit
 (27 10)  (81 314)  (81 314)  routing T_1_19.lc_trk_g1_7 <X> T_1_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 314)  (83 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 314)  (84 314)  routing T_1_19.lc_trk_g1_7 <X> T_1_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 314)  (86 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 314)  (90 314)  LC_5 Logic Functioning bit
 (37 10)  (91 314)  (91 314)  LC_5 Logic Functioning bit
 (38 10)  (92 314)  (92 314)  LC_5 Logic Functioning bit
 (39 10)  (93 314)  (93 314)  LC_5 Logic Functioning bit
 (44 10)  (98 314)  (98 314)  LC_5 Logic Functioning bit
 (30 11)  (84 315)  (84 315)  routing T_1_19.lc_trk_g1_7 <X> T_1_19.wire_logic_cluster/lc_5/in_1
 (40 11)  (94 315)  (94 315)  LC_5 Logic Functioning bit
 (41 11)  (95 315)  (95 315)  LC_5 Logic Functioning bit
 (42 11)  (96 315)  (96 315)  LC_5 Logic Functioning bit
 (43 11)  (97 315)  (97 315)  LC_5 Logic Functioning bit
 (27 12)  (81 316)  (81 316)  routing T_1_19.lc_trk_g1_0 <X> T_1_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 316)  (83 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (86 316)  (86 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 316)  (90 316)  LC_6 Logic Functioning bit
 (37 12)  (91 316)  (91 316)  LC_6 Logic Functioning bit
 (38 12)  (92 316)  (92 316)  LC_6 Logic Functioning bit
 (39 12)  (93 316)  (93 316)  LC_6 Logic Functioning bit
 (44 12)  (98 316)  (98 316)  LC_6 Logic Functioning bit
 (40 13)  (94 317)  (94 317)  LC_6 Logic Functioning bit
 (41 13)  (95 317)  (95 317)  LC_6 Logic Functioning bit
 (42 13)  (96 317)  (96 317)  LC_6 Logic Functioning bit
 (43 13)  (97 317)  (97 317)  LC_6 Logic Functioning bit
 (29 14)  (83 318)  (83 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (86 318)  (86 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 318)  (90 318)  LC_7 Logic Functioning bit
 (37 14)  (91 318)  (91 318)  LC_7 Logic Functioning bit
 (38 14)  (92 318)  (92 318)  LC_7 Logic Functioning bit
 (39 14)  (93 318)  (93 318)  LC_7 Logic Functioning bit
 (44 14)  (98 318)  (98 318)  LC_7 Logic Functioning bit
 (30 15)  (84 319)  (84 319)  routing T_1_19.lc_trk_g0_2 <X> T_1_19.wire_logic_cluster/lc_7/in_1
 (40 15)  (94 319)  (94 319)  LC_7 Logic Functioning bit
 (41 15)  (95 319)  (95 319)  LC_7 Logic Functioning bit
 (42 15)  (96 319)  (96 319)  LC_7 Logic Functioning bit
 (43 15)  (97 319)  (97 319)  LC_7 Logic Functioning bit


LogicTile_2_19

 (0 2)  (108 306)  (108 306)  routing T_2_19.glb_netwk_7 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (1 2)  (109 306)  (109 306)  routing T_2_19.glb_netwk_7 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (2 2)  (110 306)  (110 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (108 307)  (108 307)  routing T_2_19.glb_netwk_7 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (15 8)  (123 312)  (123 312)  routing T_2_19.tnl_op_1 <X> T_2_19.lc_trk_g2_1
 (17 8)  (125 312)  (125 312)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (129 312)  (129 312)  routing T_2_19.sp4_v_t_14 <X> T_2_19.lc_trk_g2_3
 (22 8)  (130 312)  (130 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (131 312)  (131 312)  routing T_2_19.sp4_v_t_14 <X> T_2_19.lc_trk_g2_3
 (14 9)  (122 313)  (122 313)  routing T_2_19.tnl_op_0 <X> T_2_19.lc_trk_g2_0
 (15 9)  (123 313)  (123 313)  routing T_2_19.tnl_op_0 <X> T_2_19.lc_trk_g2_0
 (17 9)  (125 313)  (125 313)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (126 313)  (126 313)  routing T_2_19.tnl_op_1 <X> T_2_19.lc_trk_g2_1
 (27 10)  (135 314)  (135 314)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (136 314)  (136 314)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 314)  (137 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 314)  (138 314)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 314)  (140 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 314)  (141 314)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (142 314)  (142 314)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 314)  (144 314)  LC_5 Logic Functioning bit
 (42 10)  (150 314)  (150 314)  LC_5 Logic Functioning bit
 (43 10)  (151 314)  (151 314)  LC_5 Logic Functioning bit
 (45 10)  (153 314)  (153 314)  LC_5 Logic Functioning bit
 (27 11)  (135 315)  (135 315)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (136 315)  (136 315)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 315)  (137 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (138 315)  (138 315)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (139 315)  (139 315)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (140 315)  (140 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (141 315)  (141 315)  routing T_2_19.lc_trk_g2_1 <X> T_2_19.input_2_5
 (36 11)  (144 315)  (144 315)  LC_5 Logic Functioning bit
 (37 11)  (145 315)  (145 315)  LC_5 Logic Functioning bit
 (42 11)  (150 315)  (150 315)  LC_5 Logic Functioning bit
 (45 11)  (153 315)  (153 315)  LC_5 Logic Functioning bit
 (48 11)  (156 315)  (156 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (122 316)  (122 316)  routing T_2_19.sp4_v_t_21 <X> T_2_19.lc_trk_g3_0
 (21 12)  (129 316)  (129 316)  routing T_2_19.sp4_v_t_14 <X> T_2_19.lc_trk_g3_3
 (22 12)  (130 316)  (130 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (131 316)  (131 316)  routing T_2_19.sp4_v_t_14 <X> T_2_19.lc_trk_g3_3
 (27 12)  (135 316)  (135 316)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (136 316)  (136 316)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 316)  (137 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (140 316)  (140 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 316)  (141 316)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (142 316)  (142 316)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (143 316)  (143 316)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.input_2_6
 (36 12)  (144 316)  (144 316)  LC_6 Logic Functioning bit
 (38 12)  (146 316)  (146 316)  LC_6 Logic Functioning bit
 (39 12)  (147 316)  (147 316)  LC_6 Logic Functioning bit
 (45 12)  (153 316)  (153 316)  LC_6 Logic Functioning bit
 (14 13)  (122 317)  (122 317)  routing T_2_19.sp4_v_t_21 <X> T_2_19.lc_trk_g3_0
 (16 13)  (124 317)  (124 317)  routing T_2_19.sp4_v_t_21 <X> T_2_19.lc_trk_g3_0
 (17 13)  (125 317)  (125 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (130 317)  (130 317)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (132 317)  (132 317)  routing T_2_19.tnl_op_2 <X> T_2_19.lc_trk_g3_2
 (25 13)  (133 317)  (133 317)  routing T_2_19.tnl_op_2 <X> T_2_19.lc_trk_g3_2
 (26 13)  (134 317)  (134 317)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (135 317)  (135 317)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (136 317)  (136 317)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 317)  (137 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (139 317)  (139 317)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (140 317)  (140 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (141 317)  (141 317)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.input_2_6
 (34 13)  (142 317)  (142 317)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.input_2_6
 (35 13)  (143 317)  (143 317)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.input_2_6
 (36 13)  (144 317)  (144 317)  LC_6 Logic Functioning bit
 (37 13)  (145 317)  (145 317)  LC_6 Logic Functioning bit
 (38 13)  (146 317)  (146 317)  LC_6 Logic Functioning bit
 (45 13)  (153 317)  (153 317)  LC_6 Logic Functioning bit
 (48 13)  (156 317)  (156 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (109 318)  (109 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (22 14)  (130 318)  (130 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (135 318)  (135 318)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (136 318)  (136 318)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 318)  (137 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 318)  (138 318)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (140 318)  (140 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 318)  (141 318)  routing T_2_19.lc_trk_g2_0 <X> T_2_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 318)  (144 318)  LC_7 Logic Functioning bit
 (38 14)  (146 318)  (146 318)  LC_7 Logic Functioning bit
 (39 14)  (147 318)  (147 318)  LC_7 Logic Functioning bit
 (45 14)  (153 318)  (153 318)  LC_7 Logic Functioning bit
 (27 15)  (135 319)  (135 319)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (136 319)  (136 319)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 319)  (137 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 319)  (138 319)  routing T_2_19.lc_trk_g3_7 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (140 319)  (140 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (141 319)  (141 319)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.input_2_7
 (35 15)  (143 319)  (143 319)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.input_2_7
 (36 15)  (144 319)  (144 319)  LC_7 Logic Functioning bit
 (37 15)  (145 319)  (145 319)  LC_7 Logic Functioning bit
 (39 15)  (147 319)  (147 319)  LC_7 Logic Functioning bit
 (45 15)  (153 319)  (153 319)  LC_7 Logic Functioning bit
 (48 15)  (156 319)  (156 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_19

 (15 0)  (177 304)  (177 304)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g0_1
 (16 0)  (178 304)  (178 304)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g0_1
 (17 0)  (179 304)  (179 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (183 304)  (183 304)  routing T_3_19.wire_logic_cluster/lc_3/out <X> T_3_19.lc_trk_g0_3
 (22 0)  (184 304)  (184 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (187 304)  (187 304)  routing T_3_19.wire_logic_cluster/lc_2/out <X> T_3_19.lc_trk_g0_2
 (28 0)  (190 304)  (190 304)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 304)  (191 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 304)  (192 304)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (44 0)  (206 304)  (206 304)  LC_0 Logic Functioning bit
 (18 1)  (180 305)  (180 305)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g0_1
 (22 1)  (184 305)  (184 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (50 1)  (212 305)  (212 305)  Carry_In_Mux bit 

 (14 2)  (176 306)  (176 306)  routing T_3_19.wire_logic_cluster/lc_4/out <X> T_3_19.lc_trk_g0_4
 (17 2)  (179 306)  (179 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (180 306)  (180 306)  routing T_3_19.wire_logic_cluster/lc_5/out <X> T_3_19.lc_trk_g0_5
 (25 2)  (187 306)  (187 306)  routing T_3_19.wire_logic_cluster/lc_6/out <X> T_3_19.lc_trk_g0_6
 (27 2)  (189 306)  (189 306)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 306)  (191 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 306)  (192 306)  routing T_3_19.lc_trk_g1_5 <X> T_3_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 306)  (194 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 306)  (195 306)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 306)  (196 306)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (202 306)  (202 306)  LC_1 Logic Functioning bit
 (41 2)  (203 306)  (203 306)  LC_1 Logic Functioning bit
 (42 2)  (204 306)  (204 306)  LC_1 Logic Functioning bit
 (43 2)  (205 306)  (205 306)  LC_1 Logic Functioning bit
 (44 2)  (206 306)  (206 306)  LC_1 Logic Functioning bit
 (17 3)  (179 307)  (179 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (184 307)  (184 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (31 3)  (193 307)  (193 307)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 307)  (194 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (195 307)  (195 307)  routing T_3_19.lc_trk_g2_1 <X> T_3_19.input_2_1
 (40 3)  (202 307)  (202 307)  LC_1 Logic Functioning bit
 (41 3)  (203 307)  (203 307)  LC_1 Logic Functioning bit
 (42 3)  (204 307)  (204 307)  LC_1 Logic Functioning bit
 (43 3)  (205 307)  (205 307)  LC_1 Logic Functioning bit
 (28 4)  (190 308)  (190 308)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 308)  (191 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (194 308)  (194 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 308)  (195 308)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (196 308)  (196 308)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (202 308)  (202 308)  LC_2 Logic Functioning bit
 (41 4)  (203 308)  (203 308)  LC_2 Logic Functioning bit
 (42 4)  (204 308)  (204 308)  LC_2 Logic Functioning bit
 (43 4)  (205 308)  (205 308)  LC_2 Logic Functioning bit
 (44 4)  (206 308)  (206 308)  LC_2 Logic Functioning bit
 (30 5)  (192 309)  (192 309)  routing T_3_19.lc_trk_g2_3 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (193 309)  (193 309)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 309)  (194 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (197 309)  (197 309)  routing T_3_19.lc_trk_g0_2 <X> T_3_19.input_2_2
 (40 5)  (202 309)  (202 309)  LC_2 Logic Functioning bit
 (41 5)  (203 309)  (203 309)  LC_2 Logic Functioning bit
 (42 5)  (204 309)  (204 309)  LC_2 Logic Functioning bit
 (43 5)  (205 309)  (205 309)  LC_2 Logic Functioning bit
 (15 6)  (177 310)  (177 310)  routing T_3_19.sp4_h_r_13 <X> T_3_19.lc_trk_g1_5
 (16 6)  (178 310)  (178 310)  routing T_3_19.sp4_h_r_13 <X> T_3_19.lc_trk_g1_5
 (17 6)  (179 310)  (179 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (180 310)  (180 310)  routing T_3_19.sp4_h_r_13 <X> T_3_19.lc_trk_g1_5
 (25 6)  (187 310)  (187 310)  routing T_3_19.sp4_v_t_3 <X> T_3_19.lc_trk_g1_6
 (27 6)  (189 310)  (189 310)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (190 310)  (190 310)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 310)  (191 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 310)  (193 310)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 310)  (194 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 310)  (195 310)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (196 310)  (196 310)  routing T_3_19.lc_trk_g3_5 <X> T_3_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (202 310)  (202 310)  LC_3 Logic Functioning bit
 (41 6)  (203 310)  (203 310)  LC_3 Logic Functioning bit
 (42 6)  (204 310)  (204 310)  LC_3 Logic Functioning bit
 (43 6)  (205 310)  (205 310)  LC_3 Logic Functioning bit
 (44 6)  (206 310)  (206 310)  LC_3 Logic Functioning bit
 (22 7)  (184 311)  (184 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (185 311)  (185 311)  routing T_3_19.sp4_v_t_3 <X> T_3_19.lc_trk_g1_6
 (25 7)  (187 311)  (187 311)  routing T_3_19.sp4_v_t_3 <X> T_3_19.lc_trk_g1_6
 (32 7)  (194 311)  (194 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (197 311)  (197 311)  routing T_3_19.lc_trk_g0_3 <X> T_3_19.input_2_3
 (40 7)  (202 311)  (202 311)  LC_3 Logic Functioning bit
 (41 7)  (203 311)  (203 311)  LC_3 Logic Functioning bit
 (42 7)  (204 311)  (204 311)  LC_3 Logic Functioning bit
 (43 7)  (205 311)  (205 311)  LC_3 Logic Functioning bit
 (14 8)  (176 312)  (176 312)  routing T_3_19.rgt_op_0 <X> T_3_19.lc_trk_g2_0
 (17 8)  (179 312)  (179 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (180 312)  (180 312)  routing T_3_19.wire_logic_cluster/lc_1/out <X> T_3_19.lc_trk_g2_1
 (21 8)  (183 312)  (183 312)  routing T_3_19.rgt_op_3 <X> T_3_19.lc_trk_g2_3
 (22 8)  (184 312)  (184 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (186 312)  (186 312)  routing T_3_19.rgt_op_3 <X> T_3_19.lc_trk_g2_3
 (25 8)  (187 312)  (187 312)  routing T_3_19.rgt_op_2 <X> T_3_19.lc_trk_g2_2
 (27 8)  (189 312)  (189 312)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (190 312)  (190 312)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 312)  (191 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 312)  (192 312)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (194 312)  (194 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 312)  (195 312)  routing T_3_19.lc_trk_g3_0 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 312)  (196 312)  routing T_3_19.lc_trk_g3_0 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 312)  (197 312)  routing T_3_19.lc_trk_g0_4 <X> T_3_19.input_2_4
 (40 8)  (202 312)  (202 312)  LC_4 Logic Functioning bit
 (41 8)  (203 312)  (203 312)  LC_4 Logic Functioning bit
 (42 8)  (204 312)  (204 312)  LC_4 Logic Functioning bit
 (43 8)  (205 312)  (205 312)  LC_4 Logic Functioning bit
 (44 8)  (206 312)  (206 312)  LC_4 Logic Functioning bit
 (15 9)  (177 313)  (177 313)  routing T_3_19.rgt_op_0 <X> T_3_19.lc_trk_g2_0
 (17 9)  (179 313)  (179 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (184 313)  (184 313)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (186 313)  (186 313)  routing T_3_19.rgt_op_2 <X> T_3_19.lc_trk_g2_2
 (30 9)  (192 313)  (192 313)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (194 313)  (194 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (40 9)  (202 313)  (202 313)  LC_4 Logic Functioning bit
 (41 9)  (203 313)  (203 313)  LC_4 Logic Functioning bit
 (42 9)  (204 313)  (204 313)  LC_4 Logic Functioning bit
 (43 9)  (205 313)  (205 313)  LC_4 Logic Functioning bit
 (15 10)  (177 314)  (177 314)  routing T_3_19.rgt_op_5 <X> T_3_19.lc_trk_g2_5
 (17 10)  (179 314)  (179 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (180 314)  (180 314)  routing T_3_19.rgt_op_5 <X> T_3_19.lc_trk_g2_5
 (21 10)  (183 314)  (183 314)  routing T_3_19.wire_logic_cluster/lc_7/out <X> T_3_19.lc_trk_g2_7
 (22 10)  (184 314)  (184 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (190 314)  (190 314)  routing T_3_19.lc_trk_g2_0 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 314)  (191 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 314)  (193 314)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 314)  (194 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 314)  (195 314)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 314)  (197 314)  routing T_3_19.lc_trk_g0_5 <X> T_3_19.input_2_5
 (40 10)  (202 314)  (202 314)  LC_5 Logic Functioning bit
 (41 10)  (203 314)  (203 314)  LC_5 Logic Functioning bit
 (42 10)  (204 314)  (204 314)  LC_5 Logic Functioning bit
 (43 10)  (205 314)  (205 314)  LC_5 Logic Functioning bit
 (44 10)  (206 314)  (206 314)  LC_5 Logic Functioning bit
 (14 11)  (176 315)  (176 315)  routing T_3_19.tnl_op_4 <X> T_3_19.lc_trk_g2_4
 (15 11)  (177 315)  (177 315)  routing T_3_19.tnl_op_4 <X> T_3_19.lc_trk_g2_4
 (17 11)  (179 315)  (179 315)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (32 11)  (194 315)  (194 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (202 315)  (202 315)  LC_5 Logic Functioning bit
 (41 11)  (203 315)  (203 315)  LC_5 Logic Functioning bit
 (42 11)  (204 315)  (204 315)  LC_5 Logic Functioning bit
 (43 11)  (205 315)  (205 315)  LC_5 Logic Functioning bit
 (15 12)  (177 316)  (177 316)  routing T_3_19.rgt_op_1 <X> T_3_19.lc_trk_g3_1
 (17 12)  (179 316)  (179 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (180 316)  (180 316)  routing T_3_19.rgt_op_1 <X> T_3_19.lc_trk_g3_1
 (22 12)  (184 316)  (184 316)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (186 316)  (186 316)  routing T_3_19.tnl_op_3 <X> T_3_19.lc_trk_g3_3
 (29 12)  (191 316)  (191 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (193 316)  (193 316)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 316)  (194 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (196 316)  (196 316)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (197 316)  (197 316)  routing T_3_19.lc_trk_g0_6 <X> T_3_19.input_2_6
 (40 12)  (202 316)  (202 316)  LC_6 Logic Functioning bit
 (41 12)  (203 316)  (203 316)  LC_6 Logic Functioning bit
 (42 12)  (204 316)  (204 316)  LC_6 Logic Functioning bit
 (43 12)  (205 316)  (205 316)  LC_6 Logic Functioning bit
 (44 12)  (206 316)  (206 316)  LC_6 Logic Functioning bit
 (14 13)  (176 317)  (176 317)  routing T_3_19.tnl_op_0 <X> T_3_19.lc_trk_g3_0
 (15 13)  (177 317)  (177 317)  routing T_3_19.tnl_op_0 <X> T_3_19.lc_trk_g3_0
 (17 13)  (179 317)  (179 317)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (183 317)  (183 317)  routing T_3_19.tnl_op_3 <X> T_3_19.lc_trk_g3_3
 (22 13)  (184 317)  (184 317)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (186 317)  (186 317)  routing T_3_19.tnl_op_2 <X> T_3_19.lc_trk_g3_2
 (25 13)  (187 317)  (187 317)  routing T_3_19.tnl_op_2 <X> T_3_19.lc_trk_g3_2
 (31 13)  (193 317)  (193 317)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (194 317)  (194 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (197 317)  (197 317)  routing T_3_19.lc_trk_g0_6 <X> T_3_19.input_2_6
 (40 13)  (202 317)  (202 317)  LC_6 Logic Functioning bit
 (41 13)  (203 317)  (203 317)  LC_6 Logic Functioning bit
 (42 13)  (204 317)  (204 317)  LC_6 Logic Functioning bit
 (43 13)  (205 317)  (205 317)  LC_6 Logic Functioning bit
 (15 14)  (177 318)  (177 318)  routing T_3_19.tnl_op_5 <X> T_3_19.lc_trk_g3_5
 (17 14)  (179 318)  (179 318)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (184 318)  (184 318)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (186 318)  (186 318)  routing T_3_19.tnl_op_7 <X> T_3_19.lc_trk_g3_7
 (28 14)  (190 318)  (190 318)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 318)  (191 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (193 318)  (193 318)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 318)  (194 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 318)  (195 318)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (196 318)  (196 318)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (197 318)  (197 318)  routing T_3_19.lc_trk_g2_7 <X> T_3_19.input_2_7
 (40 14)  (202 318)  (202 318)  LC_7 Logic Functioning bit
 (41 14)  (203 318)  (203 318)  LC_7 Logic Functioning bit
 (42 14)  (204 318)  (204 318)  LC_7 Logic Functioning bit
 (43 14)  (205 318)  (205 318)  LC_7 Logic Functioning bit
 (44 14)  (206 318)  (206 318)  LC_7 Logic Functioning bit
 (18 15)  (180 319)  (180 319)  routing T_3_19.tnl_op_5 <X> T_3_19.lc_trk_g3_5
 (21 15)  (183 319)  (183 319)  routing T_3_19.tnl_op_7 <X> T_3_19.lc_trk_g3_7
 (22 15)  (184 319)  (184 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (187 319)  (187 319)  routing T_3_19.sp4_r_v_b_46 <X> T_3_19.lc_trk_g3_6
 (30 15)  (192 319)  (192 319)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (193 319)  (193 319)  routing T_3_19.lc_trk_g3_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (194 319)  (194 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (195 319)  (195 319)  routing T_3_19.lc_trk_g2_7 <X> T_3_19.input_2_7
 (35 15)  (197 319)  (197 319)  routing T_3_19.lc_trk_g2_7 <X> T_3_19.input_2_7
 (40 15)  (202 319)  (202 319)  LC_7 Logic Functioning bit
 (41 15)  (203 319)  (203 319)  LC_7 Logic Functioning bit
 (42 15)  (204 319)  (204 319)  LC_7 Logic Functioning bit
 (43 15)  (205 319)  (205 319)  LC_7 Logic Functioning bit


LogicTile_4_19

 (15 0)  (231 304)  (231 304)  routing T_4_19.sp4_h_l_4 <X> T_4_19.lc_trk_g0_1
 (16 0)  (232 304)  (232 304)  routing T_4_19.sp4_h_l_4 <X> T_4_19.lc_trk_g0_1
 (17 0)  (233 304)  (233 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (234 304)  (234 304)  routing T_4_19.sp4_h_l_4 <X> T_4_19.lc_trk_g0_1
 (29 0)  (245 304)  (245 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 304)  (248 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 304)  (249 304)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (250 304)  (250 304)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (252 304)  (252 304)  LC_0 Logic Functioning bit
 (38 0)  (254 304)  (254 304)  LC_0 Logic Functioning bit
 (45 0)  (261 304)  (261 304)  LC_0 Logic Functioning bit
 (18 1)  (234 305)  (234 305)  routing T_4_19.sp4_h_l_4 <X> T_4_19.lc_trk_g0_1
 (28 1)  (244 305)  (244 305)  routing T_4_19.lc_trk_g2_0 <X> T_4_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 305)  (245 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (45 1)  (261 305)  (261 305)  LC_0 Logic Functioning bit
 (0 2)  (216 306)  (216 306)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (1 2)  (217 306)  (217 306)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (2 2)  (218 306)  (218 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (231 306)  (231 306)  routing T_4_19.sp4_h_r_21 <X> T_4_19.lc_trk_g0_5
 (16 2)  (232 306)  (232 306)  routing T_4_19.sp4_h_r_21 <X> T_4_19.lc_trk_g0_5
 (17 2)  (233 306)  (233 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (234 306)  (234 306)  routing T_4_19.sp4_h_r_21 <X> T_4_19.lc_trk_g0_5
 (26 2)  (242 306)  (242 306)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (244 306)  (244 306)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 306)  (245 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 306)  (246 306)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (247 306)  (247 306)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 306)  (248 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 306)  (249 306)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (251 306)  (251 306)  routing T_4_19.lc_trk_g2_5 <X> T_4_19.input_2_1
 (37 2)  (253 306)  (253 306)  LC_1 Logic Functioning bit
 (39 2)  (255 306)  (255 306)  LC_1 Logic Functioning bit
 (42 2)  (258 306)  (258 306)  LC_1 Logic Functioning bit
 (45 2)  (261 306)  (261 306)  LC_1 Logic Functioning bit
 (0 3)  (216 307)  (216 307)  routing T_4_19.glb_netwk_7 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (18 3)  (234 307)  (234 307)  routing T_4_19.sp4_h_r_21 <X> T_4_19.lc_trk_g0_5
 (27 3)  (243 307)  (243 307)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (244 307)  (244 307)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 307)  (245 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (247 307)  (247 307)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (248 307)  (248 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (249 307)  (249 307)  routing T_4_19.lc_trk_g2_5 <X> T_4_19.input_2_1
 (36 3)  (252 307)  (252 307)  LC_1 Logic Functioning bit
 (38 3)  (254 307)  (254 307)  LC_1 Logic Functioning bit
 (41 3)  (257 307)  (257 307)  LC_1 Logic Functioning bit
 (43 3)  (259 307)  (259 307)  LC_1 Logic Functioning bit
 (45 3)  (261 307)  (261 307)  LC_1 Logic Functioning bit
 (0 4)  (216 308)  (216 308)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_7/cen
 (1 4)  (217 308)  (217 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (237 308)  (237 308)  routing T_4_19.sp4_h_r_19 <X> T_4_19.lc_trk_g1_3
 (22 4)  (238 308)  (238 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (239 308)  (239 308)  routing T_4_19.sp4_h_r_19 <X> T_4_19.lc_trk_g1_3
 (24 4)  (240 308)  (240 308)  routing T_4_19.sp4_h_r_19 <X> T_4_19.lc_trk_g1_3
 (27 4)  (243 308)  (243 308)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 308)  (245 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (248 308)  (248 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 308)  (249 308)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (250 308)  (250 308)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 308)  (252 308)  LC_2 Logic Functioning bit
 (38 4)  (254 308)  (254 308)  LC_2 Logic Functioning bit
 (45 4)  (261 308)  (261 308)  LC_2 Logic Functioning bit
 (1 5)  (217 309)  (217 309)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_7/cen
 (21 5)  (237 309)  (237 309)  routing T_4_19.sp4_h_r_19 <X> T_4_19.lc_trk_g1_3
 (22 5)  (238 309)  (238 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (239 309)  (239 309)  routing T_4_19.sp4_h_r_2 <X> T_4_19.lc_trk_g1_2
 (24 5)  (240 309)  (240 309)  routing T_4_19.sp4_h_r_2 <X> T_4_19.lc_trk_g1_2
 (25 5)  (241 309)  (241 309)  routing T_4_19.sp4_h_r_2 <X> T_4_19.lc_trk_g1_2
 (28 5)  (244 309)  (244 309)  routing T_4_19.lc_trk_g2_0 <X> T_4_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 309)  (245 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (246 309)  (246 309)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (45 5)  (261 309)  (261 309)  LC_2 Logic Functioning bit
 (21 6)  (237 310)  (237 310)  routing T_4_19.sp4_h_l_2 <X> T_4_19.lc_trk_g1_7
 (22 6)  (238 310)  (238 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (239 310)  (239 310)  routing T_4_19.sp4_h_l_2 <X> T_4_19.lc_trk_g1_7
 (24 6)  (240 310)  (240 310)  routing T_4_19.sp4_h_l_2 <X> T_4_19.lc_trk_g1_7
 (28 6)  (244 310)  (244 310)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 310)  (245 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 310)  (246 310)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 310)  (248 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 310)  (249 310)  routing T_4_19.lc_trk_g2_0 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (251 310)  (251 310)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.input_2_3
 (45 6)  (261 310)  (261 310)  LC_3 Logic Functioning bit
 (14 7)  (230 311)  (230 311)  routing T_4_19.sp4_h_r_4 <X> T_4_19.lc_trk_g1_4
 (15 7)  (231 311)  (231 311)  routing T_4_19.sp4_h_r_4 <X> T_4_19.lc_trk_g1_4
 (16 7)  (232 311)  (232 311)  routing T_4_19.sp4_h_r_4 <X> T_4_19.lc_trk_g1_4
 (17 7)  (233 311)  (233 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 7)  (243 311)  (243 311)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (244 311)  (244 311)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 311)  (245 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (248 311)  (248 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (250 311)  (250 311)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.input_2_3
 (37 7)  (253 311)  (253 311)  LC_3 Logic Functioning bit
 (45 7)  (261 311)  (261 311)  LC_3 Logic Functioning bit
 (26 8)  (242 312)  (242 312)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (244 312)  (244 312)  routing T_4_19.lc_trk_g2_5 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 312)  (245 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 312)  (246 312)  routing T_4_19.lc_trk_g2_5 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (247 312)  (247 312)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 312)  (248 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 312)  (249 312)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (250 312)  (250 312)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (251 312)  (251 312)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.input_2_4
 (41 8)  (257 312)  (257 312)  LC_4 Logic Functioning bit
 (42 8)  (258 312)  (258 312)  LC_4 Logic Functioning bit
 (43 8)  (259 312)  (259 312)  LC_4 Logic Functioning bit
 (45 8)  (261 312)  (261 312)  LC_4 Logic Functioning bit
 (46 8)  (262 312)  (262 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (230 313)  (230 313)  routing T_4_19.sp4_r_v_b_32 <X> T_4_19.lc_trk_g2_0
 (17 9)  (233 313)  (233 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (238 313)  (238 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (241 313)  (241 313)  routing T_4_19.sp4_r_v_b_34 <X> T_4_19.lc_trk_g2_2
 (28 9)  (244 313)  (244 313)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 313)  (245 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (248 313)  (248 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (250 313)  (250 313)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.input_2_4
 (35 9)  (251 313)  (251 313)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.input_2_4
 (40 9)  (256 313)  (256 313)  LC_4 Logic Functioning bit
 (41 9)  (257 313)  (257 313)  LC_4 Logic Functioning bit
 (42 9)  (258 313)  (258 313)  LC_4 Logic Functioning bit
 (43 9)  (259 313)  (259 313)  LC_4 Logic Functioning bit
 (45 9)  (261 313)  (261 313)  LC_4 Logic Functioning bit
 (15 10)  (231 314)  (231 314)  routing T_4_19.sp4_h_l_24 <X> T_4_19.lc_trk_g2_5
 (16 10)  (232 314)  (232 314)  routing T_4_19.sp4_h_l_24 <X> T_4_19.lc_trk_g2_5
 (17 10)  (233 314)  (233 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (234 314)  (234 314)  routing T_4_19.sp4_h_l_24 <X> T_4_19.lc_trk_g2_5
 (25 10)  (241 314)  (241 314)  routing T_4_19.sp4_h_r_46 <X> T_4_19.lc_trk_g2_6
 (28 10)  (244 314)  (244 314)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 314)  (245 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 314)  (246 314)  routing T_4_19.lc_trk_g2_4 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 314)  (248 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 314)  (249 314)  routing T_4_19.lc_trk_g2_0 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (251 314)  (251 314)  routing T_4_19.lc_trk_g0_5 <X> T_4_19.input_2_5
 (45 10)  (261 314)  (261 314)  LC_5 Logic Functioning bit
 (14 11)  (230 315)  (230 315)  routing T_4_19.sp12_v_b_20 <X> T_4_19.lc_trk_g2_4
 (16 11)  (232 315)  (232 315)  routing T_4_19.sp12_v_b_20 <X> T_4_19.lc_trk_g2_4
 (17 11)  (233 315)  (233 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (238 315)  (238 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (239 315)  (239 315)  routing T_4_19.sp4_h_r_46 <X> T_4_19.lc_trk_g2_6
 (24 11)  (240 315)  (240 315)  routing T_4_19.sp4_h_r_46 <X> T_4_19.lc_trk_g2_6
 (25 11)  (241 315)  (241 315)  routing T_4_19.sp4_h_r_46 <X> T_4_19.lc_trk_g2_6
 (27 11)  (243 315)  (243 315)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 315)  (244 315)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 315)  (245 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (248 315)  (248 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (253 315)  (253 315)  LC_5 Logic Functioning bit
 (45 11)  (261 315)  (261 315)  LC_5 Logic Functioning bit
 (22 12)  (238 316)  (238 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (244 316)  (244 316)  routing T_4_19.lc_trk_g2_5 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 316)  (245 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 316)  (246 316)  routing T_4_19.lc_trk_g2_5 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (247 316)  (247 316)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (248 316)  (248 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 316)  (249 316)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 316)  (250 316)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (253 316)  (253 316)  LC_6 Logic Functioning bit
 (39 12)  (255 316)  (255 316)  LC_6 Logic Functioning bit
 (45 12)  (261 316)  (261 316)  LC_6 Logic Functioning bit
 (14 13)  (230 317)  (230 317)  routing T_4_19.sp4_r_v_b_40 <X> T_4_19.lc_trk_g3_0
 (17 13)  (233 317)  (233 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (242 317)  (242 317)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (243 317)  (243 317)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 317)  (244 317)  routing T_4_19.lc_trk_g3_3 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 317)  (245 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (253 317)  (253 317)  LC_6 Logic Functioning bit
 (39 13)  (255 317)  (255 317)  LC_6 Logic Functioning bit
 (40 13)  (256 317)  (256 317)  LC_6 Logic Functioning bit
 (42 13)  (258 317)  (258 317)  LC_6 Logic Functioning bit
 (45 13)  (261 317)  (261 317)  LC_6 Logic Functioning bit
 (46 13)  (262 317)  (262 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (217 318)  (217 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (230 318)  (230 318)  routing T_4_19.sp4_v_b_36 <X> T_4_19.lc_trk_g3_4
 (28 14)  (244 318)  (244 318)  routing T_4_19.lc_trk_g2_0 <X> T_4_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 318)  (245 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (248 318)  (248 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (250 318)  (250 318)  routing T_4_19.lc_trk_g1_3 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (252 318)  (252 318)  LC_7 Logic Functioning bit
 (38 14)  (254 318)  (254 318)  LC_7 Logic Functioning bit
 (45 14)  (261 318)  (261 318)  LC_7 Logic Functioning bit
 (51 14)  (267 318)  (267 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (230 319)  (230 319)  routing T_4_19.sp4_v_b_36 <X> T_4_19.lc_trk_g3_4
 (16 15)  (232 319)  (232 319)  routing T_4_19.sp4_v_b_36 <X> T_4_19.lc_trk_g3_4
 (17 15)  (233 319)  (233 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (243 319)  (243 319)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 319)  (244 319)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 319)  (245 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (247 319)  (247 319)  routing T_4_19.lc_trk_g1_3 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (45 15)  (261 319)  (261 319)  LC_7 Logic Functioning bit


LogicTile_5_19

 (27 0)  (297 304)  (297 304)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (298 304)  (298 304)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 304)  (299 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (301 304)  (301 304)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 304)  (302 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (303 304)  (303 304)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (304 304)  (304 304)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (306 304)  (306 304)  LC_0 Logic Functioning bit
 (38 0)  (308 304)  (308 304)  LC_0 Logic Functioning bit
 (45 0)  (315 304)  (315 304)  LC_0 Logic Functioning bit
 (46 0)  (316 304)  (316 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (298 305)  (298 305)  routing T_5_19.lc_trk_g2_0 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 305)  (299 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (45 1)  (315 305)  (315 305)  LC_0 Logic Functioning bit
 (0 2)  (270 306)  (270 306)  routing T_5_19.glb_netwk_7 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (1 2)  (271 306)  (271 306)  routing T_5_19.glb_netwk_7 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (2 2)  (272 306)  (272 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (275 306)  (275 306)  routing T_5_19.sp4_h_r_9 <X> T_5_19.sp4_h_l_37
 (27 2)  (297 306)  (297 306)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 306)  (299 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (300 306)  (300 306)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (302 306)  (302 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 306)  (303 306)  routing T_5_19.lc_trk_g2_0 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (306 306)  (306 306)  LC_1 Logic Functioning bit
 (38 2)  (308 306)  (308 306)  LC_1 Logic Functioning bit
 (45 2)  (315 306)  (315 306)  LC_1 Logic Functioning bit
 (46 2)  (316 306)  (316 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (270 307)  (270 307)  routing T_5_19.glb_netwk_7 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (4 3)  (274 307)  (274 307)  routing T_5_19.sp4_h_r_9 <X> T_5_19.sp4_h_l_37
 (27 3)  (297 307)  (297 307)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (298 307)  (298 307)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 307)  (299 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (300 307)  (300 307)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (45 3)  (315 307)  (315 307)  LC_1 Logic Functioning bit
 (1 4)  (271 308)  (271 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (285 308)  (285 308)  routing T_5_19.sp4_h_r_9 <X> T_5_19.lc_trk_g1_1
 (16 4)  (286 308)  (286 308)  routing T_5_19.sp4_h_r_9 <X> T_5_19.lc_trk_g1_1
 (17 4)  (287 308)  (287 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (288 308)  (288 308)  routing T_5_19.sp4_h_r_9 <X> T_5_19.lc_trk_g1_1
 (22 4)  (292 308)  (292 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (293 308)  (293 308)  routing T_5_19.sp4_h_r_3 <X> T_5_19.lc_trk_g1_3
 (24 4)  (294 308)  (294 308)  routing T_5_19.sp4_h_r_3 <X> T_5_19.lc_trk_g1_3
 (0 5)  (270 309)  (270 309)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_7/cen
 (1 5)  (271 309)  (271 309)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_7/cen
 (21 5)  (291 309)  (291 309)  routing T_5_19.sp4_h_r_3 <X> T_5_19.lc_trk_g1_3
 (21 6)  (291 310)  (291 310)  routing T_5_19.sp4_h_l_2 <X> T_5_19.lc_trk_g1_7
 (22 6)  (292 310)  (292 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (293 310)  (293 310)  routing T_5_19.sp4_h_l_2 <X> T_5_19.lc_trk_g1_7
 (24 6)  (294 310)  (294 310)  routing T_5_19.sp4_h_l_2 <X> T_5_19.lc_trk_g1_7
 (15 9)  (285 313)  (285 313)  routing T_5_19.sp4_v_t_29 <X> T_5_19.lc_trk_g2_0
 (16 9)  (286 313)  (286 313)  routing T_5_19.sp4_v_t_29 <X> T_5_19.lc_trk_g2_0
 (17 9)  (287 313)  (287 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 10)  (297 314)  (297 314)  routing T_5_19.lc_trk_g1_1 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 314)  (299 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (302 314)  (302 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (303 314)  (303 314)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (304 314)  (304 314)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (307 314)  (307 314)  LC_5 Logic Functioning bit
 (39 10)  (309 314)  (309 314)  LC_5 Logic Functioning bit
 (45 10)  (315 314)  (315 314)  LC_5 Logic Functioning bit
 (22 11)  (292 315)  (292 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (293 315)  (293 315)  routing T_5_19.sp4_h_r_30 <X> T_5_19.lc_trk_g2_6
 (24 11)  (294 315)  (294 315)  routing T_5_19.sp4_h_r_30 <X> T_5_19.lc_trk_g2_6
 (25 11)  (295 315)  (295 315)  routing T_5_19.sp4_h_r_30 <X> T_5_19.lc_trk_g2_6
 (26 11)  (296 315)  (296 315)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (297 315)  (297 315)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (298 315)  (298 315)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 315)  (299 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (301 315)  (301 315)  routing T_5_19.lc_trk_g3_3 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (307 315)  (307 315)  LC_5 Logic Functioning bit
 (39 11)  (309 315)  (309 315)  LC_5 Logic Functioning bit
 (40 11)  (310 315)  (310 315)  LC_5 Logic Functioning bit
 (42 11)  (312 315)  (312 315)  LC_5 Logic Functioning bit
 (45 11)  (315 315)  (315 315)  LC_5 Logic Functioning bit
 (46 11)  (316 315)  (316 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (275 316)  (275 316)  routing T_5_19.sp4_v_t_44 <X> T_5_19.sp4_h_r_9
 (14 12)  (284 316)  (284 316)  routing T_5_19.sp4_v_t_21 <X> T_5_19.lc_trk_g3_0
 (22 12)  (292 316)  (292 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (293 316)  (293 316)  routing T_5_19.sp12_v_b_19 <X> T_5_19.lc_trk_g3_3
 (14 13)  (284 317)  (284 317)  routing T_5_19.sp4_v_t_21 <X> T_5_19.lc_trk_g3_0
 (16 13)  (286 317)  (286 317)  routing T_5_19.sp4_v_t_21 <X> T_5_19.lc_trk_g3_0
 (17 13)  (287 317)  (287 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (291 317)  (291 317)  routing T_5_19.sp12_v_b_19 <X> T_5_19.lc_trk_g3_3
 (22 13)  (292 317)  (292 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (271 318)  (271 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (12 14)  (282 318)  (282 318)  routing T_5_19.sp4_v_t_46 <X> T_5_19.sp4_h_l_46
 (28 14)  (298 318)  (298 318)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 318)  (299 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 318)  (300 318)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (302 318)  (302 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 318)  (303 318)  routing T_5_19.lc_trk_g2_0 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (306 318)  (306 318)  LC_7 Logic Functioning bit
 (38 14)  (308 318)  (308 318)  LC_7 Logic Functioning bit
 (45 14)  (315 318)  (315 318)  LC_7 Logic Functioning bit
 (11 15)  (281 319)  (281 319)  routing T_5_19.sp4_v_t_46 <X> T_5_19.sp4_h_l_46
 (14 15)  (284 319)  (284 319)  routing T_5_19.sp4_h_l_17 <X> T_5_19.lc_trk_g3_4
 (15 15)  (285 319)  (285 319)  routing T_5_19.sp4_h_l_17 <X> T_5_19.lc_trk_g3_4
 (16 15)  (286 319)  (286 319)  routing T_5_19.sp4_h_l_17 <X> T_5_19.lc_trk_g3_4
 (17 15)  (287 319)  (287 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (297 319)  (297 319)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (298 319)  (298 319)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 319)  (299 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 319)  (300 319)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (45 15)  (315 319)  (315 319)  LC_7 Logic Functioning bit
 (46 15)  (316 319)  (316 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_19

 (21 0)  (387 304)  (387 304)  routing T_7_19.wire_logic_cluster/lc_3/out <X> T_7_19.lc_trk_g0_3
 (22 0)  (388 304)  (388 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (391 304)  (391 304)  routing T_7_19.wire_logic_cluster/lc_2/out <X> T_7_19.lc_trk_g0_2
 (35 0)  (401 304)  (401 304)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.input_2_0
 (44 0)  (410 304)  (410 304)  LC_0 Logic Functioning bit
 (15 1)  (381 305)  (381 305)  routing T_7_19.bot_op_0 <X> T_7_19.lc_trk_g0_0
 (17 1)  (383 305)  (383 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (388 305)  (388 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (398 305)  (398 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (400 305)  (400 305)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.input_2_0
 (50 1)  (416 305)  (416 305)  Carry_In_Mux bit 

 (12 2)  (378 306)  (378 306)  routing T_7_19.sp4_v_t_39 <X> T_7_19.sp4_h_l_39
 (17 2)  (383 306)  (383 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (384 306)  (384 306)  routing T_7_19.bnr_op_5 <X> T_7_19.lc_trk_g0_5
 (22 2)  (388 306)  (388 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (390 306)  (390 306)  routing T_7_19.bot_op_7 <X> T_7_19.lc_trk_g0_7
 (25 2)  (391 306)  (391 306)  routing T_7_19.bnr_op_6 <X> T_7_19.lc_trk_g0_6
 (29 2)  (395 306)  (395 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (397 306)  (397 306)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 306)  (398 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 306)  (399 306)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (400 306)  (400 306)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (406 306)  (406 306)  LC_1 Logic Functioning bit
 (41 2)  (407 306)  (407 306)  LC_1 Logic Functioning bit
 (42 2)  (408 306)  (408 306)  LC_1 Logic Functioning bit
 (43 2)  (409 306)  (409 306)  LC_1 Logic Functioning bit
 (44 2)  (410 306)  (410 306)  LC_1 Logic Functioning bit
 (11 3)  (377 307)  (377 307)  routing T_7_19.sp4_v_t_39 <X> T_7_19.sp4_h_l_39
 (15 3)  (381 307)  (381 307)  routing T_7_19.bot_op_4 <X> T_7_19.lc_trk_g0_4
 (17 3)  (383 307)  (383 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (384 307)  (384 307)  routing T_7_19.bnr_op_5 <X> T_7_19.lc_trk_g0_5
 (22 3)  (388 307)  (388 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (391 307)  (391 307)  routing T_7_19.bnr_op_6 <X> T_7_19.lc_trk_g0_6
 (31 3)  (397 307)  (397 307)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (398 307)  (398 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (399 307)  (399 307)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.input_2_1
 (40 3)  (406 307)  (406 307)  LC_1 Logic Functioning bit
 (41 3)  (407 307)  (407 307)  LC_1 Logic Functioning bit
 (42 3)  (408 307)  (408 307)  LC_1 Logic Functioning bit
 (43 3)  (409 307)  (409 307)  LC_1 Logic Functioning bit
 (14 4)  (380 308)  (380 308)  routing T_7_19.bnr_op_0 <X> T_7_19.lc_trk_g1_0
 (17 4)  (383 308)  (383 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (384 308)  (384 308)  routing T_7_19.bnr_op_1 <X> T_7_19.lc_trk_g1_1
 (21 4)  (387 308)  (387 308)  routing T_7_19.bnr_op_3 <X> T_7_19.lc_trk_g1_3
 (22 4)  (388 308)  (388 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (29 4)  (395 308)  (395 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 308)  (396 308)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (397 308)  (397 308)  routing T_7_19.lc_trk_g0_5 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 308)  (398 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (406 308)  (406 308)  LC_2 Logic Functioning bit
 (41 4)  (407 308)  (407 308)  LC_2 Logic Functioning bit
 (42 4)  (408 308)  (408 308)  LC_2 Logic Functioning bit
 (43 4)  (409 308)  (409 308)  LC_2 Logic Functioning bit
 (44 4)  (410 308)  (410 308)  LC_2 Logic Functioning bit
 (14 5)  (380 309)  (380 309)  routing T_7_19.bnr_op_0 <X> T_7_19.lc_trk_g1_0
 (17 5)  (383 309)  (383 309)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (384 309)  (384 309)  routing T_7_19.bnr_op_1 <X> T_7_19.lc_trk_g1_1
 (21 5)  (387 309)  (387 309)  routing T_7_19.bnr_op_3 <X> T_7_19.lc_trk_g1_3
 (30 5)  (396 309)  (396 309)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (398 309)  (398 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (401 309)  (401 309)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.input_2_2
 (40 5)  (406 309)  (406 309)  LC_2 Logic Functioning bit
 (41 5)  (407 309)  (407 309)  LC_2 Logic Functioning bit
 (42 5)  (408 309)  (408 309)  LC_2 Logic Functioning bit
 (43 5)  (409 309)  (409 309)  LC_2 Logic Functioning bit
 (8 6)  (374 310)  (374 310)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_h_l_41
 (9 6)  (375 310)  (375 310)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_h_l_41
 (10 6)  (376 310)  (376 310)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_h_l_41
 (14 6)  (380 310)  (380 310)  routing T_7_19.bnr_op_4 <X> T_7_19.lc_trk_g1_4
 (15 6)  (381 310)  (381 310)  routing T_7_19.bot_op_5 <X> T_7_19.lc_trk_g1_5
 (17 6)  (383 310)  (383 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (395 310)  (395 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 310)  (396 310)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (397 310)  (397 310)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (398 310)  (398 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (406 310)  (406 310)  LC_3 Logic Functioning bit
 (41 6)  (407 310)  (407 310)  LC_3 Logic Functioning bit
 (42 6)  (408 310)  (408 310)  LC_3 Logic Functioning bit
 (43 6)  (409 310)  (409 310)  LC_3 Logic Functioning bit
 (44 6)  (410 310)  (410 310)  LC_3 Logic Functioning bit
 (14 7)  (380 311)  (380 311)  routing T_7_19.bnr_op_4 <X> T_7_19.lc_trk_g1_4
 (17 7)  (383 311)  (383 311)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (31 7)  (397 311)  (397 311)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (398 311)  (398 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (401 311)  (401 311)  routing T_7_19.lc_trk_g0_3 <X> T_7_19.input_2_3
 (40 7)  (406 311)  (406 311)  LC_3 Logic Functioning bit
 (41 7)  (407 311)  (407 311)  LC_3 Logic Functioning bit
 (42 7)  (408 311)  (408 311)  LC_3 Logic Functioning bit
 (43 7)  (409 311)  (409 311)  LC_3 Logic Functioning bit
 (14 8)  (380 312)  (380 312)  routing T_7_19.sp4_h_r_40 <X> T_7_19.lc_trk_g2_0
 (17 8)  (383 312)  (383 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (384 312)  (384 312)  routing T_7_19.wire_logic_cluster/lc_1/out <X> T_7_19.lc_trk_g2_1
 (25 8)  (391 312)  (391 312)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g2_2
 (27 8)  (393 312)  (393 312)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (394 312)  (394 312)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 312)  (395 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 312)  (396 312)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (397 312)  (397 312)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 312)  (398 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (400 312)  (400 312)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (401 312)  (401 312)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.input_2_4
 (40 8)  (406 312)  (406 312)  LC_4 Logic Functioning bit
 (41 8)  (407 312)  (407 312)  LC_4 Logic Functioning bit
 (42 8)  (408 312)  (408 312)  LC_4 Logic Functioning bit
 (43 8)  (409 312)  (409 312)  LC_4 Logic Functioning bit
 (44 8)  (410 312)  (410 312)  LC_4 Logic Functioning bit
 (14 9)  (380 313)  (380 313)  routing T_7_19.sp4_h_r_40 <X> T_7_19.lc_trk_g2_0
 (15 9)  (381 313)  (381 313)  routing T_7_19.sp4_h_r_40 <X> T_7_19.lc_trk_g2_0
 (16 9)  (382 313)  (382 313)  routing T_7_19.sp4_h_r_40 <X> T_7_19.lc_trk_g2_0
 (17 9)  (383 313)  (383 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (388 313)  (388 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (389 313)  (389 313)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g2_2
 (24 9)  (390 313)  (390 313)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g2_2
 (25 9)  (391 313)  (391 313)  routing T_7_19.sp4_h_r_42 <X> T_7_19.lc_trk_g2_2
 (30 9)  (396 313)  (396 313)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (398 313)  (398 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (399 313)  (399 313)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.input_2_4
 (40 9)  (406 313)  (406 313)  LC_4 Logic Functioning bit
 (41 9)  (407 313)  (407 313)  LC_4 Logic Functioning bit
 (42 9)  (408 313)  (408 313)  LC_4 Logic Functioning bit
 (43 9)  (409 313)  (409 313)  LC_4 Logic Functioning bit
 (5 10)  (371 314)  (371 314)  routing T_7_19.sp4_v_t_37 <X> T_7_19.sp4_h_l_43
 (12 10)  (378 314)  (378 314)  routing T_7_19.sp4_v_t_45 <X> T_7_19.sp4_h_l_45
 (14 10)  (380 314)  (380 314)  routing T_7_19.wire_logic_cluster/lc_4/out <X> T_7_19.lc_trk_g2_4
 (17 10)  (383 314)  (383 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (384 314)  (384 314)  routing T_7_19.wire_logic_cluster/lc_5/out <X> T_7_19.lc_trk_g2_5
 (21 10)  (387 314)  (387 314)  routing T_7_19.wire_logic_cluster/lc_7/out <X> T_7_19.lc_trk_g2_7
 (22 10)  (388 314)  (388 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (391 314)  (391 314)  routing T_7_19.wire_logic_cluster/lc_6/out <X> T_7_19.lc_trk_g2_6
 (28 10)  (394 314)  (394 314)  routing T_7_19.lc_trk_g2_0 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 314)  (395 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (398 314)  (398 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (400 314)  (400 314)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (401 314)  (401 314)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.input_2_5
 (40 10)  (406 314)  (406 314)  LC_5 Logic Functioning bit
 (41 10)  (407 314)  (407 314)  LC_5 Logic Functioning bit
 (42 10)  (408 314)  (408 314)  LC_5 Logic Functioning bit
 (43 10)  (409 314)  (409 314)  LC_5 Logic Functioning bit
 (44 10)  (410 314)  (410 314)  LC_5 Logic Functioning bit
 (4 11)  (370 315)  (370 315)  routing T_7_19.sp4_v_t_37 <X> T_7_19.sp4_h_l_43
 (6 11)  (372 315)  (372 315)  routing T_7_19.sp4_v_t_37 <X> T_7_19.sp4_h_l_43
 (11 11)  (377 315)  (377 315)  routing T_7_19.sp4_v_t_45 <X> T_7_19.sp4_h_l_45
 (17 11)  (383 315)  (383 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (388 315)  (388 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (397 315)  (397 315)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (398 315)  (398 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (399 315)  (399 315)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.input_2_5
 (40 11)  (406 315)  (406 315)  LC_5 Logic Functioning bit
 (41 11)  (407 315)  (407 315)  LC_5 Logic Functioning bit
 (42 11)  (408 315)  (408 315)  LC_5 Logic Functioning bit
 (43 11)  (409 315)  (409 315)  LC_5 Logic Functioning bit
 (25 12)  (391 316)  (391 316)  routing T_7_19.sp4_h_r_34 <X> T_7_19.lc_trk_g3_2
 (27 12)  (393 316)  (393 316)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 316)  (394 316)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 316)  (395 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (35 12)  (401 316)  (401 316)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.input_2_6
 (37 12)  (403 316)  (403 316)  LC_6 Logic Functioning bit
 (39 12)  (405 316)  (405 316)  LC_6 Logic Functioning bit
 (40 12)  (406 316)  (406 316)  LC_6 Logic Functioning bit
 (42 12)  (408 316)  (408 316)  LC_6 Logic Functioning bit
 (44 12)  (410 316)  (410 316)  LC_6 Logic Functioning bit
 (22 13)  (388 317)  (388 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (389 317)  (389 317)  routing T_7_19.sp4_h_r_34 <X> T_7_19.lc_trk_g3_2
 (24 13)  (390 317)  (390 317)  routing T_7_19.sp4_h_r_34 <X> T_7_19.lc_trk_g3_2
 (27 13)  (393 317)  (393 317)  routing T_7_19.lc_trk_g1_1 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 317)  (395 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (396 317)  (396 317)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (398 317)  (398 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (399 317)  (399 317)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.input_2_6
 (35 13)  (401 317)  (401 317)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.input_2_6
 (36 13)  (402 317)  (402 317)  LC_6 Logic Functioning bit
 (38 13)  (404 317)  (404 317)  LC_6 Logic Functioning bit
 (41 13)  (407 317)  (407 317)  LC_6 Logic Functioning bit
 (43 13)  (409 317)  (409 317)  LC_6 Logic Functioning bit
 (22 14)  (388 318)  (388 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (390 318)  (390 318)  routing T_7_19.tnr_op_7 <X> T_7_19.lc_trk_g3_7
 (25 14)  (391 318)  (391 318)  routing T_7_19.sp4_h_r_38 <X> T_7_19.lc_trk_g3_6
 (28 14)  (394 318)  (394 318)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 318)  (395 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (35 14)  (401 318)  (401 318)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.input_2_7
 (37 14)  (403 318)  (403 318)  LC_7 Logic Functioning bit
 (39 14)  (405 318)  (405 318)  LC_7 Logic Functioning bit
 (40 14)  (406 318)  (406 318)  LC_7 Logic Functioning bit
 (42 14)  (408 318)  (408 318)  LC_7 Logic Functioning bit
 (44 14)  (410 318)  (410 318)  LC_7 Logic Functioning bit
 (22 15)  (388 319)  (388 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (389 319)  (389 319)  routing T_7_19.sp4_h_r_38 <X> T_7_19.lc_trk_g3_6
 (24 15)  (390 319)  (390 319)  routing T_7_19.sp4_h_r_38 <X> T_7_19.lc_trk_g3_6
 (27 15)  (393 319)  (393 319)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 319)  (395 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 319)  (396 319)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (398 319)  (398 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (399 319)  (399 319)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.input_2_7
 (35 15)  (401 319)  (401 319)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.input_2_7
 (36 15)  (402 319)  (402 319)  LC_7 Logic Functioning bit
 (38 15)  (404 319)  (404 319)  LC_7 Logic Functioning bit
 (41 15)  (407 319)  (407 319)  LC_7 Logic Functioning bit
 (43 15)  (409 319)  (409 319)  LC_7 Logic Functioning bit


LogicTile_8_19

 (21 0)  (441 304)  (441 304)  routing T_8_19.bnr_op_3 <X> T_8_19.lc_trk_g0_3
 (22 0)  (442 304)  (442 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (445 304)  (445 304)  routing T_8_19.bnr_op_2 <X> T_8_19.lc_trk_g0_2
 (26 0)  (446 304)  (446 304)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (447 304)  (447 304)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 304)  (448 304)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 304)  (449 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 304)  (450 304)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (451 304)  (451 304)  routing T_8_19.lc_trk_g0_5 <X> T_8_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 304)  (452 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (455 304)  (455 304)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.input_2_0
 (36 0)  (456 304)  (456 304)  LC_0 Logic Functioning bit
 (38 0)  (458 304)  (458 304)  LC_0 Logic Functioning bit
 (39 0)  (459 304)  (459 304)  LC_0 Logic Functioning bit
 (45 0)  (465 304)  (465 304)  LC_0 Logic Functioning bit
 (21 1)  (441 305)  (441 305)  routing T_8_19.bnr_op_3 <X> T_8_19.lc_trk_g0_3
 (22 1)  (442 305)  (442 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (445 305)  (445 305)  routing T_8_19.bnr_op_2 <X> T_8_19.lc_trk_g0_2
 (27 1)  (447 305)  (447 305)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (448 305)  (448 305)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 305)  (449 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (452 305)  (452 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (453 305)  (453 305)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.input_2_0
 (36 1)  (456 305)  (456 305)  LC_0 Logic Functioning bit
 (37 1)  (457 305)  (457 305)  LC_0 Logic Functioning bit
 (38 1)  (458 305)  (458 305)  LC_0 Logic Functioning bit
 (45 1)  (465 305)  (465 305)  LC_0 Logic Functioning bit
 (0 2)  (420 306)  (420 306)  routing T_8_19.glb_netwk_7 <X> T_8_19.wire_logic_cluster/lc_7/clk
 (1 2)  (421 306)  (421 306)  routing T_8_19.glb_netwk_7 <X> T_8_19.wire_logic_cluster/lc_7/clk
 (2 2)  (422 306)  (422 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (432 306)  (432 306)  routing T_8_19.sp4_v_t_39 <X> T_8_19.sp4_h_l_39
 (14 2)  (434 306)  (434 306)  routing T_8_19.bnr_op_4 <X> T_8_19.lc_trk_g0_4
 (17 2)  (437 306)  (437 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (438 306)  (438 306)  routing T_8_19.bnr_op_5 <X> T_8_19.lc_trk_g0_5
 (26 2)  (446 306)  (446 306)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (447 306)  (447 306)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 306)  (448 306)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 306)  (449 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 306)  (450 306)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (452 306)  (452 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (456 306)  (456 306)  LC_1 Logic Functioning bit
 (38 2)  (458 306)  (458 306)  LC_1 Logic Functioning bit
 (39 2)  (459 306)  (459 306)  LC_1 Logic Functioning bit
 (45 2)  (465 306)  (465 306)  LC_1 Logic Functioning bit
 (0 3)  (420 307)  (420 307)  routing T_8_19.glb_netwk_7 <X> T_8_19.wire_logic_cluster/lc_7/clk
 (11 3)  (431 307)  (431 307)  routing T_8_19.sp4_v_t_39 <X> T_8_19.sp4_h_l_39
 (14 3)  (434 307)  (434 307)  routing T_8_19.bnr_op_4 <X> T_8_19.lc_trk_g0_4
 (17 3)  (437 307)  (437 307)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (438 307)  (438 307)  routing T_8_19.bnr_op_5 <X> T_8_19.lc_trk_g0_5
 (27 3)  (447 307)  (447 307)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (448 307)  (448 307)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 307)  (449 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (451 307)  (451 307)  routing T_8_19.lc_trk_g0_2 <X> T_8_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (452 307)  (452 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (453 307)  (453 307)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.input_2_1
 (34 3)  (454 307)  (454 307)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.input_2_1
 (35 3)  (455 307)  (455 307)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.input_2_1
 (36 3)  (456 307)  (456 307)  LC_1 Logic Functioning bit
 (37 3)  (457 307)  (457 307)  LC_1 Logic Functioning bit
 (39 3)  (459 307)  (459 307)  LC_1 Logic Functioning bit
 (45 3)  (465 307)  (465 307)  LC_1 Logic Functioning bit
 (14 4)  (434 308)  (434 308)  routing T_8_19.bnr_op_0 <X> T_8_19.lc_trk_g1_0
 (17 4)  (437 308)  (437 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (438 308)  (438 308)  routing T_8_19.bnr_op_1 <X> T_8_19.lc_trk_g1_1
 (26 4)  (446 308)  (446 308)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (447 308)  (447 308)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 308)  (448 308)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 308)  (449 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 308)  (450 308)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (451 308)  (451 308)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 308)  (452 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (454 308)  (454 308)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (455 308)  (455 308)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.input_2_2
 (36 4)  (456 308)  (456 308)  LC_2 Logic Functioning bit
 (38 4)  (458 308)  (458 308)  LC_2 Logic Functioning bit
 (39 4)  (459 308)  (459 308)  LC_2 Logic Functioning bit
 (45 4)  (465 308)  (465 308)  LC_2 Logic Functioning bit
 (14 5)  (434 309)  (434 309)  routing T_8_19.bnr_op_0 <X> T_8_19.lc_trk_g1_0
 (17 5)  (437 309)  (437 309)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (438 309)  (438 309)  routing T_8_19.bnr_op_1 <X> T_8_19.lc_trk_g1_1
 (27 5)  (447 309)  (447 309)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (448 309)  (448 309)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 309)  (449 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (451 309)  (451 309)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (452 309)  (452 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (453 309)  (453 309)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.input_2_2
 (36 5)  (456 309)  (456 309)  LC_2 Logic Functioning bit
 (37 5)  (457 309)  (457 309)  LC_2 Logic Functioning bit
 (38 5)  (458 309)  (458 309)  LC_2 Logic Functioning bit
 (45 5)  (465 309)  (465 309)  LC_2 Logic Functioning bit
 (8 6)  (428 310)  (428 310)  routing T_8_19.sp4_v_t_41 <X> T_8_19.sp4_h_l_41
 (9 6)  (429 310)  (429 310)  routing T_8_19.sp4_v_t_41 <X> T_8_19.sp4_h_l_41
 (21 6)  (441 310)  (441 310)  routing T_8_19.bnr_op_7 <X> T_8_19.lc_trk_g1_7
 (22 6)  (442 310)  (442 310)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (445 310)  (445 310)  routing T_8_19.bnr_op_6 <X> T_8_19.lc_trk_g1_6
 (26 6)  (446 310)  (446 310)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (447 310)  (447 310)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 310)  (448 310)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 310)  (449 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 310)  (450 310)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (451 310)  (451 310)  routing T_8_19.lc_trk_g1_7 <X> T_8_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 310)  (452 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (454 310)  (454 310)  routing T_8_19.lc_trk_g1_7 <X> T_8_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 310)  (456 310)  LC_3 Logic Functioning bit
 (38 6)  (458 310)  (458 310)  LC_3 Logic Functioning bit
 (39 6)  (459 310)  (459 310)  LC_3 Logic Functioning bit
 (45 6)  (465 310)  (465 310)  LC_3 Logic Functioning bit
 (21 7)  (441 311)  (441 311)  routing T_8_19.bnr_op_7 <X> T_8_19.lc_trk_g1_7
 (22 7)  (442 311)  (442 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (445 311)  (445 311)  routing T_8_19.bnr_op_6 <X> T_8_19.lc_trk_g1_6
 (27 7)  (447 311)  (447 311)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 311)  (448 311)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 311)  (449 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (451 311)  (451 311)  routing T_8_19.lc_trk_g1_7 <X> T_8_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (452 311)  (452 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (453 311)  (453 311)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.input_2_3
 (34 7)  (454 311)  (454 311)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.input_2_3
 (35 7)  (455 311)  (455 311)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.input_2_3
 (36 7)  (456 311)  (456 311)  LC_3 Logic Functioning bit
 (37 7)  (457 311)  (457 311)  LC_3 Logic Functioning bit
 (39 7)  (459 311)  (459 311)  LC_3 Logic Functioning bit
 (45 7)  (465 311)  (465 311)  LC_3 Logic Functioning bit
 (51 7)  (471 311)  (471 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (446 312)  (446 312)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (447 312)  (447 312)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 312)  (448 312)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 312)  (449 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 312)  (450 312)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 312)  (452 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (454 312)  (454 312)  routing T_8_19.lc_trk_g1_0 <X> T_8_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (455 312)  (455 312)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.input_2_4
 (36 8)  (456 312)  (456 312)  LC_4 Logic Functioning bit
 (38 8)  (458 312)  (458 312)  LC_4 Logic Functioning bit
 (39 8)  (459 312)  (459 312)  LC_4 Logic Functioning bit
 (45 8)  (465 312)  (465 312)  LC_4 Logic Functioning bit
 (13 9)  (433 313)  (433 313)  routing T_8_19.sp4_v_t_38 <X> T_8_19.sp4_h_r_8
 (27 9)  (447 313)  (447 313)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (448 313)  (448 313)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 313)  (449 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (452 313)  (452 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (453 313)  (453 313)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.input_2_4
 (36 9)  (456 313)  (456 313)  LC_4 Logic Functioning bit
 (37 9)  (457 313)  (457 313)  LC_4 Logic Functioning bit
 (38 9)  (458 313)  (458 313)  LC_4 Logic Functioning bit
 (45 9)  (465 313)  (465 313)  LC_4 Logic Functioning bit
 (26 10)  (446 314)  (446 314)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (447 314)  (447 314)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (448 314)  (448 314)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 314)  (449 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 314)  (450 314)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 314)  (452 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (454 314)  (454 314)  routing T_8_19.lc_trk_g1_1 <X> T_8_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (456 314)  (456 314)  LC_5 Logic Functioning bit
 (38 10)  (458 314)  (458 314)  LC_5 Logic Functioning bit
 (39 10)  (459 314)  (459 314)  LC_5 Logic Functioning bit
 (45 10)  (465 314)  (465 314)  LC_5 Logic Functioning bit
 (14 11)  (434 315)  (434 315)  routing T_8_19.sp4_r_v_b_36 <X> T_8_19.lc_trk_g2_4
 (17 11)  (437 315)  (437 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (447 315)  (447 315)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (448 315)  (448 315)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 315)  (449 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (452 315)  (452 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (453 315)  (453 315)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.input_2_5
 (34 11)  (454 315)  (454 315)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.input_2_5
 (35 11)  (455 315)  (455 315)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.input_2_5
 (36 11)  (456 315)  (456 315)  LC_5 Logic Functioning bit
 (37 11)  (457 315)  (457 315)  LC_5 Logic Functioning bit
 (39 11)  (459 315)  (459 315)  LC_5 Logic Functioning bit
 (45 11)  (465 315)  (465 315)  LC_5 Logic Functioning bit
 (26 12)  (446 316)  (446 316)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (447 316)  (447 316)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (448 316)  (448 316)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 316)  (449 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 316)  (450 316)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (452 316)  (452 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (455 316)  (455 316)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.input_2_6
 (36 12)  (456 316)  (456 316)  LC_6 Logic Functioning bit
 (38 12)  (458 316)  (458 316)  LC_6 Logic Functioning bit
 (39 12)  (459 316)  (459 316)  LC_6 Logic Functioning bit
 (45 12)  (465 316)  (465 316)  LC_6 Logic Functioning bit
 (22 13)  (442 317)  (442 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (445 317)  (445 317)  routing T_8_19.sp4_r_v_b_42 <X> T_8_19.lc_trk_g3_2
 (27 13)  (447 317)  (447 317)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (448 317)  (448 317)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 317)  (449 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (451 317)  (451 317)  routing T_8_19.lc_trk_g0_3 <X> T_8_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (452 317)  (452 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (453 317)  (453 317)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.input_2_6
 (36 13)  (456 317)  (456 317)  LC_6 Logic Functioning bit
 (37 13)  (457 317)  (457 317)  LC_6 Logic Functioning bit
 (38 13)  (458 317)  (458 317)  LC_6 Logic Functioning bit
 (45 13)  (465 317)  (465 317)  LC_6 Logic Functioning bit
 (1 14)  (421 318)  (421 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (16 14)  (436 318)  (436 318)  routing T_8_19.sp12_v_b_21 <X> T_8_19.lc_trk_g3_5
 (17 14)  (437 318)  (437 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (26 14)  (446 318)  (446 318)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (447 318)  (447 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 318)  (448 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 318)  (449 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 318)  (450 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (451 318)  (451 318)  routing T_8_19.lc_trk_g0_4 <X> T_8_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 318)  (452 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (456 318)  (456 318)  LC_7 Logic Functioning bit
 (38 14)  (458 318)  (458 318)  LC_7 Logic Functioning bit
 (39 14)  (459 318)  (459 318)  LC_7 Logic Functioning bit
 (45 14)  (465 318)  (465 318)  LC_7 Logic Functioning bit
 (14 15)  (434 319)  (434 319)  routing T_8_19.sp4_r_v_b_44 <X> T_8_19.lc_trk_g3_4
 (17 15)  (437 319)  (437 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (438 319)  (438 319)  routing T_8_19.sp12_v_b_21 <X> T_8_19.lc_trk_g3_5
 (27 15)  (447 319)  (447 319)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (448 319)  (448 319)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 319)  (449 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (452 319)  (452 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (453 319)  (453 319)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.input_2_7
 (34 15)  (454 319)  (454 319)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.input_2_7
 (35 15)  (455 319)  (455 319)  routing T_8_19.lc_trk_g3_2 <X> T_8_19.input_2_7
 (36 15)  (456 319)  (456 319)  LC_7 Logic Functioning bit
 (37 15)  (457 319)  (457 319)  LC_7 Logic Functioning bit
 (39 15)  (459 319)  (459 319)  LC_7 Logic Functioning bit
 (45 15)  (465 319)  (465 319)  LC_7 Logic Functioning bit


LogicTile_9_19

 (28 0)  (502 304)  (502 304)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 304)  (503 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 304)  (504 304)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (506 304)  (506 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (510 304)  (510 304)  LC_0 Logic Functioning bit
 (37 0)  (511 304)  (511 304)  LC_0 Logic Functioning bit
 (38 0)  (512 304)  (512 304)  LC_0 Logic Functioning bit
 (39 0)  (513 304)  (513 304)  LC_0 Logic Functioning bit
 (44 0)  (518 304)  (518 304)  LC_0 Logic Functioning bit
 (40 1)  (514 305)  (514 305)  LC_0 Logic Functioning bit
 (41 1)  (515 305)  (515 305)  LC_0 Logic Functioning bit
 (42 1)  (516 305)  (516 305)  LC_0 Logic Functioning bit
 (43 1)  (517 305)  (517 305)  LC_0 Logic Functioning bit
 (49 1)  (523 305)  (523 305)  Carry_In_Mux bit 

 (25 2)  (499 306)  (499 306)  routing T_9_19.bnr_op_6 <X> T_9_19.lc_trk_g0_6
 (28 2)  (502 306)  (502 306)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 306)  (503 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (504 306)  (504 306)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (506 306)  (506 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 306)  (510 306)  LC_1 Logic Functioning bit
 (37 2)  (511 306)  (511 306)  LC_1 Logic Functioning bit
 (38 2)  (512 306)  (512 306)  LC_1 Logic Functioning bit
 (39 2)  (513 306)  (513 306)  LC_1 Logic Functioning bit
 (44 2)  (518 306)  (518 306)  LC_1 Logic Functioning bit
 (22 3)  (496 307)  (496 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (499 307)  (499 307)  routing T_9_19.bnr_op_6 <X> T_9_19.lc_trk_g0_6
 (40 3)  (514 307)  (514 307)  LC_1 Logic Functioning bit
 (41 3)  (515 307)  (515 307)  LC_1 Logic Functioning bit
 (42 3)  (516 307)  (516 307)  LC_1 Logic Functioning bit
 (43 3)  (517 307)  (517 307)  LC_1 Logic Functioning bit
 (19 4)  (493 308)  (493 308)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (27 4)  (501 308)  (501 308)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (502 308)  (502 308)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 308)  (503 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 308)  (506 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (511 308)  (511 308)  LC_2 Logic Functioning bit
 (39 4)  (513 308)  (513 308)  LC_2 Logic Functioning bit
 (41 4)  (515 308)  (515 308)  LC_2 Logic Functioning bit
 (43 4)  (517 308)  (517 308)  LC_2 Logic Functioning bit
 (37 5)  (511 309)  (511 309)  LC_2 Logic Functioning bit
 (39 5)  (513 309)  (513 309)  LC_2 Logic Functioning bit
 (41 5)  (515 309)  (515 309)  LC_2 Logic Functioning bit
 (43 5)  (517 309)  (517 309)  LC_2 Logic Functioning bit
 (5 6)  (479 310)  (479 310)  routing T_9_19.sp4_v_t_38 <X> T_9_19.sp4_h_l_38
 (22 6)  (496 310)  (496 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (497 310)  (497 310)  routing T_9_19.sp4_h_r_7 <X> T_9_19.lc_trk_g1_7
 (24 6)  (498 310)  (498 310)  routing T_9_19.sp4_h_r_7 <X> T_9_19.lc_trk_g1_7
 (6 7)  (480 311)  (480 311)  routing T_9_19.sp4_v_t_38 <X> T_9_19.sp4_h_l_38
 (21 7)  (495 311)  (495 311)  routing T_9_19.sp4_h_r_7 <X> T_9_19.lc_trk_g1_7
 (10 8)  (484 312)  (484 312)  routing T_9_19.sp4_v_t_39 <X> T_9_19.sp4_h_r_7
 (15 10)  (489 314)  (489 314)  routing T_9_19.tnl_op_5 <X> T_9_19.lc_trk_g2_5
 (17 10)  (491 314)  (491 314)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (500 314)  (500 314)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (503 314)  (503 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 314)  (504 314)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (505 314)  (505 314)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (506 314)  (506 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (508 314)  (508 314)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (52 10)  (526 314)  (526 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (488 315)  (488 315)  routing T_9_19.tnl_op_4 <X> T_9_19.lc_trk_g2_4
 (15 11)  (489 315)  (489 315)  routing T_9_19.tnl_op_4 <X> T_9_19.lc_trk_g2_4
 (17 11)  (491 315)  (491 315)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (492 315)  (492 315)  routing T_9_19.tnl_op_5 <X> T_9_19.lc_trk_g2_5
 (27 11)  (501 315)  (501 315)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (502 315)  (502 315)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (503 315)  (503 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (504 315)  (504 315)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (505 315)  (505 315)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (41 11)  (515 315)  (515 315)  LC_5 Logic Functioning bit
 (43 11)  (517 315)  (517 315)  LC_5 Logic Functioning bit
 (53 11)  (527 315)  (527 315)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 13)  (488 317)  (488 317)  routing T_9_19.tnl_op_0 <X> T_9_19.lc_trk_g3_0
 (15 13)  (489 317)  (489 317)  routing T_9_19.tnl_op_0 <X> T_9_19.lc_trk_g3_0
 (17 13)  (491 317)  (491 317)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (15 15)  (489 319)  (489 319)  routing T_9_19.sp4_v_t_33 <X> T_9_19.lc_trk_g3_4
 (16 15)  (490 319)  (490 319)  routing T_9_19.sp4_v_t_33 <X> T_9_19.lc_trk_g3_4
 (17 15)  (491 319)  (491 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_10_19

 (22 0)  (550 304)  (550 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (552 304)  (552 304)  routing T_10_19.bot_op_3 <X> T_10_19.lc_trk_g0_3
 (17 4)  (545 308)  (545 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (32 4)  (560 308)  (560 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (564 308)  (564 308)  LC_2 Logic Functioning bit
 (38 4)  (566 308)  (566 308)  LC_2 Logic Functioning bit
 (22 5)  (550 309)  (550 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (552 309)  (552 309)  routing T_10_19.bot_op_2 <X> T_10_19.lc_trk_g1_2
 (27 5)  (555 309)  (555 309)  routing T_10_19.lc_trk_g1_1 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 309)  (557 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (559 309)  (559 309)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (565 309)  (565 309)  LC_2 Logic Functioning bit
 (39 5)  (567 309)  (567 309)  LC_2 Logic Functioning bit
 (27 8)  (555 312)  (555 312)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (557 312)  (557 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (560 312)  (560 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (561 312)  (561 312)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (562 312)  (562 312)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (564 312)  (564 312)  LC_4 Logic Functioning bit
 (38 8)  (566 312)  (566 312)  LC_4 Logic Functioning bit
 (30 9)  (558 313)  (558 313)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (564 313)  (564 313)  LC_4 Logic Functioning bit
 (38 9)  (566 313)  (566 313)  LC_4 Logic Functioning bit
 (14 12)  (542 316)  (542 316)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g3_0
 (15 13)  (543 317)  (543 317)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g3_0
 (16 13)  (544 317)  (544 317)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g3_0
 (17 13)  (545 317)  (545 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0


IpCon_Tile_25_19

 (36 0)  (1366 304)  (1366 304)  LC_0 Logic Functioning bit
 (37 0)  (1367 304)  (1367 304)  LC_0 Logic Functioning bit
 (42 0)  (1372 304)  (1372 304)  LC_0 Logic Functioning bit
 (43 0)  (1373 304)  (1373 304)  LC_0 Logic Functioning bit
 (50 0)  (1380 304)  (1380 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 305)  (1366 305)  LC_0 Logic Functioning bit
 (37 1)  (1367 305)  (1367 305)  LC_0 Logic Functioning bit
 (42 1)  (1372 305)  (1372 305)  LC_0 Logic Functioning bit
 (43 1)  (1373 305)  (1373 305)  LC_0 Logic Functioning bit
 (36 2)  (1366 306)  (1366 306)  LC_1 Logic Functioning bit
 (37 2)  (1367 306)  (1367 306)  LC_1 Logic Functioning bit
 (42 2)  (1372 306)  (1372 306)  LC_1 Logic Functioning bit
 (43 2)  (1373 306)  (1373 306)  LC_1 Logic Functioning bit
 (50 2)  (1380 306)  (1380 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 307)  (1366 307)  LC_1 Logic Functioning bit
 (37 3)  (1367 307)  (1367 307)  LC_1 Logic Functioning bit
 (42 3)  (1372 307)  (1372 307)  LC_1 Logic Functioning bit
 (43 3)  (1373 307)  (1373 307)  LC_1 Logic Functioning bit
 (36 4)  (1366 308)  (1366 308)  LC_2 Logic Functioning bit
 (37 4)  (1367 308)  (1367 308)  LC_2 Logic Functioning bit
 (42 4)  (1372 308)  (1372 308)  LC_2 Logic Functioning bit
 (43 4)  (1373 308)  (1373 308)  LC_2 Logic Functioning bit
 (50 4)  (1380 308)  (1380 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 309)  (1366 309)  LC_2 Logic Functioning bit
 (37 5)  (1367 309)  (1367 309)  LC_2 Logic Functioning bit
 (42 5)  (1372 309)  (1372 309)  LC_2 Logic Functioning bit
 (43 5)  (1373 309)  (1373 309)  LC_2 Logic Functioning bit
 (36 6)  (1366 310)  (1366 310)  LC_3 Logic Functioning bit
 (37 6)  (1367 310)  (1367 310)  LC_3 Logic Functioning bit
 (42 6)  (1372 310)  (1372 310)  LC_3 Logic Functioning bit
 (43 6)  (1373 310)  (1373 310)  LC_3 Logic Functioning bit
 (50 6)  (1380 310)  (1380 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 311)  (1366 311)  LC_3 Logic Functioning bit
 (37 7)  (1367 311)  (1367 311)  LC_3 Logic Functioning bit
 (42 7)  (1372 311)  (1372 311)  LC_3 Logic Functioning bit
 (43 7)  (1373 311)  (1373 311)  LC_3 Logic Functioning bit
 (36 8)  (1366 312)  (1366 312)  LC_4 Logic Functioning bit
 (37 8)  (1367 312)  (1367 312)  LC_4 Logic Functioning bit
 (42 8)  (1372 312)  (1372 312)  LC_4 Logic Functioning bit
 (43 8)  (1373 312)  (1373 312)  LC_4 Logic Functioning bit
 (50 8)  (1380 312)  (1380 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 313)  (1366 313)  LC_4 Logic Functioning bit
 (37 9)  (1367 313)  (1367 313)  LC_4 Logic Functioning bit
 (42 9)  (1372 313)  (1372 313)  LC_4 Logic Functioning bit
 (43 9)  (1373 313)  (1373 313)  LC_4 Logic Functioning bit
 (36 10)  (1366 314)  (1366 314)  LC_5 Logic Functioning bit
 (37 10)  (1367 314)  (1367 314)  LC_5 Logic Functioning bit
 (42 10)  (1372 314)  (1372 314)  LC_5 Logic Functioning bit
 (43 10)  (1373 314)  (1373 314)  LC_5 Logic Functioning bit
 (50 10)  (1380 314)  (1380 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 315)  (1366 315)  LC_5 Logic Functioning bit
 (37 11)  (1367 315)  (1367 315)  LC_5 Logic Functioning bit
 (42 11)  (1372 315)  (1372 315)  LC_5 Logic Functioning bit
 (43 11)  (1373 315)  (1373 315)  LC_5 Logic Functioning bit
 (36 12)  (1366 316)  (1366 316)  LC_6 Logic Functioning bit
 (37 12)  (1367 316)  (1367 316)  LC_6 Logic Functioning bit
 (42 12)  (1372 316)  (1372 316)  LC_6 Logic Functioning bit
 (43 12)  (1373 316)  (1373 316)  LC_6 Logic Functioning bit
 (50 12)  (1380 316)  (1380 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 317)  (1366 317)  LC_6 Logic Functioning bit
 (37 13)  (1367 317)  (1367 317)  LC_6 Logic Functioning bit
 (42 13)  (1372 317)  (1372 317)  LC_6 Logic Functioning bit
 (43 13)  (1373 317)  (1373 317)  LC_6 Logic Functioning bit
 (36 14)  (1366 318)  (1366 318)  LC_7 Logic Functioning bit
 (37 14)  (1367 318)  (1367 318)  LC_7 Logic Functioning bit
 (42 14)  (1372 318)  (1372 318)  LC_7 Logic Functioning bit
 (43 14)  (1373 318)  (1373 318)  LC_7 Logic Functioning bit
 (50 14)  (1380 318)  (1380 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 319)  (1366 319)  LC_7 Logic Functioning bit
 (37 15)  (1367 319)  (1367 319)  LC_7 Logic Functioning bit
 (42 15)  (1372 319)  (1372 319)  LC_7 Logic Functioning bit
 (43 15)  (1373 319)  (1373 319)  LC_7 Logic Functioning bit


LogicTile_1_18

 (27 0)  (81 288)  (81 288)  routing T_1_18.lc_trk_g1_4 <X> T_1_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 288)  (83 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (84 288)  (84 288)  routing T_1_18.lc_trk_g1_4 <X> T_1_18.wire_logic_cluster/lc_0/in_1
 (35 0)  (89 288)  (89 288)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.input_2_0
 (44 0)  (98 288)  (98 288)  LC_0 Logic Functioning bit
 (22 1)  (76 289)  (76 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (77 289)  (77 289)  routing T_1_18.sp4_v_b_18 <X> T_1_18.lc_trk_g0_2
 (24 1)  (78 289)  (78 289)  routing T_1_18.sp4_v_b_18 <X> T_1_18.lc_trk_g0_2
 (32 1)  (86 289)  (86 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (87 289)  (87 289)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.input_2_0
 (35 1)  (89 289)  (89 289)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.input_2_0
 (29 2)  (83 290)  (83 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (86 290)  (86 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (90 290)  (90 290)  LC_1 Logic Functioning bit
 (37 2)  (91 290)  (91 290)  LC_1 Logic Functioning bit
 (38 2)  (92 290)  (92 290)  LC_1 Logic Functioning bit
 (39 2)  (93 290)  (93 290)  LC_1 Logic Functioning bit
 (44 2)  (98 290)  (98 290)  LC_1 Logic Functioning bit
 (48 2)  (102 290)  (102 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (15 3)  (69 291)  (69 291)  routing T_1_18.bot_op_4 <X> T_1_18.lc_trk_g0_4
 (17 3)  (71 291)  (71 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (76 291)  (76 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (77 291)  (77 291)  routing T_1_18.sp4_v_b_22 <X> T_1_18.lc_trk_g0_6
 (24 3)  (78 291)  (78 291)  routing T_1_18.sp4_v_b_22 <X> T_1_18.lc_trk_g0_6
 (30 3)  (84 291)  (84 291)  routing T_1_18.lc_trk_g0_2 <X> T_1_18.wire_logic_cluster/lc_1/in_1
 (40 3)  (94 291)  (94 291)  LC_1 Logic Functioning bit
 (41 3)  (95 291)  (95 291)  LC_1 Logic Functioning bit
 (42 3)  (96 291)  (96 291)  LC_1 Logic Functioning bit
 (43 3)  (97 291)  (97 291)  LC_1 Logic Functioning bit
 (27 4)  (81 292)  (81 292)  routing T_1_18.lc_trk_g1_0 <X> T_1_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 292)  (83 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 292)  (86 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (89 292)  (89 292)  routing T_1_18.lc_trk_g0_4 <X> T_1_18.input_2_2
 (36 4)  (90 292)  (90 292)  LC_2 Logic Functioning bit
 (39 4)  (93 292)  (93 292)  LC_2 Logic Functioning bit
 (41 4)  (95 292)  (95 292)  LC_2 Logic Functioning bit
 (42 4)  (96 292)  (96 292)  LC_2 Logic Functioning bit
 (44 4)  (98 292)  (98 292)  LC_2 Logic Functioning bit
 (15 5)  (69 293)  (69 293)  routing T_1_18.sp4_v_t_5 <X> T_1_18.lc_trk_g1_0
 (16 5)  (70 293)  (70 293)  routing T_1_18.sp4_v_t_5 <X> T_1_18.lc_trk_g1_0
 (17 5)  (71 293)  (71 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (32 5)  (86 293)  (86 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (90 293)  (90 293)  LC_2 Logic Functioning bit
 (39 5)  (93 293)  (93 293)  LC_2 Logic Functioning bit
 (41 5)  (95 293)  (95 293)  LC_2 Logic Functioning bit
 (42 5)  (96 293)  (96 293)  LC_2 Logic Functioning bit
 (48 5)  (102 293)  (102 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (68 294)  (68 294)  routing T_1_18.bnr_op_4 <X> T_1_18.lc_trk_g1_4
 (25 6)  (79 294)  (79 294)  routing T_1_18.sp4_v_t_3 <X> T_1_18.lc_trk_g1_6
 (29 6)  (83 294)  (83 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 294)  (84 294)  routing T_1_18.lc_trk_g0_6 <X> T_1_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (86 294)  (86 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (90 294)  (90 294)  LC_3 Logic Functioning bit
 (37 6)  (91 294)  (91 294)  LC_3 Logic Functioning bit
 (38 6)  (92 294)  (92 294)  LC_3 Logic Functioning bit
 (39 6)  (93 294)  (93 294)  LC_3 Logic Functioning bit
 (44 6)  (98 294)  (98 294)  LC_3 Logic Functioning bit
 (48 6)  (102 294)  (102 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (68 295)  (68 295)  routing T_1_18.bnr_op_4 <X> T_1_18.lc_trk_g1_4
 (17 7)  (71 295)  (71 295)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (76 295)  (76 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (77 295)  (77 295)  routing T_1_18.sp4_v_t_3 <X> T_1_18.lc_trk_g1_6
 (25 7)  (79 295)  (79 295)  routing T_1_18.sp4_v_t_3 <X> T_1_18.lc_trk_g1_6
 (30 7)  (84 295)  (84 295)  routing T_1_18.lc_trk_g0_6 <X> T_1_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (94 295)  (94 295)  LC_3 Logic Functioning bit
 (41 7)  (95 295)  (95 295)  LC_3 Logic Functioning bit
 (42 7)  (96 295)  (96 295)  LC_3 Logic Functioning bit
 (43 7)  (97 295)  (97 295)  LC_3 Logic Functioning bit
 (28 8)  (82 296)  (82 296)  routing T_1_18.lc_trk_g2_5 <X> T_1_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 296)  (83 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 296)  (84 296)  routing T_1_18.lc_trk_g2_5 <X> T_1_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 296)  (86 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (90 296)  (90 296)  LC_4 Logic Functioning bit
 (37 8)  (91 296)  (91 296)  LC_4 Logic Functioning bit
 (38 8)  (92 296)  (92 296)  LC_4 Logic Functioning bit
 (39 8)  (93 296)  (93 296)  LC_4 Logic Functioning bit
 (44 8)  (98 296)  (98 296)  LC_4 Logic Functioning bit
 (40 9)  (94 297)  (94 297)  LC_4 Logic Functioning bit
 (41 9)  (95 297)  (95 297)  LC_4 Logic Functioning bit
 (42 9)  (96 297)  (96 297)  LC_4 Logic Functioning bit
 (43 9)  (97 297)  (97 297)  LC_4 Logic Functioning bit
 (48 9)  (102 297)  (102 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (71 298)  (71 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (81 298)  (81 298)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (82 298)  (82 298)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 298)  (83 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 298)  (84 298)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 298)  (86 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (90 298)  (90 298)  LC_5 Logic Functioning bit
 (37 10)  (91 298)  (91 298)  LC_5 Logic Functioning bit
 (38 10)  (92 298)  (92 298)  LC_5 Logic Functioning bit
 (39 10)  (93 298)  (93 298)  LC_5 Logic Functioning bit
 (44 10)  (98 298)  (98 298)  LC_5 Logic Functioning bit
 (16 11)  (70 299)  (70 299)  routing T_1_18.sp12_v_b_12 <X> T_1_18.lc_trk_g2_4
 (17 11)  (71 299)  (71 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (76 299)  (76 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (77 299)  (77 299)  routing T_1_18.sp12_v_b_14 <X> T_1_18.lc_trk_g2_6
 (40 11)  (94 299)  (94 299)  LC_5 Logic Functioning bit
 (41 11)  (95 299)  (95 299)  LC_5 Logic Functioning bit
 (42 11)  (96 299)  (96 299)  LC_5 Logic Functioning bit
 (43 11)  (97 299)  (97 299)  LC_5 Logic Functioning bit
 (48 11)  (102 299)  (102 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (27 12)  (81 300)  (81 300)  routing T_1_18.lc_trk_g1_6 <X> T_1_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 300)  (83 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (84 300)  (84 300)  routing T_1_18.lc_trk_g1_6 <X> T_1_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (86 300)  (86 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (90 300)  (90 300)  LC_6 Logic Functioning bit
 (37 12)  (91 300)  (91 300)  LC_6 Logic Functioning bit
 (38 12)  (92 300)  (92 300)  LC_6 Logic Functioning bit
 (39 12)  (93 300)  (93 300)  LC_6 Logic Functioning bit
 (44 12)  (98 300)  (98 300)  LC_6 Logic Functioning bit
 (30 13)  (84 301)  (84 301)  routing T_1_18.lc_trk_g1_6 <X> T_1_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (94 301)  (94 301)  LC_6 Logic Functioning bit
 (41 13)  (95 301)  (95 301)  LC_6 Logic Functioning bit
 (42 13)  (96 301)  (96 301)  LC_6 Logic Functioning bit
 (43 13)  (97 301)  (97 301)  LC_6 Logic Functioning bit
 (48 13)  (102 301)  (102 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (71 302)  (71 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (28 14)  (82 302)  (82 302)  routing T_1_18.lc_trk_g2_4 <X> T_1_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 302)  (83 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 302)  (84 302)  routing T_1_18.lc_trk_g2_4 <X> T_1_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (86 302)  (86 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (90 302)  (90 302)  LC_7 Logic Functioning bit
 (37 14)  (91 302)  (91 302)  LC_7 Logic Functioning bit
 (38 14)  (92 302)  (92 302)  LC_7 Logic Functioning bit
 (39 14)  (93 302)  (93 302)  LC_7 Logic Functioning bit
 (44 14)  (98 302)  (98 302)  LC_7 Logic Functioning bit
 (40 15)  (94 303)  (94 303)  LC_7 Logic Functioning bit
 (41 15)  (95 303)  (95 303)  LC_7 Logic Functioning bit
 (42 15)  (96 303)  (96 303)  LC_7 Logic Functioning bit
 (43 15)  (97 303)  (97 303)  LC_7 Logic Functioning bit
 (52 15)  (106 303)  (106 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_2_18

 (17 0)  (125 288)  (125 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (134 288)  (134 288)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (137 288)  (137 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 288)  (139 288)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 288)  (140 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 288)  (141 288)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 288)  (142 288)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (144 288)  (144 288)  LC_0 Logic Functioning bit
 (37 0)  (145 288)  (145 288)  LC_0 Logic Functioning bit
 (38 0)  (146 288)  (146 288)  LC_0 Logic Functioning bit
 (39 0)  (147 288)  (147 288)  LC_0 Logic Functioning bit
 (45 0)  (153 288)  (153 288)  LC_0 Logic Functioning bit
 (18 1)  (126 289)  (126 289)  routing T_2_18.sp4_r_v_b_34 <X> T_2_18.lc_trk_g0_1
 (26 1)  (134 289)  (134 289)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (136 289)  (136 289)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (137 289)  (137 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (139 289)  (139 289)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 289)  (140 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (142 289)  (142 289)  routing T_2_18.lc_trk_g1_1 <X> T_2_18.input_2_0
 (36 1)  (144 289)  (144 289)  LC_0 Logic Functioning bit
 (37 1)  (145 289)  (145 289)  LC_0 Logic Functioning bit
 (45 1)  (153 289)  (153 289)  LC_0 Logic Functioning bit
 (48 1)  (156 289)  (156 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (108 290)  (108 290)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (1 2)  (109 290)  (109 290)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (2 2)  (110 290)  (110 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (134 290)  (134 290)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (136 290)  (136 290)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 290)  (137 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 290)  (138 290)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 290)  (140 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 290)  (141 290)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (142 290)  (142 290)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 290)  (144 290)  LC_1 Logic Functioning bit
 (38 2)  (146 290)  (146 290)  LC_1 Logic Functioning bit
 (39 2)  (147 290)  (147 290)  LC_1 Logic Functioning bit
 (45 2)  (153 290)  (153 290)  LC_1 Logic Functioning bit
 (0 3)  (108 291)  (108 291)  routing T_2_18.glb_netwk_7 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (28 3)  (136 291)  (136 291)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (137 291)  (137 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (138 291)  (138 291)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (139 291)  (139 291)  routing T_2_18.lc_trk_g3_3 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 291)  (140 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (144 291)  (144 291)  LC_1 Logic Functioning bit
 (37 3)  (145 291)  (145 291)  LC_1 Logic Functioning bit
 (39 3)  (147 291)  (147 291)  LC_1 Logic Functioning bit
 (45 3)  (153 291)  (153 291)  LC_1 Logic Functioning bit
 (48 3)  (156 291)  (156 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (16 4)  (124 292)  (124 292)  routing T_2_18.sp4_v_b_1 <X> T_2_18.lc_trk_g1_1
 (17 4)  (125 292)  (125 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (126 292)  (126 292)  routing T_2_18.sp4_v_b_1 <X> T_2_18.lc_trk_g1_1
 (26 4)  (134 292)  (134 292)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (137 292)  (137 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (139 292)  (139 292)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 292)  (140 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 292)  (141 292)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (143 292)  (143 292)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.input_2_2
 (36 4)  (144 292)  (144 292)  LC_2 Logic Functioning bit
 (37 4)  (145 292)  (145 292)  LC_2 Logic Functioning bit
 (42 4)  (150 292)  (150 292)  LC_2 Logic Functioning bit
 (43 4)  (151 292)  (151 292)  LC_2 Logic Functioning bit
 (45 4)  (153 292)  (153 292)  LC_2 Logic Functioning bit
 (53 4)  (161 292)  (161 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (134 293)  (134 293)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (136 293)  (136 293)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 293)  (137 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (140 293)  (140 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (141 293)  (141 293)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.input_2_2
 (34 5)  (142 293)  (142 293)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.input_2_2
 (35 5)  (143 293)  (143 293)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.input_2_2
 (36 5)  (144 293)  (144 293)  LC_2 Logic Functioning bit
 (37 5)  (145 293)  (145 293)  LC_2 Logic Functioning bit
 (45 5)  (153 293)  (153 293)  LC_2 Logic Functioning bit
 (26 6)  (134 294)  (134 294)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (136 294)  (136 294)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 294)  (137 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (138 294)  (138 294)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (139 294)  (139 294)  routing T_2_18.lc_trk_g2_4 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 294)  (140 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 294)  (141 294)  routing T_2_18.lc_trk_g2_4 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (144 294)  (144 294)  LC_3 Logic Functioning bit
 (38 6)  (146 294)  (146 294)  LC_3 Logic Functioning bit
 (39 6)  (147 294)  (147 294)  LC_3 Logic Functioning bit
 (45 6)  (153 294)  (153 294)  LC_3 Logic Functioning bit
 (28 7)  (136 295)  (136 295)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 295)  (137 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (138 295)  (138 295)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (140 295)  (140 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (144 295)  (144 295)  LC_3 Logic Functioning bit
 (37 7)  (145 295)  (145 295)  LC_3 Logic Functioning bit
 (39 7)  (147 295)  (147 295)  LC_3 Logic Functioning bit
 (45 7)  (153 295)  (153 295)  LC_3 Logic Functioning bit
 (48 7)  (156 295)  (156 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (134 296)  (134 296)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (137 296)  (137 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (139 296)  (139 296)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 296)  (140 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 296)  (141 296)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 296)  (144 296)  LC_4 Logic Functioning bit
 (37 8)  (145 296)  (145 296)  LC_4 Logic Functioning bit
 (42 8)  (150 296)  (150 296)  LC_4 Logic Functioning bit
 (43 8)  (151 296)  (151 296)  LC_4 Logic Functioning bit
 (45 8)  (153 296)  (153 296)  LC_4 Logic Functioning bit
 (14 9)  (122 297)  (122 297)  routing T_2_18.tnl_op_0 <X> T_2_18.lc_trk_g2_0
 (15 9)  (123 297)  (123 297)  routing T_2_18.tnl_op_0 <X> T_2_18.lc_trk_g2_0
 (17 9)  (125 297)  (125 297)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (130 297)  (130 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (132 297)  (132 297)  routing T_2_18.tnl_op_2 <X> T_2_18.lc_trk_g2_2
 (25 9)  (133 297)  (133 297)  routing T_2_18.tnl_op_2 <X> T_2_18.lc_trk_g2_2
 (26 9)  (134 297)  (134 297)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 297)  (136 297)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 297)  (137 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (140 297)  (140 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (141 297)  (141 297)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.input_2_4
 (34 9)  (142 297)  (142 297)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.input_2_4
 (36 9)  (144 297)  (144 297)  LC_4 Logic Functioning bit
 (37 9)  (145 297)  (145 297)  LC_4 Logic Functioning bit
 (45 9)  (153 297)  (153 297)  LC_4 Logic Functioning bit
 (48 9)  (156 297)  (156 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (123 298)  (123 298)  routing T_2_18.sp4_v_t_32 <X> T_2_18.lc_trk_g2_5
 (16 10)  (124 298)  (124 298)  routing T_2_18.sp4_v_t_32 <X> T_2_18.lc_trk_g2_5
 (17 10)  (125 298)  (125 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (133 298)  (133 298)  routing T_2_18.sp4_v_b_38 <X> T_2_18.lc_trk_g2_6
 (26 10)  (134 298)  (134 298)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (136 298)  (136 298)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 298)  (137 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 298)  (138 298)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (140 298)  (140 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 298)  (141 298)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (144 298)  (144 298)  LC_5 Logic Functioning bit
 (38 10)  (146 298)  (146 298)  LC_5 Logic Functioning bit
 (39 10)  (147 298)  (147 298)  LC_5 Logic Functioning bit
 (45 10)  (153 298)  (153 298)  LC_5 Logic Functioning bit
 (14 11)  (122 299)  (122 299)  routing T_2_18.tnl_op_4 <X> T_2_18.lc_trk_g2_4
 (15 11)  (123 299)  (123 299)  routing T_2_18.tnl_op_4 <X> T_2_18.lc_trk_g2_4
 (17 11)  (125 299)  (125 299)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (130 299)  (130 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (131 299)  (131 299)  routing T_2_18.sp4_v_b_38 <X> T_2_18.lc_trk_g2_6
 (25 11)  (133 299)  (133 299)  routing T_2_18.sp4_v_b_38 <X> T_2_18.lc_trk_g2_6
 (28 11)  (136 299)  (136 299)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 299)  (137 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (138 299)  (138 299)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (139 299)  (139 299)  routing T_2_18.lc_trk_g2_2 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (140 299)  (140 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (144 299)  (144 299)  LC_5 Logic Functioning bit
 (37 11)  (145 299)  (145 299)  LC_5 Logic Functioning bit
 (39 11)  (147 299)  (147 299)  LC_5 Logic Functioning bit
 (45 11)  (153 299)  (153 299)  LC_5 Logic Functioning bit
 (48 11)  (156 299)  (156 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (123 300)  (123 300)  routing T_2_18.tnl_op_1 <X> T_2_18.lc_trk_g3_1
 (17 12)  (125 300)  (125 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (130 300)  (130 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (132 300)  (132 300)  routing T_2_18.tnl_op_3 <X> T_2_18.lc_trk_g3_3
 (26 12)  (134 300)  (134 300)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (137 300)  (137 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (139 300)  (139 300)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 300)  (140 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 300)  (141 300)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (144 300)  (144 300)  LC_6 Logic Functioning bit
 (37 12)  (145 300)  (145 300)  LC_6 Logic Functioning bit
 (42 12)  (150 300)  (150 300)  LC_6 Logic Functioning bit
 (43 12)  (151 300)  (151 300)  LC_6 Logic Functioning bit
 (45 12)  (153 300)  (153 300)  LC_6 Logic Functioning bit
 (18 13)  (126 301)  (126 301)  routing T_2_18.tnl_op_1 <X> T_2_18.lc_trk_g3_1
 (21 13)  (129 301)  (129 301)  routing T_2_18.tnl_op_3 <X> T_2_18.lc_trk_g3_3
 (26 13)  (134 301)  (134 301)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (136 301)  (136 301)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 301)  (137 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (140 301)  (140 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (141 301)  (141 301)  routing T_2_18.lc_trk_g2_0 <X> T_2_18.input_2_6
 (36 13)  (144 301)  (144 301)  LC_6 Logic Functioning bit
 (37 13)  (145 301)  (145 301)  LC_6 Logic Functioning bit
 (45 13)  (153 301)  (153 301)  LC_6 Logic Functioning bit
 (48 13)  (156 301)  (156 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (109 302)  (109 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (15 14)  (123 302)  (123 302)  routing T_2_18.tnl_op_5 <X> T_2_18.lc_trk_g3_5
 (17 14)  (125 302)  (125 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (130 302)  (130 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (132 302)  (132 302)  routing T_2_18.tnl_op_7 <X> T_2_18.lc_trk_g3_7
 (26 14)  (134 302)  (134 302)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (136 302)  (136 302)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 302)  (137 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 302)  (138 302)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (139 302)  (139 302)  routing T_2_18.lc_trk_g3_5 <X> T_2_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 302)  (140 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 302)  (141 302)  routing T_2_18.lc_trk_g3_5 <X> T_2_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 302)  (142 302)  routing T_2_18.lc_trk_g3_5 <X> T_2_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (144 302)  (144 302)  LC_7 Logic Functioning bit
 (38 14)  (146 302)  (146 302)  LC_7 Logic Functioning bit
 (39 14)  (147 302)  (147 302)  LC_7 Logic Functioning bit
 (45 14)  (153 302)  (153 302)  LC_7 Logic Functioning bit
 (18 15)  (126 303)  (126 303)  routing T_2_18.tnl_op_5 <X> T_2_18.lc_trk_g3_5
 (21 15)  (129 303)  (129 303)  routing T_2_18.tnl_op_7 <X> T_2_18.lc_trk_g3_7
 (22 15)  (130 303)  (130 303)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (132 303)  (132 303)  routing T_2_18.tnl_op_6 <X> T_2_18.lc_trk_g3_6
 (25 15)  (133 303)  (133 303)  routing T_2_18.tnl_op_6 <X> T_2_18.lc_trk_g3_6
 (28 15)  (136 303)  (136 303)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 303)  (137 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 303)  (138 303)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (140 303)  (140 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (144 303)  (144 303)  LC_7 Logic Functioning bit
 (37 15)  (145 303)  (145 303)  LC_7 Logic Functioning bit
 (39 15)  (147 303)  (147 303)  LC_7 Logic Functioning bit
 (45 15)  (153 303)  (153 303)  LC_7 Logic Functioning bit
 (48 15)  (156 303)  (156 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_18

 (14 8)  (176 296)  (176 296)  routing T_3_18.rgt_op_0 <X> T_3_18.lc_trk_g2_0
 (21 8)  (183 296)  (183 296)  routing T_3_18.rgt_op_3 <X> T_3_18.lc_trk_g2_3
 (22 8)  (184 296)  (184 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (186 296)  (186 296)  routing T_3_18.rgt_op_3 <X> T_3_18.lc_trk_g2_3
 (15 9)  (177 297)  (177 297)  routing T_3_18.rgt_op_0 <X> T_3_18.lc_trk_g2_0
 (17 9)  (179 297)  (179 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (15 12)  (177 300)  (177 300)  routing T_3_18.rgt_op_1 <X> T_3_18.lc_trk_g3_1
 (17 12)  (179 300)  (179 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (180 300)  (180 300)  routing T_3_18.rgt_op_1 <X> T_3_18.lc_trk_g3_1
 (25 12)  (187 300)  (187 300)  routing T_3_18.rgt_op_2 <X> T_3_18.lc_trk_g3_2
 (22 13)  (184 301)  (184 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (186 301)  (186 301)  routing T_3_18.rgt_op_2 <X> T_3_18.lc_trk_g3_2
 (27 14)  (189 302)  (189 302)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (190 302)  (190 302)  routing T_3_18.lc_trk_g3_1 <X> T_3_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 302)  (191 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 302)  (194 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 302)  (195 302)  routing T_3_18.lc_trk_g2_0 <X> T_3_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (198 302)  (198 302)  LC_7 Logic Functioning bit
 (37 14)  (199 302)  (199 302)  LC_7 Logic Functioning bit
 (38 14)  (200 302)  (200 302)  LC_7 Logic Functioning bit
 (39 14)  (201 302)  (201 302)  LC_7 Logic Functioning bit
 (41 14)  (203 302)  (203 302)  LC_7 Logic Functioning bit
 (42 14)  (204 302)  (204 302)  LC_7 Logic Functioning bit
 (43 14)  (205 302)  (205 302)  LC_7 Logic Functioning bit
 (26 15)  (188 303)  (188 303)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (189 303)  (189 303)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (190 303)  (190 303)  routing T_3_18.lc_trk_g3_2 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 303)  (191 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (194 303)  (194 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (195 303)  (195 303)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.input_2_7
 (35 15)  (197 303)  (197 303)  routing T_3_18.lc_trk_g2_3 <X> T_3_18.input_2_7
 (36 15)  (198 303)  (198 303)  LC_7 Logic Functioning bit
 (37 15)  (199 303)  (199 303)  LC_7 Logic Functioning bit
 (38 15)  (200 303)  (200 303)  LC_7 Logic Functioning bit
 (39 15)  (201 303)  (201 303)  LC_7 Logic Functioning bit
 (40 15)  (202 303)  (202 303)  LC_7 Logic Functioning bit
 (41 15)  (203 303)  (203 303)  LC_7 Logic Functioning bit
 (42 15)  (204 303)  (204 303)  LC_7 Logic Functioning bit
 (43 15)  (205 303)  (205 303)  LC_7 Logic Functioning bit


LogicTile_4_18

 (27 0)  (243 288)  (243 288)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 288)  (244 288)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 288)  (245 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 288)  (248 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (252 288)  (252 288)  LC_0 Logic Functioning bit
 (39 0)  (255 288)  (255 288)  LC_0 Logic Functioning bit
 (41 0)  (257 288)  (257 288)  LC_0 Logic Functioning bit
 (42 0)  (258 288)  (258 288)  LC_0 Logic Functioning bit
 (44 0)  (260 288)  (260 288)  LC_0 Logic Functioning bit
 (45 0)  (261 288)  (261 288)  LC_0 Logic Functioning bit
 (32 1)  (248 289)  (248 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (249 289)  (249 289)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.input_2_0
 (35 1)  (251 289)  (251 289)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.input_2_0
 (36 1)  (252 289)  (252 289)  LC_0 Logic Functioning bit
 (39 1)  (255 289)  (255 289)  LC_0 Logic Functioning bit
 (41 1)  (257 289)  (257 289)  LC_0 Logic Functioning bit
 (42 1)  (258 289)  (258 289)  LC_0 Logic Functioning bit
 (45 1)  (261 289)  (261 289)  LC_0 Logic Functioning bit
 (49 1)  (265 289)  (265 289)  Carry_In_Mux bit 

 (0 2)  (216 290)  (216 290)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (1 2)  (217 290)  (217 290)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (2 2)  (218 290)  (218 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (243 290)  (243 290)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 290)  (244 290)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 290)  (245 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 290)  (248 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (252 290)  (252 290)  LC_1 Logic Functioning bit
 (39 2)  (255 290)  (255 290)  LC_1 Logic Functioning bit
 (41 2)  (257 290)  (257 290)  LC_1 Logic Functioning bit
 (42 2)  (258 290)  (258 290)  LC_1 Logic Functioning bit
 (44 2)  (260 290)  (260 290)  LC_1 Logic Functioning bit
 (45 2)  (261 290)  (261 290)  LC_1 Logic Functioning bit
 (0 3)  (216 291)  (216 291)  routing T_4_18.glb_netwk_7 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (32 3)  (248 291)  (248 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (249 291)  (249 291)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.input_2_1
 (35 3)  (251 291)  (251 291)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.input_2_1
 (36 3)  (252 291)  (252 291)  LC_1 Logic Functioning bit
 (39 3)  (255 291)  (255 291)  LC_1 Logic Functioning bit
 (41 3)  (257 291)  (257 291)  LC_1 Logic Functioning bit
 (42 3)  (258 291)  (258 291)  LC_1 Logic Functioning bit
 (45 3)  (261 291)  (261 291)  LC_1 Logic Functioning bit
 (1 4)  (217 292)  (217 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (27 4)  (243 292)  (243 292)  routing T_4_18.lc_trk_g3_4 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 292)  (244 292)  routing T_4_18.lc_trk_g3_4 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 292)  (245 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 292)  (246 292)  routing T_4_18.lc_trk_g3_4 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 292)  (248 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 292)  (252 292)  LC_2 Logic Functioning bit
 (39 4)  (255 292)  (255 292)  LC_2 Logic Functioning bit
 (41 4)  (257 292)  (257 292)  LC_2 Logic Functioning bit
 (42 4)  (258 292)  (258 292)  LC_2 Logic Functioning bit
 (44 4)  (260 292)  (260 292)  LC_2 Logic Functioning bit
 (45 4)  (261 292)  (261 292)  LC_2 Logic Functioning bit
 (0 5)  (216 293)  (216 293)  routing T_4_18.glb_netwk_3 <X> T_4_18.wire_logic_cluster/lc_7/cen
 (32 5)  (248 293)  (248 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (249 293)  (249 293)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.input_2_2
 (35 5)  (251 293)  (251 293)  routing T_4_18.lc_trk_g2_2 <X> T_4_18.input_2_2
 (36 5)  (252 293)  (252 293)  LC_2 Logic Functioning bit
 (39 5)  (255 293)  (255 293)  LC_2 Logic Functioning bit
 (41 5)  (257 293)  (257 293)  LC_2 Logic Functioning bit
 (42 5)  (258 293)  (258 293)  LC_2 Logic Functioning bit
 (45 5)  (261 293)  (261 293)  LC_2 Logic Functioning bit
 (27 6)  (243 294)  (243 294)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 294)  (244 294)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 294)  (245 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 294)  (246 294)  routing T_4_18.lc_trk_g3_5 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 294)  (248 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 294)  (252 294)  LC_3 Logic Functioning bit
 (39 6)  (255 294)  (255 294)  LC_3 Logic Functioning bit
 (41 6)  (257 294)  (257 294)  LC_3 Logic Functioning bit
 (42 6)  (258 294)  (258 294)  LC_3 Logic Functioning bit
 (44 6)  (260 294)  (260 294)  LC_3 Logic Functioning bit
 (45 6)  (261 294)  (261 294)  LC_3 Logic Functioning bit
 (32 7)  (248 295)  (248 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (249 295)  (249 295)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.input_2_3
 (35 7)  (251 295)  (251 295)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.input_2_3
 (36 7)  (252 295)  (252 295)  LC_3 Logic Functioning bit
 (39 7)  (255 295)  (255 295)  LC_3 Logic Functioning bit
 (41 7)  (257 295)  (257 295)  LC_3 Logic Functioning bit
 (42 7)  (258 295)  (258 295)  LC_3 Logic Functioning bit
 (45 7)  (261 295)  (261 295)  LC_3 Logic Functioning bit
 (21 8)  (237 296)  (237 296)  routing T_4_18.rgt_op_3 <X> T_4_18.lc_trk_g2_3
 (22 8)  (238 296)  (238 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (240 296)  (240 296)  routing T_4_18.rgt_op_3 <X> T_4_18.lc_trk_g2_3
 (25 8)  (241 296)  (241 296)  routing T_4_18.rgt_op_2 <X> T_4_18.lc_trk_g2_2
 (32 8)  (248 296)  (248 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (252 296)  (252 296)  LC_4 Logic Functioning bit
 (37 8)  (253 296)  (253 296)  LC_4 Logic Functioning bit
 (38 8)  (254 296)  (254 296)  LC_4 Logic Functioning bit
 (39 8)  (255 296)  (255 296)  LC_4 Logic Functioning bit
 (45 8)  (261 296)  (261 296)  LC_4 Logic Functioning bit
 (51 8)  (267 296)  (267 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (220 297)  (220 297)  routing T_4_18.sp4_v_t_36 <X> T_4_18.sp4_h_r_6
 (22 9)  (238 297)  (238 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (240 297)  (240 297)  routing T_4_18.rgt_op_2 <X> T_4_18.lc_trk_g2_2
 (36 9)  (252 297)  (252 297)  LC_4 Logic Functioning bit
 (37 9)  (253 297)  (253 297)  LC_4 Logic Functioning bit
 (38 9)  (254 297)  (254 297)  LC_4 Logic Functioning bit
 (39 9)  (255 297)  (255 297)  LC_4 Logic Functioning bit
 (45 9)  (261 297)  (261 297)  LC_4 Logic Functioning bit
 (48 9)  (264 297)  (264 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 12)  (230 300)  (230 300)  routing T_4_18.rgt_op_0 <X> T_4_18.lc_trk_g3_0
 (15 12)  (231 300)  (231 300)  routing T_4_18.rgt_op_1 <X> T_4_18.lc_trk_g3_1
 (17 12)  (233 300)  (233 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (234 300)  (234 300)  routing T_4_18.rgt_op_1 <X> T_4_18.lc_trk_g3_1
 (15 13)  (231 301)  (231 301)  routing T_4_18.rgt_op_0 <X> T_4_18.lc_trk_g3_0
 (17 13)  (233 301)  (233 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (1 14)  (217 302)  (217 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (230 302)  (230 302)  routing T_4_18.rgt_op_4 <X> T_4_18.lc_trk_g3_4
 (15 14)  (231 302)  (231 302)  routing T_4_18.rgt_op_5 <X> T_4_18.lc_trk_g3_5
 (17 14)  (233 302)  (233 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (234 302)  (234 302)  routing T_4_18.rgt_op_5 <X> T_4_18.lc_trk_g3_5
 (15 15)  (231 303)  (231 303)  routing T_4_18.rgt_op_4 <X> T_4_18.lc_trk_g3_4
 (17 15)  (233 303)  (233 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_5_18

 (10 0)  (280 288)  (280 288)  routing T_5_18.sp4_v_t_45 <X> T_5_18.sp4_h_r_1
 (27 0)  (297 288)  (297 288)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (298 288)  (298 288)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 288)  (299 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 288)  (302 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (307 288)  (307 288)  LC_0 Logic Functioning bit
 (39 0)  (309 288)  (309 288)  LC_0 Logic Functioning bit
 (44 0)  (314 288)  (314 288)  LC_0 Logic Functioning bit
 (45 0)  (315 288)  (315 288)  LC_0 Logic Functioning bit
 (26 1)  (296 289)  (296 289)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (298 289)  (298 289)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 289)  (299 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (41 1)  (311 289)  (311 289)  LC_0 Logic Functioning bit
 (43 1)  (313 289)  (313 289)  LC_0 Logic Functioning bit
 (45 1)  (315 289)  (315 289)  LC_0 Logic Functioning bit
 (48 1)  (318 289)  (318 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (319 289)  (319 289)  Carry_In_Mux bit 

 (0 2)  (270 290)  (270 290)  routing T_5_18.glb_netwk_7 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (1 2)  (271 290)  (271 290)  routing T_5_18.glb_netwk_7 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (2 2)  (272 290)  (272 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (297 290)  (297 290)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 290)  (298 290)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 290)  (299 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 290)  (302 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (307 290)  (307 290)  LC_1 Logic Functioning bit
 (39 2)  (309 290)  (309 290)  LC_1 Logic Functioning bit
 (44 2)  (314 290)  (314 290)  LC_1 Logic Functioning bit
 (45 2)  (315 290)  (315 290)  LC_1 Logic Functioning bit
 (0 3)  (270 291)  (270 291)  routing T_5_18.glb_netwk_7 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (26 3)  (296 291)  (296 291)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (297 291)  (297 291)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (298 291)  (298 291)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 291)  (299 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (311 291)  (311 291)  LC_1 Logic Functioning bit
 (43 3)  (313 291)  (313 291)  LC_1 Logic Functioning bit
 (45 3)  (315 291)  (315 291)  LC_1 Logic Functioning bit
 (51 3)  (321 291)  (321 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (270 292)  (270 292)  routing T_5_18.glb_netwk_5 <X> T_5_18.wire_logic_cluster/lc_7/cen
 (1 4)  (271 292)  (271 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (21 4)  (291 292)  (291 292)  routing T_5_18.wire_logic_cluster/lc_3/out <X> T_5_18.lc_trk_g1_3
 (22 4)  (292 292)  (292 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (295 292)  (295 292)  routing T_5_18.wire_logic_cluster/lc_2/out <X> T_5_18.lc_trk_g1_2
 (27 4)  (297 292)  (297 292)  routing T_5_18.lc_trk_g1_2 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 292)  (299 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 292)  (302 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (307 292)  (307 292)  LC_2 Logic Functioning bit
 (39 4)  (309 292)  (309 292)  LC_2 Logic Functioning bit
 (44 4)  (314 292)  (314 292)  LC_2 Logic Functioning bit
 (45 4)  (315 292)  (315 292)  LC_2 Logic Functioning bit
 (22 5)  (292 293)  (292 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (296 293)  (296 293)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (298 293)  (298 293)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 293)  (299 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (300 293)  (300 293)  routing T_5_18.lc_trk_g1_2 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (41 5)  (311 293)  (311 293)  LC_2 Logic Functioning bit
 (43 5)  (313 293)  (313 293)  LC_2 Logic Functioning bit
 (45 5)  (315 293)  (315 293)  LC_2 Logic Functioning bit
 (27 6)  (297 294)  (297 294)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 294)  (299 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (302 294)  (302 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (307 294)  (307 294)  LC_3 Logic Functioning bit
 (39 6)  (309 294)  (309 294)  LC_3 Logic Functioning bit
 (44 6)  (314 294)  (314 294)  LC_3 Logic Functioning bit
 (45 6)  (315 294)  (315 294)  LC_3 Logic Functioning bit
 (26 7)  (296 295)  (296 295)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (297 295)  (297 295)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (298 295)  (298 295)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 295)  (299 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (300 295)  (300 295)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (41 7)  (311 295)  (311 295)  LC_3 Logic Functioning bit
 (43 7)  (313 295)  (313 295)  LC_3 Logic Functioning bit
 (45 7)  (315 295)  (315 295)  LC_3 Logic Functioning bit
 (25 8)  (295 296)  (295 296)  routing T_5_18.sp12_v_t_1 <X> T_5_18.lc_trk_g2_2
 (27 8)  (297 296)  (297 296)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 296)  (298 296)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 296)  (299 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 296)  (300 296)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (302 296)  (302 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (307 296)  (307 296)  LC_4 Logic Functioning bit
 (39 8)  (309 296)  (309 296)  LC_4 Logic Functioning bit
 (44 8)  (314 296)  (314 296)  LC_4 Logic Functioning bit
 (45 8)  (315 296)  (315 296)  LC_4 Logic Functioning bit
 (22 9)  (292 297)  (292 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (294 297)  (294 297)  routing T_5_18.sp12_v_t_1 <X> T_5_18.lc_trk_g2_2
 (25 9)  (295 297)  (295 297)  routing T_5_18.sp12_v_t_1 <X> T_5_18.lc_trk_g2_2
 (26 9)  (296 297)  (296 297)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 297)  (298 297)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 297)  (299 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (311 297)  (311 297)  LC_4 Logic Functioning bit
 (43 9)  (313 297)  (313 297)  LC_4 Logic Functioning bit
 (45 9)  (315 297)  (315 297)  LC_4 Logic Functioning bit
 (17 10)  (287 298)  (287 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (288 298)  (288 298)  routing T_5_18.wire_logic_cluster/lc_5/out <X> T_5_18.lc_trk_g2_5
 (26 10)  (296 298)  (296 298)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (298 298)  (298 298)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 298)  (299 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (302 298)  (302 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (307 298)  (307 298)  LC_5 Logic Functioning bit
 (39 10)  (309 298)  (309 298)  LC_5 Logic Functioning bit
 (45 10)  (315 298)  (315 298)  LC_5 Logic Functioning bit
 (28 11)  (298 299)  (298 299)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 299)  (299 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (300 299)  (300 299)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (40 11)  (310 299)  (310 299)  LC_5 Logic Functioning bit
 (42 11)  (312 299)  (312 299)  LC_5 Logic Functioning bit
 (45 11)  (315 299)  (315 299)  LC_5 Logic Functioning bit
 (10 12)  (280 300)  (280 300)  routing T_5_18.sp4_v_t_40 <X> T_5_18.sp4_h_r_10
 (14 12)  (284 300)  (284 300)  routing T_5_18.wire_logic_cluster/lc_0/out <X> T_5_18.lc_trk_g3_0
 (17 12)  (287 300)  (287 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 300)  (288 300)  routing T_5_18.wire_logic_cluster/lc_1/out <X> T_5_18.lc_trk_g3_1
 (25 12)  (295 300)  (295 300)  routing T_5_18.sp12_v_t_1 <X> T_5_18.lc_trk_g3_2
 (17 13)  (287 301)  (287 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (292 301)  (292 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (294 301)  (294 301)  routing T_5_18.sp12_v_t_1 <X> T_5_18.lc_trk_g3_2
 (25 13)  (295 301)  (295 301)  routing T_5_18.sp12_v_t_1 <X> T_5_18.lc_trk_g3_2
 (1 14)  (271 302)  (271 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (284 302)  (284 302)  routing T_5_18.wire_logic_cluster/lc_4/out <X> T_5_18.lc_trk_g3_4
 (17 15)  (287 303)  (287 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


RAM_Tile_6_18

 (11 3)  (335 291)  (335 291)  routing T_6_18.sp4_h_r_6 <X> T_6_18.sp4_h_l_39
 (12 3)  (336 291)  (336 291)  routing T_6_18.sp4_h_l_39 <X> T_6_18.sp4_v_t_39
 (13 3)  (337 291)  (337 291)  routing T_6_18.sp4_h_r_6 <X> T_6_18.sp4_h_l_39


LogicTile_7_18

 (26 0)  (392 288)  (392 288)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (394 288)  (394 288)  routing T_7_18.lc_trk_g2_1 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 288)  (395 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 288)  (398 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 288)  (399 288)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (401 288)  (401 288)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.input_2_0
 (41 0)  (407 288)  (407 288)  LC_0 Logic Functioning bit
 (42 0)  (408 288)  (408 288)  LC_0 Logic Functioning bit
 (43 0)  (409 288)  (409 288)  LC_0 Logic Functioning bit
 (45 0)  (411 288)  (411 288)  LC_0 Logic Functioning bit
 (22 1)  (388 289)  (388 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (391 289)  (391 289)  routing T_7_18.sp4_r_v_b_33 <X> T_7_18.lc_trk_g0_2
 (29 1)  (395 289)  (395 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (397 289)  (397 289)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 289)  (398 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (399 289)  (399 289)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.input_2_0
 (40 1)  (406 289)  (406 289)  LC_0 Logic Functioning bit
 (41 1)  (407 289)  (407 289)  LC_0 Logic Functioning bit
 (42 1)  (408 289)  (408 289)  LC_0 Logic Functioning bit
 (43 1)  (409 289)  (409 289)  LC_0 Logic Functioning bit
 (45 1)  (411 289)  (411 289)  LC_0 Logic Functioning bit
 (0 2)  (366 290)  (366 290)  routing T_7_18.glb_netwk_7 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (1 2)  (367 290)  (367 290)  routing T_7_18.glb_netwk_7 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (368 290)  (368 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (366 291)  (366 291)  routing T_7_18.glb_netwk_7 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (14 3)  (380 291)  (380 291)  routing T_7_18.sp4_r_v_b_28 <X> T_7_18.lc_trk_g0_4
 (17 3)  (383 291)  (383 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (367 292)  (367 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (387 292)  (387 292)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g1_3
 (22 4)  (388 292)  (388 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (389 292)  (389 292)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g1_3
 (24 4)  (390 292)  (390 292)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g1_3
 (0 5)  (366 293)  (366 293)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (1 5)  (367 293)  (367 293)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (21 5)  (387 293)  (387 293)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g1_3
 (15 8)  (381 296)  (381 296)  routing T_7_18.sp4_h_r_25 <X> T_7_18.lc_trk_g2_1
 (16 8)  (382 296)  (382 296)  routing T_7_18.sp4_h_r_25 <X> T_7_18.lc_trk_g2_1
 (17 8)  (383 296)  (383 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (387 296)  (387 296)  routing T_7_18.sp4_h_r_43 <X> T_7_18.lc_trk_g2_3
 (22 8)  (388 296)  (388 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (389 296)  (389 296)  routing T_7_18.sp4_h_r_43 <X> T_7_18.lc_trk_g2_3
 (24 8)  (390 296)  (390 296)  routing T_7_18.sp4_h_r_43 <X> T_7_18.lc_trk_g2_3
 (25 8)  (391 296)  (391 296)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g2_2
 (26 8)  (392 296)  (392 296)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (394 296)  (394 296)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 296)  (395 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (398 296)  (398 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 296)  (399 296)  routing T_7_18.lc_trk_g2_1 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (401 296)  (401 296)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.input_2_4
 (37 8)  (403 296)  (403 296)  LC_4 Logic Functioning bit
 (39 8)  (405 296)  (405 296)  LC_4 Logic Functioning bit
 (42 8)  (408 296)  (408 296)  LC_4 Logic Functioning bit
 (45 8)  (411 296)  (411 296)  LC_4 Logic Functioning bit
 (18 9)  (384 297)  (384 297)  routing T_7_18.sp4_h_r_25 <X> T_7_18.lc_trk_g2_1
 (21 9)  (387 297)  (387 297)  routing T_7_18.sp4_h_r_43 <X> T_7_18.lc_trk_g2_3
 (22 9)  (388 297)  (388 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (389 297)  (389 297)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g2_2
 (24 9)  (390 297)  (390 297)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g2_2
 (29 9)  (395 297)  (395 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (396 297)  (396 297)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (398 297)  (398 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (399 297)  (399 297)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.input_2_4
 (34 9)  (400 297)  (400 297)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.input_2_4
 (35 9)  (401 297)  (401 297)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.input_2_4
 (37 9)  (403 297)  (403 297)  LC_4 Logic Functioning bit
 (39 9)  (405 297)  (405 297)  LC_4 Logic Functioning bit
 (40 9)  (406 297)  (406 297)  LC_4 Logic Functioning bit
 (42 9)  (408 297)  (408 297)  LC_4 Logic Functioning bit
 (45 9)  (411 297)  (411 297)  LC_4 Logic Functioning bit
 (14 10)  (380 298)  (380 298)  routing T_7_18.sp4_v_b_36 <X> T_7_18.lc_trk_g2_4
 (16 10)  (382 298)  (382 298)  routing T_7_18.sp4_v_b_37 <X> T_7_18.lc_trk_g2_5
 (17 10)  (383 298)  (383 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (384 298)  (384 298)  routing T_7_18.sp4_v_b_37 <X> T_7_18.lc_trk_g2_5
 (27 10)  (393 298)  (393 298)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (394 298)  (394 298)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 298)  (395 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (398 298)  (398 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 298)  (399 298)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (401 298)  (401 298)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.input_2_5
 (45 10)  (411 298)  (411 298)  LC_5 Logic Functioning bit
 (14 11)  (380 299)  (380 299)  routing T_7_18.sp4_v_b_36 <X> T_7_18.lc_trk_g2_4
 (16 11)  (382 299)  (382 299)  routing T_7_18.sp4_v_b_36 <X> T_7_18.lc_trk_g2_4
 (17 11)  (383 299)  (383 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (384 299)  (384 299)  routing T_7_18.sp4_v_b_37 <X> T_7_18.lc_trk_g2_5
 (28 11)  (394 299)  (394 299)  routing T_7_18.lc_trk_g2_1 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 299)  (395 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (396 299)  (396 299)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (397 299)  (397 299)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (398 299)  (398 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (399 299)  (399 299)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.input_2_5
 (36 11)  (402 299)  (402 299)  LC_5 Logic Functioning bit
 (45 11)  (411 299)  (411 299)  LC_5 Logic Functioning bit
 (22 12)  (388 300)  (388 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (389 300)  (389 300)  routing T_7_18.sp12_v_b_19 <X> T_7_18.lc_trk_g3_3
 (21 13)  (387 301)  (387 301)  routing T_7_18.sp12_v_b_19 <X> T_7_18.lc_trk_g3_3
 (1 14)  (367 302)  (367 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (21 14)  (387 302)  (387 302)  routing T_7_18.sp4_v_t_26 <X> T_7_18.lc_trk_g3_7
 (22 14)  (388 302)  (388 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (389 302)  (389 302)  routing T_7_18.sp4_v_t_26 <X> T_7_18.lc_trk_g3_7
 (29 14)  (395 302)  (395 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (398 302)  (398 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 302)  (399 302)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (401 302)  (401 302)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.input_2_7
 (45 14)  (411 302)  (411 302)  LC_7 Logic Functioning bit
 (21 15)  (387 303)  (387 303)  routing T_7_18.sp4_v_t_26 <X> T_7_18.lc_trk_g3_7
 (28 15)  (394 303)  (394 303)  routing T_7_18.lc_trk_g2_1 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 303)  (395 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (396 303)  (396 303)  routing T_7_18.lc_trk_g0_2 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (397 303)  (397 303)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (398 303)  (398 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (399 303)  (399 303)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.input_2_7
 (36 15)  (402 303)  (402 303)  LC_7 Logic Functioning bit
 (45 15)  (411 303)  (411 303)  LC_7 Logic Functioning bit


LogicTile_8_18

 (21 0)  (441 288)  (441 288)  routing T_8_18.bnr_op_3 <X> T_8_18.lc_trk_g0_3
 (22 0)  (442 288)  (442 288)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (28 0)  (448 288)  (448 288)  routing T_8_18.lc_trk_g2_1 <X> T_8_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 288)  (449 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (451 288)  (451 288)  routing T_8_18.lc_trk_g1_6 <X> T_8_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 288)  (452 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (454 288)  (454 288)  routing T_8_18.lc_trk_g1_6 <X> T_8_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (455 288)  (455 288)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.input_2_0
 (36 0)  (456 288)  (456 288)  LC_0 Logic Functioning bit
 (38 0)  (458 288)  (458 288)  LC_0 Logic Functioning bit
 (39 0)  (459 288)  (459 288)  LC_0 Logic Functioning bit
 (45 0)  (465 288)  (465 288)  LC_0 Logic Functioning bit
 (21 1)  (441 289)  (441 289)  routing T_8_18.bnr_op_3 <X> T_8_18.lc_trk_g0_3
 (28 1)  (448 289)  (448 289)  routing T_8_18.lc_trk_g2_0 <X> T_8_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 289)  (449 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (451 289)  (451 289)  routing T_8_18.lc_trk_g1_6 <X> T_8_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 289)  (452 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (453 289)  (453 289)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.input_2_0
 (35 1)  (455 289)  (455 289)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.input_2_0
 (36 1)  (456 289)  (456 289)  LC_0 Logic Functioning bit
 (37 1)  (457 289)  (457 289)  LC_0 Logic Functioning bit
 (39 1)  (459 289)  (459 289)  LC_0 Logic Functioning bit
 (45 1)  (465 289)  (465 289)  LC_0 Logic Functioning bit
 (0 2)  (420 290)  (420 290)  routing T_8_18.glb_netwk_7 <X> T_8_18.wire_logic_cluster/lc_7/clk
 (1 2)  (421 290)  (421 290)  routing T_8_18.glb_netwk_7 <X> T_8_18.wire_logic_cluster/lc_7/clk
 (2 2)  (422 290)  (422 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (434 290)  (434 290)  routing T_8_18.bnr_op_4 <X> T_8_18.lc_trk_g0_4
 (26 2)  (446 290)  (446 290)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (448 290)  (448 290)  routing T_8_18.lc_trk_g2_0 <X> T_8_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 290)  (449 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (451 290)  (451 290)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 290)  (452 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (454 290)  (454 290)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 290)  (456 290)  LC_1 Logic Functioning bit
 (38 2)  (458 290)  (458 290)  LC_1 Logic Functioning bit
 (39 2)  (459 290)  (459 290)  LC_1 Logic Functioning bit
 (45 2)  (465 290)  (465 290)  LC_1 Logic Functioning bit
 (0 3)  (420 291)  (420 291)  routing T_8_18.glb_netwk_7 <X> T_8_18.wire_logic_cluster/lc_7/clk
 (14 3)  (434 291)  (434 291)  routing T_8_18.bnr_op_4 <X> T_8_18.lc_trk_g0_4
 (17 3)  (437 291)  (437 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (26 3)  (446 291)  (446 291)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (447 291)  (447 291)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (448 291)  (448 291)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 291)  (449 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (452 291)  (452 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (453 291)  (453 291)  routing T_8_18.lc_trk_g2_1 <X> T_8_18.input_2_1
 (36 3)  (456 291)  (456 291)  LC_1 Logic Functioning bit
 (37 3)  (457 291)  (457 291)  LC_1 Logic Functioning bit
 (38 3)  (458 291)  (458 291)  LC_1 Logic Functioning bit
 (45 3)  (465 291)  (465 291)  LC_1 Logic Functioning bit
 (10 4)  (430 292)  (430 292)  routing T_8_18.sp4_v_t_46 <X> T_8_18.sp4_h_r_4
 (11 4)  (431 292)  (431 292)  routing T_8_18.sp4_h_r_0 <X> T_8_18.sp4_v_b_5
 (17 4)  (437 292)  (437 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (438 292)  (438 292)  routing T_8_18.bnr_op_1 <X> T_8_18.lc_trk_g1_1
 (25 4)  (445 292)  (445 292)  routing T_8_18.bnr_op_2 <X> T_8_18.lc_trk_g1_2
 (18 5)  (438 293)  (438 293)  routing T_8_18.bnr_op_1 <X> T_8_18.lc_trk_g1_1
 (22 5)  (442 293)  (442 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (445 293)  (445 293)  routing T_8_18.bnr_op_2 <X> T_8_18.lc_trk_g1_2
 (17 6)  (437 294)  (437 294)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (438 294)  (438 294)  routing T_8_18.bnr_op_5 <X> T_8_18.lc_trk_g1_5
 (25 6)  (445 294)  (445 294)  routing T_8_18.bnr_op_6 <X> T_8_18.lc_trk_g1_6
 (26 6)  (446 294)  (446 294)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (448 294)  (448 294)  routing T_8_18.lc_trk_g2_0 <X> T_8_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 294)  (449 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (451 294)  (451 294)  routing T_8_18.lc_trk_g0_4 <X> T_8_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 294)  (452 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (456 294)  (456 294)  LC_3 Logic Functioning bit
 (38 6)  (458 294)  (458 294)  LC_3 Logic Functioning bit
 (39 6)  (459 294)  (459 294)  LC_3 Logic Functioning bit
 (45 6)  (465 294)  (465 294)  LC_3 Logic Functioning bit
 (18 7)  (438 295)  (438 295)  routing T_8_18.bnr_op_5 <X> T_8_18.lc_trk_g1_5
 (22 7)  (442 295)  (442 295)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (445 295)  (445 295)  routing T_8_18.bnr_op_6 <X> T_8_18.lc_trk_g1_6
 (26 7)  (446 295)  (446 295)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (447 295)  (447 295)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 295)  (448 295)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 295)  (449 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (452 295)  (452 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (453 295)  (453 295)  routing T_8_18.lc_trk_g2_1 <X> T_8_18.input_2_3
 (36 7)  (456 295)  (456 295)  LC_3 Logic Functioning bit
 (37 7)  (457 295)  (457 295)  LC_3 Logic Functioning bit
 (38 7)  (458 295)  (458 295)  LC_3 Logic Functioning bit
 (45 7)  (465 295)  (465 295)  LC_3 Logic Functioning bit
 (15 8)  (435 296)  (435 296)  routing T_8_18.sp4_h_r_41 <X> T_8_18.lc_trk_g2_1
 (16 8)  (436 296)  (436 296)  routing T_8_18.sp4_h_r_41 <X> T_8_18.lc_trk_g2_1
 (17 8)  (437 296)  (437 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (438 296)  (438 296)  routing T_8_18.sp4_h_r_41 <X> T_8_18.lc_trk_g2_1
 (28 8)  (448 296)  (448 296)  routing T_8_18.lc_trk_g2_1 <X> T_8_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 296)  (449 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (452 296)  (452 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (455 296)  (455 296)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.input_2_4
 (36 8)  (456 296)  (456 296)  LC_4 Logic Functioning bit
 (38 8)  (458 296)  (458 296)  LC_4 Logic Functioning bit
 (39 8)  (459 296)  (459 296)  LC_4 Logic Functioning bit
 (45 8)  (465 296)  (465 296)  LC_4 Logic Functioning bit
 (14 9)  (434 297)  (434 297)  routing T_8_18.sp12_v_b_16 <X> T_8_18.lc_trk_g2_0
 (16 9)  (436 297)  (436 297)  routing T_8_18.sp12_v_b_16 <X> T_8_18.lc_trk_g2_0
 (17 9)  (437 297)  (437 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (438 297)  (438 297)  routing T_8_18.sp4_h_r_41 <X> T_8_18.lc_trk_g2_1
 (28 9)  (448 297)  (448 297)  routing T_8_18.lc_trk_g2_0 <X> T_8_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 297)  (449 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (451 297)  (451 297)  routing T_8_18.lc_trk_g0_3 <X> T_8_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (452 297)  (452 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (453 297)  (453 297)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.input_2_4
 (35 9)  (455 297)  (455 297)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.input_2_4
 (36 9)  (456 297)  (456 297)  LC_4 Logic Functioning bit
 (37 9)  (457 297)  (457 297)  LC_4 Logic Functioning bit
 (39 9)  (459 297)  (459 297)  LC_4 Logic Functioning bit
 (45 9)  (465 297)  (465 297)  LC_4 Logic Functioning bit
 (26 10)  (446 298)  (446 298)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (448 298)  (448 298)  routing T_8_18.lc_trk_g2_0 <X> T_8_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 298)  (449 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (452 298)  (452 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (454 298)  (454 298)  routing T_8_18.lc_trk_g1_1 <X> T_8_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (456 298)  (456 298)  LC_5 Logic Functioning bit
 (38 10)  (458 298)  (458 298)  LC_5 Logic Functioning bit
 (39 10)  (459 298)  (459 298)  LC_5 Logic Functioning bit
 (45 10)  (465 298)  (465 298)  LC_5 Logic Functioning bit
 (22 11)  (442 299)  (442 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (443 299)  (443 299)  routing T_8_18.sp12_v_t_21 <X> T_8_18.lc_trk_g2_6
 (25 11)  (445 299)  (445 299)  routing T_8_18.sp12_v_t_21 <X> T_8_18.lc_trk_g2_6
 (26 11)  (446 299)  (446 299)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (447 299)  (447 299)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (448 299)  (448 299)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 299)  (449 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (452 299)  (452 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (453 299)  (453 299)  routing T_8_18.lc_trk_g2_1 <X> T_8_18.input_2_5
 (36 11)  (456 299)  (456 299)  LC_5 Logic Functioning bit
 (37 11)  (457 299)  (457 299)  LC_5 Logic Functioning bit
 (38 11)  (458 299)  (458 299)  LC_5 Logic Functioning bit
 (45 11)  (465 299)  (465 299)  LC_5 Logic Functioning bit
 (12 12)  (432 300)  (432 300)  routing T_8_18.sp4_v_b_11 <X> T_8_18.sp4_h_r_11
 (28 12)  (448 300)  (448 300)  routing T_8_18.lc_trk_g2_1 <X> T_8_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 300)  (449 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (452 300)  (452 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (454 300)  (454 300)  routing T_8_18.lc_trk_g1_2 <X> T_8_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (455 300)  (455 300)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.input_2_6
 (36 12)  (456 300)  (456 300)  LC_6 Logic Functioning bit
 (38 12)  (458 300)  (458 300)  LC_6 Logic Functioning bit
 (39 12)  (459 300)  (459 300)  LC_6 Logic Functioning bit
 (45 12)  (465 300)  (465 300)  LC_6 Logic Functioning bit
 (11 13)  (431 301)  (431 301)  routing T_8_18.sp4_v_b_11 <X> T_8_18.sp4_h_r_11
 (28 13)  (448 301)  (448 301)  routing T_8_18.lc_trk_g2_0 <X> T_8_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 301)  (449 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (451 301)  (451 301)  routing T_8_18.lc_trk_g1_2 <X> T_8_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (452 301)  (452 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (453 301)  (453 301)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.input_2_6
 (35 13)  (455 301)  (455 301)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.input_2_6
 (36 13)  (456 301)  (456 301)  LC_6 Logic Functioning bit
 (37 13)  (457 301)  (457 301)  LC_6 Logic Functioning bit
 (39 13)  (459 301)  (459 301)  LC_6 Logic Functioning bit
 (45 13)  (465 301)  (465 301)  LC_6 Logic Functioning bit
 (1 14)  (421 302)  (421 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (22 15)  (442 303)  (442 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (443 303)  (443 303)  routing T_8_18.sp12_v_t_21 <X> T_8_18.lc_trk_g3_6
 (25 15)  (445 303)  (445 303)  routing T_8_18.sp12_v_t_21 <X> T_8_18.lc_trk_g3_6


LogicTile_9_18

 (27 0)  (501 288)  (501 288)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (502 288)  (502 288)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 288)  (503 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 288)  (504 288)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (506 288)  (506 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (510 288)  (510 288)  LC_0 Logic Functioning bit
 (37 0)  (511 288)  (511 288)  LC_0 Logic Functioning bit
 (38 0)  (512 288)  (512 288)  LC_0 Logic Functioning bit
 (39 0)  (513 288)  (513 288)  LC_0 Logic Functioning bit
 (44 0)  (518 288)  (518 288)  LC_0 Logic Functioning bit
 (40 1)  (514 289)  (514 289)  LC_0 Logic Functioning bit
 (41 1)  (515 289)  (515 289)  LC_0 Logic Functioning bit
 (42 1)  (516 289)  (516 289)  LC_0 Logic Functioning bit
 (43 1)  (517 289)  (517 289)  LC_0 Logic Functioning bit
 (49 1)  (523 289)  (523 289)  Carry_In_Mux bit 

 (27 2)  (501 290)  (501 290)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 290)  (502 290)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 290)  (503 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (504 290)  (504 290)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (506 290)  (506 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 290)  (510 290)  LC_1 Logic Functioning bit
 (37 2)  (511 290)  (511 290)  LC_1 Logic Functioning bit
 (38 2)  (512 290)  (512 290)  LC_1 Logic Functioning bit
 (39 2)  (513 290)  (513 290)  LC_1 Logic Functioning bit
 (44 2)  (518 290)  (518 290)  LC_1 Logic Functioning bit
 (8 3)  (482 291)  (482 291)  routing T_9_18.sp4_h_r_1 <X> T_9_18.sp4_v_t_36
 (9 3)  (483 291)  (483 291)  routing T_9_18.sp4_h_r_1 <X> T_9_18.sp4_v_t_36
 (40 3)  (514 291)  (514 291)  LC_1 Logic Functioning bit
 (41 3)  (515 291)  (515 291)  LC_1 Logic Functioning bit
 (42 3)  (516 291)  (516 291)  LC_1 Logic Functioning bit
 (43 3)  (517 291)  (517 291)  LC_1 Logic Functioning bit
 (28 4)  (502 292)  (502 292)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 292)  (503 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 292)  (506 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (510 292)  (510 292)  LC_2 Logic Functioning bit
 (37 4)  (511 292)  (511 292)  LC_2 Logic Functioning bit
 (38 4)  (512 292)  (512 292)  LC_2 Logic Functioning bit
 (39 4)  (513 292)  (513 292)  LC_2 Logic Functioning bit
 (44 4)  (518 292)  (518 292)  LC_2 Logic Functioning bit
 (40 5)  (514 293)  (514 293)  LC_2 Logic Functioning bit
 (41 5)  (515 293)  (515 293)  LC_2 Logic Functioning bit
 (42 5)  (516 293)  (516 293)  LC_2 Logic Functioning bit
 (43 5)  (517 293)  (517 293)  LC_2 Logic Functioning bit
 (9 6)  (483 294)  (483 294)  routing T_9_18.sp4_h_r_1 <X> T_9_18.sp4_h_l_41
 (10 6)  (484 294)  (484 294)  routing T_9_18.sp4_h_r_1 <X> T_9_18.sp4_h_l_41
 (28 6)  (502 294)  (502 294)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 294)  (503 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (504 294)  (504 294)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (506 294)  (506 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (510 294)  (510 294)  LC_3 Logic Functioning bit
 (37 6)  (511 294)  (511 294)  LC_3 Logic Functioning bit
 (38 6)  (512 294)  (512 294)  LC_3 Logic Functioning bit
 (39 6)  (513 294)  (513 294)  LC_3 Logic Functioning bit
 (44 6)  (518 294)  (518 294)  LC_3 Logic Functioning bit
 (30 7)  (504 295)  (504 295)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (514 295)  (514 295)  LC_3 Logic Functioning bit
 (41 7)  (515 295)  (515 295)  LC_3 Logic Functioning bit
 (42 7)  (516 295)  (516 295)  LC_3 Logic Functioning bit
 (43 7)  (517 295)  (517 295)  LC_3 Logic Functioning bit
 (15 8)  (489 296)  (489 296)  routing T_9_18.tnl_op_1 <X> T_9_18.lc_trk_g2_1
 (17 8)  (491 296)  (491 296)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (28 8)  (502 296)  (502 296)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 296)  (503 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 296)  (504 296)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 296)  (506 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (510 296)  (510 296)  LC_4 Logic Functioning bit
 (37 8)  (511 296)  (511 296)  LC_4 Logic Functioning bit
 (38 8)  (512 296)  (512 296)  LC_4 Logic Functioning bit
 (39 8)  (513 296)  (513 296)  LC_4 Logic Functioning bit
 (44 8)  (518 296)  (518 296)  LC_4 Logic Functioning bit
 (14 9)  (488 297)  (488 297)  routing T_9_18.tnl_op_0 <X> T_9_18.lc_trk_g2_0
 (15 9)  (489 297)  (489 297)  routing T_9_18.tnl_op_0 <X> T_9_18.lc_trk_g2_0
 (17 9)  (491 297)  (491 297)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (492 297)  (492 297)  routing T_9_18.tnl_op_1 <X> T_9_18.lc_trk_g2_1
 (30 9)  (504 297)  (504 297)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (40 9)  (514 297)  (514 297)  LC_4 Logic Functioning bit
 (41 9)  (515 297)  (515 297)  LC_4 Logic Functioning bit
 (42 9)  (516 297)  (516 297)  LC_4 Logic Functioning bit
 (43 9)  (517 297)  (517 297)  LC_4 Logic Functioning bit
 (22 10)  (496 298)  (496 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (498 298)  (498 298)  routing T_9_18.tnl_op_7 <X> T_9_18.lc_trk_g2_7
 (28 10)  (502 298)  (502 298)  routing T_9_18.lc_trk_g2_0 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 298)  (503 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (506 298)  (506 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (510 298)  (510 298)  LC_5 Logic Functioning bit
 (37 10)  (511 298)  (511 298)  LC_5 Logic Functioning bit
 (38 10)  (512 298)  (512 298)  LC_5 Logic Functioning bit
 (39 10)  (513 298)  (513 298)  LC_5 Logic Functioning bit
 (44 10)  (518 298)  (518 298)  LC_5 Logic Functioning bit
 (8 11)  (482 299)  (482 299)  routing T_9_18.sp4_h_r_1 <X> T_9_18.sp4_v_t_42
 (9 11)  (483 299)  (483 299)  routing T_9_18.sp4_h_r_1 <X> T_9_18.sp4_v_t_42
 (10 11)  (484 299)  (484 299)  routing T_9_18.sp4_h_r_1 <X> T_9_18.sp4_v_t_42
 (21 11)  (495 299)  (495 299)  routing T_9_18.tnl_op_7 <X> T_9_18.lc_trk_g2_7
 (22 11)  (496 299)  (496 299)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (498 299)  (498 299)  routing T_9_18.tnl_op_6 <X> T_9_18.lc_trk_g2_6
 (25 11)  (499 299)  (499 299)  routing T_9_18.tnl_op_6 <X> T_9_18.lc_trk_g2_6
 (40 11)  (514 299)  (514 299)  LC_5 Logic Functioning bit
 (41 11)  (515 299)  (515 299)  LC_5 Logic Functioning bit
 (42 11)  (516 299)  (516 299)  LC_5 Logic Functioning bit
 (43 11)  (517 299)  (517 299)  LC_5 Logic Functioning bit
 (22 12)  (496 300)  (496 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (498 300)  (498 300)  routing T_9_18.tnl_op_3 <X> T_9_18.lc_trk_g3_3
 (27 12)  (501 300)  (501 300)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (502 300)  (502 300)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 300)  (503 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (506 300)  (506 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (510 300)  (510 300)  LC_6 Logic Functioning bit
 (37 12)  (511 300)  (511 300)  LC_6 Logic Functioning bit
 (38 12)  (512 300)  (512 300)  LC_6 Logic Functioning bit
 (39 12)  (513 300)  (513 300)  LC_6 Logic Functioning bit
 (44 12)  (518 300)  (518 300)  LC_6 Logic Functioning bit
 (21 13)  (495 301)  (495 301)  routing T_9_18.tnl_op_3 <X> T_9_18.lc_trk_g3_3
 (22 13)  (496 301)  (496 301)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (498 301)  (498 301)  routing T_9_18.tnl_op_2 <X> T_9_18.lc_trk_g3_2
 (25 13)  (499 301)  (499 301)  routing T_9_18.tnl_op_2 <X> T_9_18.lc_trk_g3_2
 (30 13)  (504 301)  (504 301)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (514 301)  (514 301)  LC_6 Logic Functioning bit
 (41 13)  (515 301)  (515 301)  LC_6 Logic Functioning bit
 (42 13)  (516 301)  (516 301)  LC_6 Logic Functioning bit
 (43 13)  (517 301)  (517 301)  LC_6 Logic Functioning bit
 (15 14)  (489 302)  (489 302)  routing T_9_18.tnl_op_5 <X> T_9_18.lc_trk_g3_5
 (17 14)  (491 302)  (491 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (27 14)  (501 302)  (501 302)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (502 302)  (502 302)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 302)  (503 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (506 302)  (506 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (510 302)  (510 302)  LC_7 Logic Functioning bit
 (37 14)  (511 302)  (511 302)  LC_7 Logic Functioning bit
 (38 14)  (512 302)  (512 302)  LC_7 Logic Functioning bit
 (39 14)  (513 302)  (513 302)  LC_7 Logic Functioning bit
 (44 14)  (518 302)  (518 302)  LC_7 Logic Functioning bit
 (14 15)  (488 303)  (488 303)  routing T_9_18.tnl_op_4 <X> T_9_18.lc_trk_g3_4
 (15 15)  (489 303)  (489 303)  routing T_9_18.tnl_op_4 <X> T_9_18.lc_trk_g3_4
 (17 15)  (491 303)  (491 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (492 303)  (492 303)  routing T_9_18.tnl_op_5 <X> T_9_18.lc_trk_g3_5
 (30 15)  (504 303)  (504 303)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (40 15)  (514 303)  (514 303)  LC_7 Logic Functioning bit
 (41 15)  (515 303)  (515 303)  LC_7 Logic Functioning bit
 (42 15)  (516 303)  (516 303)  LC_7 Logic Functioning bit
 (43 15)  (517 303)  (517 303)  LC_7 Logic Functioning bit


LogicTile_10_18

 (14 0)  (542 288)  (542 288)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g0_0
 (21 0)  (549 288)  (549 288)  routing T_10_18.bnr_op_3 <X> T_10_18.lc_trk_g0_3
 (22 0)  (550 288)  (550 288)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (555 288)  (555 288)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (556 288)  (556 288)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 288)  (557 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 288)  (558 288)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (559 288)  (559 288)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 288)  (560 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 288)  (561 288)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (562 288)  (562 288)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (564 288)  (564 288)  LC_0 Logic Functioning bit
 (38 0)  (566 288)  (566 288)  LC_0 Logic Functioning bit
 (41 0)  (569 288)  (569 288)  LC_0 Logic Functioning bit
 (42 0)  (570 288)  (570 288)  LC_0 Logic Functioning bit
 (43 0)  (571 288)  (571 288)  LC_0 Logic Functioning bit
 (45 0)  (573 288)  (573 288)  LC_0 Logic Functioning bit
 (52 0)  (580 288)  (580 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (545 289)  (545 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (549 289)  (549 289)  routing T_10_18.bnr_op_3 <X> T_10_18.lc_trk_g0_3
 (22 1)  (550 289)  (550 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (552 289)  (552 289)  routing T_10_18.bot_op_2 <X> T_10_18.lc_trk_g0_2
 (26 1)  (554 289)  (554 289)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (556 289)  (556 289)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 289)  (557 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (559 289)  (559 289)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (560 289)  (560 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (570 289)  (570 289)  LC_0 Logic Functioning bit
 (43 1)  (571 289)  (571 289)  LC_0 Logic Functioning bit
 (45 1)  (573 289)  (573 289)  LC_0 Logic Functioning bit
 (48 1)  (576 289)  (576 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (528 290)  (528 290)  routing T_10_18.glb_netwk_7 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (529 290)  (529 290)  routing T_10_18.glb_netwk_7 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (530 290)  (530 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (542 290)  (542 290)  routing T_10_18.wire_logic_cluster/lc_4/out <X> T_10_18.lc_trk_g0_4
 (21 2)  (549 290)  (549 290)  routing T_10_18.wire_logic_cluster/lc_7/out <X> T_10_18.lc_trk_g0_7
 (22 2)  (550 290)  (550 290)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (554 290)  (554 290)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (555 290)  (555 290)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (556 290)  (556 290)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 290)  (557 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (560 290)  (560 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (561 290)  (561 290)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (562 290)  (562 290)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (564 290)  (564 290)  LC_1 Logic Functioning bit
 (37 2)  (565 290)  (565 290)  LC_1 Logic Functioning bit
 (39 2)  (567 290)  (567 290)  LC_1 Logic Functioning bit
 (43 2)  (571 290)  (571 290)  LC_1 Logic Functioning bit
 (45 2)  (573 290)  (573 290)  LC_1 Logic Functioning bit
 (0 3)  (528 291)  (528 291)  routing T_10_18.glb_netwk_7 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (17 3)  (545 291)  (545 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (550 291)  (550 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (552 291)  (552 291)  routing T_10_18.bot_op_6 <X> T_10_18.lc_trk_g0_6
 (26 3)  (554 291)  (554 291)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (556 291)  (556 291)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (557 291)  (557 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (558 291)  (558 291)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (560 291)  (560 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (561 291)  (561 291)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.input_2_1
 (34 3)  (562 291)  (562 291)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.input_2_1
 (37 3)  (565 291)  (565 291)  LC_1 Logic Functioning bit
 (39 3)  (567 291)  (567 291)  LC_1 Logic Functioning bit
 (42 3)  (570 291)  (570 291)  LC_1 Logic Functioning bit
 (45 3)  (573 291)  (573 291)  LC_1 Logic Functioning bit
 (21 4)  (549 292)  (549 292)  routing T_10_18.wire_logic_cluster/lc_3/out <X> T_10_18.lc_trk_g1_3
 (22 4)  (550 292)  (550 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (554 292)  (554 292)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (555 292)  (555 292)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (556 292)  (556 292)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 292)  (557 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (559 292)  (559 292)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (560 292)  (560 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 292)  (561 292)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (562 292)  (562 292)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (563 292)  (563 292)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.input_2_2
 (36 4)  (564 292)  (564 292)  LC_2 Logic Functioning bit
 (41 4)  (569 292)  (569 292)  LC_2 Logic Functioning bit
 (43 4)  (571 292)  (571 292)  LC_2 Logic Functioning bit
 (45 4)  (573 292)  (573 292)  LC_2 Logic Functioning bit
 (15 5)  (543 293)  (543 293)  routing T_10_18.bot_op_0 <X> T_10_18.lc_trk_g1_0
 (17 5)  (545 293)  (545 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (550 293)  (550 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (552 293)  (552 293)  routing T_10_18.top_op_2 <X> T_10_18.lc_trk_g1_2
 (25 5)  (553 293)  (553 293)  routing T_10_18.top_op_2 <X> T_10_18.lc_trk_g1_2
 (27 5)  (555 293)  (555 293)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (556 293)  (556 293)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (557 293)  (557 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (558 293)  (558 293)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (560 293)  (560 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (562 293)  (562 293)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.input_2_2
 (37 5)  (565 293)  (565 293)  LC_2 Logic Functioning bit
 (41 5)  (569 293)  (569 293)  LC_2 Logic Functioning bit
 (42 5)  (570 293)  (570 293)  LC_2 Logic Functioning bit
 (43 5)  (571 293)  (571 293)  LC_2 Logic Functioning bit
 (45 5)  (573 293)  (573 293)  LC_2 Logic Functioning bit
 (17 6)  (545 294)  (545 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (546 294)  (546 294)  routing T_10_18.wire_logic_cluster/lc_5/out <X> T_10_18.lc_trk_g1_5
 (27 6)  (555 294)  (555 294)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 294)  (557 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (560 294)  (560 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (564 294)  (564 294)  LC_3 Logic Functioning bit
 (38 6)  (566 294)  (566 294)  LC_3 Logic Functioning bit
 (41 6)  (569 294)  (569 294)  LC_3 Logic Functioning bit
 (43 6)  (571 294)  (571 294)  LC_3 Logic Functioning bit
 (45 6)  (573 294)  (573 294)  LC_3 Logic Functioning bit
 (14 7)  (542 295)  (542 295)  routing T_10_18.top_op_4 <X> T_10_18.lc_trk_g1_4
 (15 7)  (543 295)  (543 295)  routing T_10_18.top_op_4 <X> T_10_18.lc_trk_g1_4
 (17 7)  (545 295)  (545 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (554 295)  (554 295)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (555 295)  (555 295)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (556 295)  (556 295)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (557 295)  (557 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (558 295)  (558 295)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (559 295)  (559 295)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (560 295)  (560 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (563 295)  (563 295)  routing T_10_18.lc_trk_g0_3 <X> T_10_18.input_2_3
 (37 7)  (565 295)  (565 295)  LC_3 Logic Functioning bit
 (39 7)  (567 295)  (567 295)  LC_3 Logic Functioning bit
 (40 7)  (568 295)  (568 295)  LC_3 Logic Functioning bit
 (41 7)  (569 295)  (569 295)  LC_3 Logic Functioning bit
 (42 7)  (570 295)  (570 295)  LC_3 Logic Functioning bit
 (45 7)  (573 295)  (573 295)  LC_3 Logic Functioning bit
 (15 8)  (543 296)  (543 296)  routing T_10_18.rgt_op_1 <X> T_10_18.lc_trk_g2_1
 (17 8)  (545 296)  (545 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (546 296)  (546 296)  routing T_10_18.rgt_op_1 <X> T_10_18.lc_trk_g2_1
 (25 8)  (553 296)  (553 296)  routing T_10_18.wire_logic_cluster/lc_2/out <X> T_10_18.lc_trk_g2_2
 (29 8)  (557 296)  (557 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (560 296)  (560 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (562 296)  (562 296)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (563 296)  (563 296)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.input_2_4
 (36 8)  (564 296)  (564 296)  LC_4 Logic Functioning bit
 (38 8)  (566 296)  (566 296)  LC_4 Logic Functioning bit
 (41 8)  (569 296)  (569 296)  LC_4 Logic Functioning bit
 (42 8)  (570 296)  (570 296)  LC_4 Logic Functioning bit
 (43 8)  (571 296)  (571 296)  LC_4 Logic Functioning bit
 (45 8)  (573 296)  (573 296)  LC_4 Logic Functioning bit
 (46 8)  (574 296)  (574 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (579 296)  (579 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (550 297)  (550 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (554 297)  (554 297)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (557 297)  (557 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (558 297)  (558 297)  routing T_10_18.lc_trk_g0_3 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (560 297)  (560 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (565 297)  (565 297)  LC_4 Logic Functioning bit
 (39 9)  (567 297)  (567 297)  LC_4 Logic Functioning bit
 (40 9)  (568 297)  (568 297)  LC_4 Logic Functioning bit
 (42 9)  (570 297)  (570 297)  LC_4 Logic Functioning bit
 (45 9)  (573 297)  (573 297)  LC_4 Logic Functioning bit
 (48 9)  (576 297)  (576 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (579 297)  (579 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (533 298)  (533 298)  routing T_10_18.sp4_v_t_43 <X> T_10_18.sp4_h_l_43
 (21 10)  (549 298)  (549 298)  routing T_10_18.sp12_v_b_7 <X> T_10_18.lc_trk_g2_7
 (22 10)  (550 298)  (550 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (552 298)  (552 298)  routing T_10_18.sp12_v_b_7 <X> T_10_18.lc_trk_g2_7
 (25 10)  (553 298)  (553 298)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g2_6
 (27 10)  (555 298)  (555 298)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (557 298)  (557 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (558 298)  (558 298)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (559 298)  (559 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (560 298)  (560 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (561 298)  (561 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (562 298)  (562 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (564 298)  (564 298)  LC_5 Logic Functioning bit
 (37 10)  (565 298)  (565 298)  LC_5 Logic Functioning bit
 (38 10)  (566 298)  (566 298)  LC_5 Logic Functioning bit
 (41 10)  (569 298)  (569 298)  LC_5 Logic Functioning bit
 (42 10)  (570 298)  (570 298)  LC_5 Logic Functioning bit
 (43 10)  (571 298)  (571 298)  LC_5 Logic Functioning bit
 (45 10)  (573 298)  (573 298)  LC_5 Logic Functioning bit
 (6 11)  (534 299)  (534 299)  routing T_10_18.sp4_v_t_43 <X> T_10_18.sp4_h_l_43
 (21 11)  (549 299)  (549 299)  routing T_10_18.sp12_v_b_7 <X> T_10_18.lc_trk_g2_7
 (22 11)  (550 299)  (550 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (555 299)  (555 299)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 299)  (557 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (560 299)  (560 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (561 299)  (561 299)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.input_2_5
 (36 11)  (564 299)  (564 299)  LC_5 Logic Functioning bit
 (37 11)  (565 299)  (565 299)  LC_5 Logic Functioning bit
 (39 11)  (567 299)  (567 299)  LC_5 Logic Functioning bit
 (40 11)  (568 299)  (568 299)  LC_5 Logic Functioning bit
 (41 11)  (569 299)  (569 299)  LC_5 Logic Functioning bit
 (42 11)  (570 299)  (570 299)  LC_5 Logic Functioning bit
 (43 11)  (571 299)  (571 299)  LC_5 Logic Functioning bit
 (45 11)  (573 299)  (573 299)  LC_5 Logic Functioning bit
 (53 11)  (581 299)  (581 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (545 300)  (545 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (546 300)  (546 300)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g3_1
 (21 12)  (549 300)  (549 300)  routing T_10_18.sp4_h_r_35 <X> T_10_18.lc_trk_g3_3
 (22 12)  (550 300)  (550 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (551 300)  (551 300)  routing T_10_18.sp4_h_r_35 <X> T_10_18.lc_trk_g3_3
 (24 12)  (552 300)  (552 300)  routing T_10_18.sp4_h_r_35 <X> T_10_18.lc_trk_g3_3
 (25 12)  (553 300)  (553 300)  routing T_10_18.wire_logic_cluster/lc_2/out <X> T_10_18.lc_trk_g3_2
 (26 12)  (554 300)  (554 300)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (557 300)  (557 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (559 300)  (559 300)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 300)  (560 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (562 300)  (562 300)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (563 300)  (563 300)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.input_2_6
 (36 12)  (564 300)  (564 300)  LC_6 Logic Functioning bit
 (38 12)  (566 300)  (566 300)  LC_6 Logic Functioning bit
 (41 12)  (569 300)  (569 300)  LC_6 Logic Functioning bit
 (42 12)  (570 300)  (570 300)  LC_6 Logic Functioning bit
 (43 12)  (571 300)  (571 300)  LC_6 Logic Functioning bit
 (45 12)  (573 300)  (573 300)  LC_6 Logic Functioning bit
 (51 12)  (579 300)  (579 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (542 301)  (542 301)  routing T_10_18.sp4_r_v_b_40 <X> T_10_18.lc_trk_g3_0
 (17 13)  (545 301)  (545 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (550 301)  (550 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (554 301)  (554 301)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 301)  (557 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (558 301)  (558 301)  routing T_10_18.lc_trk_g0_3 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (560 301)  (560 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (561 301)  (561 301)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.input_2_6
 (35 13)  (563 301)  (563 301)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.input_2_6
 (37 13)  (565 301)  (565 301)  LC_6 Logic Functioning bit
 (39 13)  (567 301)  (567 301)  LC_6 Logic Functioning bit
 (40 13)  (568 301)  (568 301)  LC_6 Logic Functioning bit
 (42 13)  (570 301)  (570 301)  LC_6 Logic Functioning bit
 (45 13)  (573 301)  (573 301)  LC_6 Logic Functioning bit
 (46 13)  (574 301)  (574 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (529 302)  (529 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (16 14)  (544 302)  (544 302)  routing T_10_18.sp12_v_t_10 <X> T_10_18.lc_trk_g3_5
 (17 14)  (545 302)  (545 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (553 302)  (553 302)  routing T_10_18.sp12_v_b_6 <X> T_10_18.lc_trk_g3_6
 (27 14)  (555 302)  (555 302)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (556 302)  (556 302)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 302)  (557 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (560 302)  (560 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (561 302)  (561 302)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (562 302)  (562 302)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (563 302)  (563 302)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.input_2_7
 (36 14)  (564 302)  (564 302)  LC_7 Logic Functioning bit
 (37 14)  (565 302)  (565 302)  LC_7 Logic Functioning bit
 (38 14)  (566 302)  (566 302)  LC_7 Logic Functioning bit
 (42 14)  (570 302)  (570 302)  LC_7 Logic Functioning bit
 (45 14)  (573 302)  (573 302)  LC_7 Logic Functioning bit
 (51 14)  (579 302)  (579 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (542 303)  (542 303)  routing T_10_18.sp4_h_l_17 <X> T_10_18.lc_trk_g3_4
 (15 15)  (543 303)  (543 303)  routing T_10_18.sp4_h_l_17 <X> T_10_18.lc_trk_g3_4
 (16 15)  (544 303)  (544 303)  routing T_10_18.sp4_h_l_17 <X> T_10_18.lc_trk_g3_4
 (17 15)  (545 303)  (545 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (550 303)  (550 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (552 303)  (552 303)  routing T_10_18.sp12_v_b_6 <X> T_10_18.lc_trk_g3_6
 (25 15)  (553 303)  (553 303)  routing T_10_18.sp12_v_b_6 <X> T_10_18.lc_trk_g3_6
 (26 15)  (554 303)  (554 303)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (555 303)  (555 303)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (557 303)  (557 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (558 303)  (558 303)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (560 303)  (560 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (563 303)  (563 303)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.input_2_7
 (36 15)  (564 303)  (564 303)  LC_7 Logic Functioning bit
 (38 15)  (566 303)  (566 303)  LC_7 Logic Functioning bit
 (43 15)  (571 303)  (571 303)  LC_7 Logic Functioning bit
 (44 15)  (572 303)  (572 303)  LC_7 Logic Functioning bit
 (45 15)  (573 303)  (573 303)  LC_7 Logic Functioning bit
 (51 15)  (579 303)  (579 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (580 303)  (580 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_11_18

 (26 2)  (608 290)  (608 290)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (32 2)  (614 290)  (614 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (616 290)  (616 290)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (618 290)  (618 290)  LC_1 Logic Functioning bit
 (38 2)  (620 290)  (620 290)  LC_1 Logic Functioning bit
 (27 3)  (609 291)  (609 291)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (611 291)  (611 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (613 291)  (613 291)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (619 291)  (619 291)  LC_1 Logic Functioning bit
 (39 3)  (621 291)  (621 291)  LC_1 Logic Functioning bit
 (22 4)  (604 292)  (604 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (606 292)  (606 292)  routing T_11_18.bot_op_3 <X> T_11_18.lc_trk_g1_3
 (14 6)  (596 294)  (596 294)  routing T_11_18.sp4_v_t_1 <X> T_11_18.lc_trk_g1_4
 (14 7)  (596 295)  (596 295)  routing T_11_18.sp4_v_t_1 <X> T_11_18.lc_trk_g1_4
 (16 7)  (598 295)  (598 295)  routing T_11_18.sp4_v_t_1 <X> T_11_18.lc_trk_g1_4
 (17 7)  (599 295)  (599 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4


LogicTile_1_17

 (32 2)  (86 274)  (86 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (88 274)  (88 274)  routing T_1_17.lc_trk_g1_1 <X> T_1_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (89 274)  (89 274)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.input_2_1
 (37 2)  (91 274)  (91 274)  LC_1 Logic Functioning bit
 (38 2)  (92 274)  (92 274)  LC_1 Logic Functioning bit
 (39 2)  (93 274)  (93 274)  LC_1 Logic Functioning bit
 (43 2)  (97 274)  (97 274)  LC_1 Logic Functioning bit
 (26 3)  (80 275)  (80 275)  routing T_1_17.lc_trk_g2_3 <X> T_1_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (82 275)  (82 275)  routing T_1_17.lc_trk_g2_3 <X> T_1_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (83 275)  (83 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (86 275)  (86 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (87 275)  (87 275)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.input_2_1
 (36 3)  (90 275)  (90 275)  LC_1 Logic Functioning bit
 (38 3)  (92 275)  (92 275)  LC_1 Logic Functioning bit
 (39 3)  (93 275)  (93 275)  LC_1 Logic Functioning bit
 (42 3)  (96 275)  (96 275)  LC_1 Logic Functioning bit
 (9 4)  (63 276)  (63 276)  routing T_1_17.sp4_v_t_41 <X> T_1_17.sp4_h_r_4
 (15 4)  (69 276)  (69 276)  routing T_1_17.bot_op_1 <X> T_1_17.lc_trk_g1_1
 (17 4)  (71 276)  (71 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (11 8)  (65 280)  (65 280)  routing T_1_17.sp4_h_r_3 <X> T_1_17.sp4_v_b_8
 (21 8)  (75 280)  (75 280)  routing T_1_17.rgt_op_3 <X> T_1_17.lc_trk_g2_3
 (22 8)  (76 280)  (76 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (78 280)  (78 280)  routing T_1_17.rgt_op_3 <X> T_1_17.lc_trk_g2_3
 (28 8)  (82 280)  (82 280)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 280)  (83 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (84 280)  (84 280)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (86 280)  (86 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 280)  (87 280)  routing T_1_17.lc_trk_g2_3 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 280)  (90 280)  LC_4 Logic Functioning bit
 (38 8)  (92 280)  (92 280)  LC_4 Logic Functioning bit
 (8 9)  (62 281)  (62 281)  routing T_1_17.sp4_v_t_41 <X> T_1_17.sp4_v_b_7
 (10 9)  (64 281)  (64 281)  routing T_1_17.sp4_v_t_41 <X> T_1_17.sp4_v_b_7
 (31 9)  (85 281)  (85 281)  routing T_1_17.lc_trk_g2_3 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (90 281)  (90 281)  LC_4 Logic Functioning bit
 (38 9)  (92 281)  (92 281)  LC_4 Logic Functioning bit
 (15 10)  (69 282)  (69 282)  routing T_1_17.rgt_op_5 <X> T_1_17.lc_trk_g2_5
 (17 10)  (71 282)  (71 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (72 282)  (72 282)  routing T_1_17.rgt_op_5 <X> T_1_17.lc_trk_g2_5


LogicTile_2_17

 (14 0)  (122 272)  (122 272)  routing T_2_17.wire_logic_cluster/lc_0/out <X> T_2_17.lc_trk_g0_0
 (25 0)  (133 272)  (133 272)  routing T_2_17.wire_logic_cluster/lc_2/out <X> T_2_17.lc_trk_g0_2
 (27 0)  (135 272)  (135 272)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 272)  (137 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 272)  (138 272)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (139 272)  (139 272)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 272)  (140 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 272)  (141 272)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 272)  (142 272)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (148 272)  (148 272)  LC_0 Logic Functioning bit
 (41 0)  (149 272)  (149 272)  LC_0 Logic Functioning bit
 (42 0)  (150 272)  (150 272)  LC_0 Logic Functioning bit
 (43 0)  (151 272)  (151 272)  LC_0 Logic Functioning bit
 (44 0)  (152 272)  (152 272)  LC_0 Logic Functioning bit
 (17 1)  (125 273)  (125 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (130 273)  (130 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (138 273)  (138 273)  routing T_2_17.lc_trk_g1_6 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (139 273)  (139 273)  routing T_2_17.lc_trk_g3_6 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (140 273)  (140 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (148 273)  (148 273)  LC_0 Logic Functioning bit
 (41 1)  (149 273)  (149 273)  LC_0 Logic Functioning bit
 (42 1)  (150 273)  (150 273)  LC_0 Logic Functioning bit
 (43 1)  (151 273)  (151 273)  LC_0 Logic Functioning bit
 (49 1)  (157 273)  (157 273)  Carry_In_Mux bit 

 (14 2)  (122 274)  (122 274)  routing T_2_17.sp12_h_l_3 <X> T_2_17.lc_trk_g0_4
 (27 2)  (135 274)  (135 274)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 274)  (137 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (140 274)  (140 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 274)  (141 274)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (148 274)  (148 274)  LC_1 Logic Functioning bit
 (41 2)  (149 274)  (149 274)  LC_1 Logic Functioning bit
 (42 2)  (150 274)  (150 274)  LC_1 Logic Functioning bit
 (43 2)  (151 274)  (151 274)  LC_1 Logic Functioning bit
 (44 2)  (152 274)  (152 274)  LC_1 Logic Functioning bit
 (14 3)  (122 275)  (122 275)  routing T_2_17.sp12_h_l_3 <X> T_2_17.lc_trk_g0_4
 (15 3)  (123 275)  (123 275)  routing T_2_17.sp12_h_l_3 <X> T_2_17.lc_trk_g0_4
 (17 3)  (125 275)  (125 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (30 3)  (138 275)  (138 275)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (139 275)  (139 275)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (140 275)  (140 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (141 275)  (141 275)  routing T_2_17.lc_trk_g2_1 <X> T_2_17.input_2_1
 (40 3)  (148 275)  (148 275)  LC_1 Logic Functioning bit
 (41 3)  (149 275)  (149 275)  LC_1 Logic Functioning bit
 (42 3)  (150 275)  (150 275)  LC_1 Logic Functioning bit
 (43 3)  (151 275)  (151 275)  LC_1 Logic Functioning bit
 (14 4)  (122 276)  (122 276)  routing T_2_17.sp4_v_b_0 <X> T_2_17.lc_trk_g1_0
 (21 4)  (129 276)  (129 276)  routing T_2_17.bnr_op_3 <X> T_2_17.lc_trk_g1_3
 (22 4)  (130 276)  (130 276)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (133 276)  (133 276)  routing T_2_17.bnr_op_2 <X> T_2_17.lc_trk_g1_2
 (27 4)  (135 276)  (135 276)  routing T_2_17.lc_trk_g1_2 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 276)  (137 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (139 276)  (139 276)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 276)  (140 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 276)  (141 276)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 276)  (142 276)  routing T_2_17.lc_trk_g3_4 <X> T_2_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (148 276)  (148 276)  LC_2 Logic Functioning bit
 (41 4)  (149 276)  (149 276)  LC_2 Logic Functioning bit
 (42 4)  (150 276)  (150 276)  LC_2 Logic Functioning bit
 (43 4)  (151 276)  (151 276)  LC_2 Logic Functioning bit
 (44 4)  (152 276)  (152 276)  LC_2 Logic Functioning bit
 (16 5)  (124 277)  (124 277)  routing T_2_17.sp4_v_b_0 <X> T_2_17.lc_trk_g1_0
 (17 5)  (125 277)  (125 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (129 277)  (129 277)  routing T_2_17.bnr_op_3 <X> T_2_17.lc_trk_g1_3
 (22 5)  (130 277)  (130 277)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (133 277)  (133 277)  routing T_2_17.bnr_op_2 <X> T_2_17.lc_trk_g1_2
 (30 5)  (138 277)  (138 277)  routing T_2_17.lc_trk_g1_2 <X> T_2_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 277)  (140 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (143 277)  (143 277)  routing T_2_17.lc_trk_g0_2 <X> T_2_17.input_2_2
 (40 5)  (148 277)  (148 277)  LC_2 Logic Functioning bit
 (41 5)  (149 277)  (149 277)  LC_2 Logic Functioning bit
 (42 5)  (150 277)  (150 277)  LC_2 Logic Functioning bit
 (43 5)  (151 277)  (151 277)  LC_2 Logic Functioning bit
 (4 6)  (112 278)  (112 278)  routing T_2_17.sp4_h_r_3 <X> T_2_17.sp4_v_t_38
 (25 6)  (133 278)  (133 278)  routing T_2_17.bnr_op_6 <X> T_2_17.lc_trk_g1_6
 (32 6)  (140 278)  (140 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (144 278)  (144 278)  LC_3 Logic Functioning bit
 (37 6)  (145 278)  (145 278)  LC_3 Logic Functioning bit
 (38 6)  (146 278)  (146 278)  LC_3 Logic Functioning bit
 (39 6)  (147 278)  (147 278)  LC_3 Logic Functioning bit
 (46 6)  (154 278)  (154 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (156 278)  (156 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (113 279)  (113 279)  routing T_2_17.sp4_h_r_3 <X> T_2_17.sp4_v_t_38
 (22 7)  (130 279)  (130 279)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (133 279)  (133 279)  routing T_2_17.bnr_op_6 <X> T_2_17.lc_trk_g1_6
 (36 7)  (144 279)  (144 279)  LC_3 Logic Functioning bit
 (37 7)  (145 279)  (145 279)  LC_3 Logic Functioning bit
 (38 7)  (146 279)  (146 279)  LC_3 Logic Functioning bit
 (39 7)  (147 279)  (147 279)  LC_3 Logic Functioning bit
 (5 8)  (113 280)  (113 280)  routing T_2_17.sp4_v_b_0 <X> T_2_17.sp4_h_r_6
 (17 8)  (125 280)  (125 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (126 280)  (126 280)  routing T_2_17.wire_logic_cluster/lc_1/out <X> T_2_17.lc_trk_g2_1
 (25 8)  (133 280)  (133 280)  routing T_2_17.sp4_v_t_23 <X> T_2_17.lc_trk_g2_2
 (31 8)  (139 280)  (139 280)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 280)  (140 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 280)  (141 280)  routing T_2_17.lc_trk_g2_5 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (144 280)  (144 280)  LC_4 Logic Functioning bit
 (37 8)  (145 280)  (145 280)  LC_4 Logic Functioning bit
 (50 8)  (158 280)  (158 280)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (112 281)  (112 281)  routing T_2_17.sp4_v_b_0 <X> T_2_17.sp4_h_r_6
 (6 9)  (114 281)  (114 281)  routing T_2_17.sp4_v_b_0 <X> T_2_17.sp4_h_r_6
 (22 9)  (130 281)  (130 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (131 281)  (131 281)  routing T_2_17.sp4_v_t_23 <X> T_2_17.lc_trk_g2_2
 (25 9)  (133 281)  (133 281)  routing T_2_17.sp4_v_t_23 <X> T_2_17.lc_trk_g2_2
 (36 9)  (144 281)  (144 281)  LC_4 Logic Functioning bit
 (37 9)  (145 281)  (145 281)  LC_4 Logic Functioning bit
 (11 10)  (119 282)  (119 282)  routing T_2_17.sp4_v_b_0 <X> T_2_17.sp4_v_t_45
 (13 10)  (121 282)  (121 282)  routing T_2_17.sp4_v_b_0 <X> T_2_17.sp4_v_t_45
 (17 10)  (125 282)  (125 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (126 282)  (126 282)  routing T_2_17.wire_logic_cluster/lc_5/out <X> T_2_17.lc_trk_g2_5
 (31 10)  (139 282)  (139 282)  routing T_2_17.lc_trk_g0_4 <X> T_2_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 282)  (140 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (149 282)  (149 282)  LC_5 Logic Functioning bit
 (43 10)  (151 282)  (151 282)  LC_5 Logic Functioning bit
 (53 10)  (161 282)  (161 282)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (27 11)  (135 283)  (135 283)  routing T_2_17.lc_trk_g1_0 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (137 283)  (137 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (40 11)  (148 283)  (148 283)  LC_5 Logic Functioning bit
 (42 11)  (150 283)  (150 283)  LC_5 Logic Functioning bit
 (14 14)  (122 286)  (122 286)  routing T_2_17.sp4_v_b_36 <X> T_2_17.lc_trk_g3_4
 (25 14)  (133 286)  (133 286)  routing T_2_17.sp4_v_b_38 <X> T_2_17.lc_trk_g3_6
 (14 15)  (122 287)  (122 287)  routing T_2_17.sp4_v_b_36 <X> T_2_17.lc_trk_g3_4
 (16 15)  (124 287)  (124 287)  routing T_2_17.sp4_v_b_36 <X> T_2_17.lc_trk_g3_4
 (17 15)  (125 287)  (125 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (19 15)  (127 287)  (127 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (130 287)  (130 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (131 287)  (131 287)  routing T_2_17.sp4_v_b_38 <X> T_2_17.lc_trk_g3_6
 (25 15)  (133 287)  (133 287)  routing T_2_17.sp4_v_b_38 <X> T_2_17.lc_trk_g3_6


LogicTile_3_17

 (14 2)  (176 274)  (176 274)  routing T_3_17.wire_logic_cluster/lc_4/out <X> T_3_17.lc_trk_g0_4
 (17 3)  (179 275)  (179 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 6)  (184 278)  (184 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (186 278)  (186 278)  routing T_3_17.top_op_7 <X> T_3_17.lc_trk_g1_7
 (21 7)  (183 279)  (183 279)  routing T_3_17.top_op_7 <X> T_3_17.lc_trk_g1_7
 (15 8)  (177 280)  (177 280)  routing T_3_17.rgt_op_1 <X> T_3_17.lc_trk_g2_1
 (17 8)  (179 280)  (179 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (180 280)  (180 280)  routing T_3_17.rgt_op_1 <X> T_3_17.lc_trk_g2_1
 (21 8)  (183 280)  (183 280)  routing T_3_17.rgt_op_3 <X> T_3_17.lc_trk_g2_3
 (22 8)  (184 280)  (184 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (186 280)  (186 280)  routing T_3_17.rgt_op_3 <X> T_3_17.lc_trk_g2_3
 (26 8)  (188 280)  (188 280)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (190 280)  (190 280)  routing T_3_17.lc_trk_g2_5 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 280)  (191 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (192 280)  (192 280)  routing T_3_17.lc_trk_g2_5 <X> T_3_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (193 280)  (193 280)  routing T_3_17.lc_trk_g3_4 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 280)  (194 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 280)  (195 280)  routing T_3_17.lc_trk_g3_4 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 280)  (196 280)  routing T_3_17.lc_trk_g3_4 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 280)  (197 280)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.input_2_4
 (36 8)  (198 280)  (198 280)  LC_4 Logic Functioning bit
 (37 8)  (199 280)  (199 280)  LC_4 Logic Functioning bit
 (38 8)  (200 280)  (200 280)  LC_4 Logic Functioning bit
 (39 8)  (201 280)  (201 280)  LC_4 Logic Functioning bit
 (41 8)  (203 280)  (203 280)  LC_4 Logic Functioning bit
 (42 8)  (204 280)  (204 280)  LC_4 Logic Functioning bit
 (43 8)  (205 280)  (205 280)  LC_4 Logic Functioning bit
 (26 9)  (188 281)  (188 281)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (190 281)  (190 281)  routing T_3_17.lc_trk_g2_6 <X> T_3_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 281)  (191 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (194 281)  (194 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (195 281)  (195 281)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.input_2_4
 (34 9)  (196 281)  (196 281)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.input_2_4
 (35 9)  (197 281)  (197 281)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.input_2_4
 (36 9)  (198 281)  (198 281)  LC_4 Logic Functioning bit
 (37 9)  (199 281)  (199 281)  LC_4 Logic Functioning bit
 (38 9)  (200 281)  (200 281)  LC_4 Logic Functioning bit
 (39 9)  (201 281)  (201 281)  LC_4 Logic Functioning bit
 (40 9)  (202 281)  (202 281)  LC_4 Logic Functioning bit
 (41 9)  (203 281)  (203 281)  LC_4 Logic Functioning bit
 (42 9)  (204 281)  (204 281)  LC_4 Logic Functioning bit
 (43 9)  (205 281)  (205 281)  LC_4 Logic Functioning bit
 (15 10)  (177 282)  (177 282)  routing T_3_17.rgt_op_5 <X> T_3_17.lc_trk_g2_5
 (17 10)  (179 282)  (179 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (180 282)  (180 282)  routing T_3_17.rgt_op_5 <X> T_3_17.lc_trk_g2_5
 (25 10)  (187 282)  (187 282)  routing T_3_17.rgt_op_6 <X> T_3_17.lc_trk_g2_6
 (22 11)  (184 283)  (184 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (186 283)  (186 283)  routing T_3_17.rgt_op_6 <X> T_3_17.lc_trk_g2_6
 (25 12)  (187 284)  (187 284)  routing T_3_17.rgt_op_2 <X> T_3_17.lc_trk_g3_2
 (28 12)  (190 284)  (190 284)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 284)  (191 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 284)  (194 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 284)  (195 284)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 284)  (196 284)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (198 284)  (198 284)  LC_6 Logic Functioning bit
 (37 12)  (199 284)  (199 284)  LC_6 Logic Functioning bit
 (38 12)  (200 284)  (200 284)  LC_6 Logic Functioning bit
 (39 12)  (201 284)  (201 284)  LC_6 Logic Functioning bit
 (41 12)  (203 284)  (203 284)  LC_6 Logic Functioning bit
 (43 12)  (205 284)  (205 284)  LC_6 Logic Functioning bit
 (22 13)  (184 285)  (184 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (186 285)  (186 285)  routing T_3_17.rgt_op_2 <X> T_3_17.lc_trk_g3_2
 (30 13)  (192 285)  (192 285)  routing T_3_17.lc_trk_g2_3 <X> T_3_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (193 285)  (193 285)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (198 285)  (198 285)  LC_6 Logic Functioning bit
 (37 13)  (199 285)  (199 285)  LC_6 Logic Functioning bit
 (38 13)  (200 285)  (200 285)  LC_6 Logic Functioning bit
 (39 13)  (201 285)  (201 285)  LC_6 Logic Functioning bit
 (41 13)  (203 285)  (203 285)  LC_6 Logic Functioning bit
 (43 13)  (205 285)  (205 285)  LC_6 Logic Functioning bit
 (14 14)  (176 286)  (176 286)  routing T_3_17.rgt_op_4 <X> T_3_17.lc_trk_g3_4
 (21 14)  (183 286)  (183 286)  routing T_3_17.rgt_op_7 <X> T_3_17.lc_trk_g3_7
 (22 14)  (184 286)  (184 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (186 286)  (186 286)  routing T_3_17.rgt_op_7 <X> T_3_17.lc_trk_g3_7
 (27 14)  (189 286)  (189 286)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 286)  (191 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 286)  (192 286)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (193 286)  (193 286)  routing T_3_17.lc_trk_g0_4 <X> T_3_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 286)  (194 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (198 286)  (198 286)  LC_7 Logic Functioning bit
 (37 14)  (199 286)  (199 286)  LC_7 Logic Functioning bit
 (38 14)  (200 286)  (200 286)  LC_7 Logic Functioning bit
 (39 14)  (201 286)  (201 286)  LC_7 Logic Functioning bit
 (41 14)  (203 286)  (203 286)  LC_7 Logic Functioning bit
 (42 14)  (204 286)  (204 286)  LC_7 Logic Functioning bit
 (43 14)  (205 286)  (205 286)  LC_7 Logic Functioning bit
 (50 14)  (212 286)  (212 286)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (214 286)  (214 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (177 287)  (177 287)  routing T_3_17.rgt_op_4 <X> T_3_17.lc_trk_g3_4
 (17 15)  (179 287)  (179 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (28 15)  (190 287)  (190 287)  routing T_3_17.lc_trk_g2_1 <X> T_3_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 287)  (191 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (192 287)  (192 287)  routing T_3_17.lc_trk_g1_7 <X> T_3_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (198 287)  (198 287)  LC_7 Logic Functioning bit
 (37 15)  (199 287)  (199 287)  LC_7 Logic Functioning bit
 (38 15)  (200 287)  (200 287)  LC_7 Logic Functioning bit
 (39 15)  (201 287)  (201 287)  LC_7 Logic Functioning bit
 (40 15)  (202 287)  (202 287)  LC_7 Logic Functioning bit
 (41 15)  (203 287)  (203 287)  LC_7 Logic Functioning bit
 (42 15)  (204 287)  (204 287)  LC_7 Logic Functioning bit
 (43 15)  (205 287)  (205 287)  LC_7 Logic Functioning bit
 (48 15)  (210 287)  (210 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (215 287)  (215 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_17

 (27 0)  (243 272)  (243 272)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 272)  (244 272)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 272)  (245 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 272)  (248 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (252 272)  (252 272)  LC_0 Logic Functioning bit
 (39 0)  (255 272)  (255 272)  LC_0 Logic Functioning bit
 (41 0)  (257 272)  (257 272)  LC_0 Logic Functioning bit
 (42 0)  (258 272)  (258 272)  LC_0 Logic Functioning bit
 (44 0)  (260 272)  (260 272)  LC_0 Logic Functioning bit
 (45 0)  (261 272)  (261 272)  LC_0 Logic Functioning bit
 (48 0)  (264 272)  (264 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (32 1)  (248 273)  (248 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (249 273)  (249 273)  routing T_4_17.lc_trk_g2_2 <X> T_4_17.input_2_0
 (35 1)  (251 273)  (251 273)  routing T_4_17.lc_trk_g2_2 <X> T_4_17.input_2_0
 (36 1)  (252 273)  (252 273)  LC_0 Logic Functioning bit
 (39 1)  (255 273)  (255 273)  LC_0 Logic Functioning bit
 (41 1)  (257 273)  (257 273)  LC_0 Logic Functioning bit
 (42 1)  (258 273)  (258 273)  LC_0 Logic Functioning bit
 (45 1)  (261 273)  (261 273)  LC_0 Logic Functioning bit
 (49 1)  (265 273)  (265 273)  Carry_In_Mux bit 

 (52 1)  (268 273)  (268 273)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (216 274)  (216 274)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (1 2)  (217 274)  (217 274)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (2 2)  (218 274)  (218 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (233 274)  (233 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (243 274)  (243 274)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 274)  (244 274)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 274)  (245 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 274)  (248 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (252 274)  (252 274)  LC_1 Logic Functioning bit
 (39 2)  (255 274)  (255 274)  LC_1 Logic Functioning bit
 (41 2)  (257 274)  (257 274)  LC_1 Logic Functioning bit
 (42 2)  (258 274)  (258 274)  LC_1 Logic Functioning bit
 (44 2)  (260 274)  (260 274)  LC_1 Logic Functioning bit
 (45 2)  (261 274)  (261 274)  LC_1 Logic Functioning bit
 (0 3)  (216 275)  (216 275)  routing T_4_17.glb_netwk_7 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (18 3)  (234 275)  (234 275)  routing T_4_17.sp4_r_v_b_29 <X> T_4_17.lc_trk_g0_5
 (32 3)  (248 275)  (248 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (249 275)  (249 275)  routing T_4_17.lc_trk_g2_3 <X> T_4_17.input_2_1
 (35 3)  (251 275)  (251 275)  routing T_4_17.lc_trk_g2_3 <X> T_4_17.input_2_1
 (36 3)  (252 275)  (252 275)  LC_1 Logic Functioning bit
 (39 3)  (255 275)  (255 275)  LC_1 Logic Functioning bit
 (41 3)  (257 275)  (257 275)  LC_1 Logic Functioning bit
 (42 3)  (258 275)  (258 275)  LC_1 Logic Functioning bit
 (45 3)  (261 275)  (261 275)  LC_1 Logic Functioning bit
 (1 4)  (217 276)  (217 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (12 4)  (228 276)  (228 276)  routing T_4_17.sp4_v_t_40 <X> T_4_17.sp4_h_r_5
 (27 4)  (243 276)  (243 276)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 276)  (244 276)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 276)  (245 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 276)  (246 276)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 276)  (248 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 276)  (252 276)  LC_2 Logic Functioning bit
 (39 4)  (255 276)  (255 276)  LC_2 Logic Functioning bit
 (41 4)  (257 276)  (257 276)  LC_2 Logic Functioning bit
 (42 4)  (258 276)  (258 276)  LC_2 Logic Functioning bit
 (44 4)  (260 276)  (260 276)  LC_2 Logic Functioning bit
 (45 4)  (261 276)  (261 276)  LC_2 Logic Functioning bit
 (0 5)  (216 277)  (216 277)  routing T_4_17.glb_netwk_3 <X> T_4_17.wire_logic_cluster/lc_7/cen
 (32 5)  (248 277)  (248 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (249 277)  (249 277)  routing T_4_17.lc_trk_g2_2 <X> T_4_17.input_2_2
 (35 5)  (251 277)  (251 277)  routing T_4_17.lc_trk_g2_2 <X> T_4_17.input_2_2
 (36 5)  (252 277)  (252 277)  LC_2 Logic Functioning bit
 (39 5)  (255 277)  (255 277)  LC_2 Logic Functioning bit
 (41 5)  (257 277)  (257 277)  LC_2 Logic Functioning bit
 (42 5)  (258 277)  (258 277)  LC_2 Logic Functioning bit
 (45 5)  (261 277)  (261 277)  LC_2 Logic Functioning bit
 (27 6)  (243 278)  (243 278)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 278)  (244 278)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 278)  (245 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 278)  (246 278)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 278)  (248 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 278)  (252 278)  LC_3 Logic Functioning bit
 (39 6)  (255 278)  (255 278)  LC_3 Logic Functioning bit
 (41 6)  (257 278)  (257 278)  LC_3 Logic Functioning bit
 (42 6)  (258 278)  (258 278)  LC_3 Logic Functioning bit
 (44 6)  (260 278)  (260 278)  LC_3 Logic Functioning bit
 (45 6)  (261 278)  (261 278)  LC_3 Logic Functioning bit
 (32 7)  (248 279)  (248 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (249 279)  (249 279)  routing T_4_17.lc_trk_g2_3 <X> T_4_17.input_2_3
 (35 7)  (251 279)  (251 279)  routing T_4_17.lc_trk_g2_3 <X> T_4_17.input_2_3
 (36 7)  (252 279)  (252 279)  LC_3 Logic Functioning bit
 (39 7)  (255 279)  (255 279)  LC_3 Logic Functioning bit
 (41 7)  (257 279)  (257 279)  LC_3 Logic Functioning bit
 (42 7)  (258 279)  (258 279)  LC_3 Logic Functioning bit
 (45 7)  (261 279)  (261 279)  LC_3 Logic Functioning bit
 (21 8)  (237 280)  (237 280)  routing T_4_17.rgt_op_3 <X> T_4_17.lc_trk_g2_3
 (22 8)  (238 280)  (238 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (240 280)  (240 280)  routing T_4_17.rgt_op_3 <X> T_4_17.lc_trk_g2_3
 (25 8)  (241 280)  (241 280)  routing T_4_17.rgt_op_2 <X> T_4_17.lc_trk_g2_2
 (27 8)  (243 280)  (243 280)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (244 280)  (244 280)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 280)  (245 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 280)  (246 280)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 280)  (248 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (251 280)  (251 280)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.input_2_4
 (36 8)  (252 280)  (252 280)  LC_4 Logic Functioning bit
 (39 8)  (255 280)  (255 280)  LC_4 Logic Functioning bit
 (41 8)  (257 280)  (257 280)  LC_4 Logic Functioning bit
 (42 8)  (258 280)  (258 280)  LC_4 Logic Functioning bit
 (44 8)  (260 280)  (260 280)  LC_4 Logic Functioning bit
 (45 8)  (261 280)  (261 280)  LC_4 Logic Functioning bit
 (22 9)  (238 281)  (238 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (240 281)  (240 281)  routing T_4_17.rgt_op_2 <X> T_4_17.lc_trk_g2_2
 (32 9)  (248 281)  (248 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (249 281)  (249 281)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.input_2_4
 (35 9)  (251 281)  (251 281)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.input_2_4
 (36 9)  (252 281)  (252 281)  LC_4 Logic Functioning bit
 (39 9)  (255 281)  (255 281)  LC_4 Logic Functioning bit
 (41 9)  (257 281)  (257 281)  LC_4 Logic Functioning bit
 (42 9)  (258 281)  (258 281)  LC_4 Logic Functioning bit
 (45 9)  (261 281)  (261 281)  LC_4 Logic Functioning bit
 (21 10)  (237 282)  (237 282)  routing T_4_17.rgt_op_7 <X> T_4_17.lc_trk_g2_7
 (22 10)  (238 282)  (238 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (240 282)  (240 282)  routing T_4_17.rgt_op_7 <X> T_4_17.lc_trk_g2_7
 (25 10)  (241 282)  (241 282)  routing T_4_17.rgt_op_6 <X> T_4_17.lc_trk_g2_6
 (27 10)  (243 282)  (243 282)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 282)  (244 282)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 282)  (245 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 282)  (246 282)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 282)  (248 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (251 282)  (251 282)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.input_2_5
 (36 10)  (252 282)  (252 282)  LC_5 Logic Functioning bit
 (39 10)  (255 282)  (255 282)  LC_5 Logic Functioning bit
 (41 10)  (257 282)  (257 282)  LC_5 Logic Functioning bit
 (42 10)  (258 282)  (258 282)  LC_5 Logic Functioning bit
 (44 10)  (260 282)  (260 282)  LC_5 Logic Functioning bit
 (45 10)  (261 282)  (261 282)  LC_5 Logic Functioning bit
 (22 11)  (238 283)  (238 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (240 283)  (240 283)  routing T_4_17.rgt_op_6 <X> T_4_17.lc_trk_g2_6
 (32 11)  (248 283)  (248 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (249 283)  (249 283)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.input_2_5
 (35 11)  (251 283)  (251 283)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.input_2_5
 (36 11)  (252 283)  (252 283)  LC_5 Logic Functioning bit
 (39 11)  (255 283)  (255 283)  LC_5 Logic Functioning bit
 (41 11)  (257 283)  (257 283)  LC_5 Logic Functioning bit
 (42 11)  (258 283)  (258 283)  LC_5 Logic Functioning bit
 (45 11)  (261 283)  (261 283)  LC_5 Logic Functioning bit
 (14 12)  (230 284)  (230 284)  routing T_4_17.rgt_op_0 <X> T_4_17.lc_trk_g3_0
 (15 12)  (231 284)  (231 284)  routing T_4_17.rgt_op_1 <X> T_4_17.lc_trk_g3_1
 (17 12)  (233 284)  (233 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (234 284)  (234 284)  routing T_4_17.rgt_op_1 <X> T_4_17.lc_trk_g3_1
 (29 12)  (245 284)  (245 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 284)  (246 284)  routing T_4_17.lc_trk_g0_5 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 284)  (248 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (251 284)  (251 284)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.input_2_6
 (36 12)  (252 284)  (252 284)  LC_6 Logic Functioning bit
 (39 12)  (255 284)  (255 284)  LC_6 Logic Functioning bit
 (41 12)  (257 284)  (257 284)  LC_6 Logic Functioning bit
 (42 12)  (258 284)  (258 284)  LC_6 Logic Functioning bit
 (44 12)  (260 284)  (260 284)  LC_6 Logic Functioning bit
 (45 12)  (261 284)  (261 284)  LC_6 Logic Functioning bit
 (15 13)  (231 285)  (231 285)  routing T_4_17.rgt_op_0 <X> T_4_17.lc_trk_g3_0
 (17 13)  (233 285)  (233 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (32 13)  (248 285)  (248 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (249 285)  (249 285)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.input_2_6
 (35 13)  (251 285)  (251 285)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.input_2_6
 (36 13)  (252 285)  (252 285)  LC_6 Logic Functioning bit
 (39 13)  (255 285)  (255 285)  LC_6 Logic Functioning bit
 (41 13)  (257 285)  (257 285)  LC_6 Logic Functioning bit
 (42 13)  (258 285)  (258 285)  LC_6 Logic Functioning bit
 (45 13)  (261 285)  (261 285)  LC_6 Logic Functioning bit
 (1 14)  (217 286)  (217 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (230 286)  (230 286)  routing T_4_17.rgt_op_4 <X> T_4_17.lc_trk_g3_4
 (15 14)  (231 286)  (231 286)  routing T_4_17.rgt_op_5 <X> T_4_17.lc_trk_g3_5
 (17 14)  (233 286)  (233 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (234 286)  (234 286)  routing T_4_17.rgt_op_5 <X> T_4_17.lc_trk_g3_5
 (22 14)  (238 286)  (238 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (243 286)  (243 286)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 286)  (244 286)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 286)  (245 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 286)  (246 286)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 286)  (248 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (251 286)  (251 286)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.input_2_7
 (36 14)  (252 286)  (252 286)  LC_7 Logic Functioning bit
 (39 14)  (255 286)  (255 286)  LC_7 Logic Functioning bit
 (41 14)  (257 286)  (257 286)  LC_7 Logic Functioning bit
 (42 14)  (258 286)  (258 286)  LC_7 Logic Functioning bit
 (44 14)  (260 286)  (260 286)  LC_7 Logic Functioning bit
 (45 14)  (261 286)  (261 286)  LC_7 Logic Functioning bit
 (15 15)  (231 287)  (231 287)  routing T_4_17.rgt_op_4 <X> T_4_17.lc_trk_g3_4
 (17 15)  (233 287)  (233 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (237 287)  (237 287)  routing T_4_17.sp4_r_v_b_47 <X> T_4_17.lc_trk_g3_7
 (30 15)  (246 287)  (246 287)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (248 287)  (248 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (249 287)  (249 287)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.input_2_7
 (35 15)  (251 287)  (251 287)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.input_2_7
 (36 15)  (252 287)  (252 287)  LC_7 Logic Functioning bit
 (39 15)  (255 287)  (255 287)  LC_7 Logic Functioning bit
 (41 15)  (257 287)  (257 287)  LC_7 Logic Functioning bit
 (42 15)  (258 287)  (258 287)  LC_7 Logic Functioning bit
 (45 15)  (261 287)  (261 287)  LC_7 Logic Functioning bit


LogicTile_5_17

 (8 0)  (278 272)  (278 272)  routing T_5_17.sp4_v_b_7 <X> T_5_17.sp4_h_r_1
 (9 0)  (279 272)  (279 272)  routing T_5_17.sp4_v_b_7 <X> T_5_17.sp4_h_r_1
 (10 0)  (280 272)  (280 272)  routing T_5_17.sp4_v_b_7 <X> T_5_17.sp4_h_r_1
 (12 0)  (282 272)  (282 272)  routing T_5_17.sp4_h_l_46 <X> T_5_17.sp4_h_r_2
 (26 0)  (296 272)  (296 272)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (297 272)  (297 272)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (298 272)  (298 272)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 272)  (299 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 272)  (302 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (307 272)  (307 272)  LC_0 Logic Functioning bit
 (39 0)  (309 272)  (309 272)  LC_0 Logic Functioning bit
 (44 0)  (314 272)  (314 272)  LC_0 Logic Functioning bit
 (45 0)  (315 272)  (315 272)  LC_0 Logic Functioning bit
 (13 1)  (283 273)  (283 273)  routing T_5_17.sp4_h_l_46 <X> T_5_17.sp4_h_r_2
 (27 1)  (297 273)  (297 273)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (298 273)  (298 273)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 273)  (299 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (41 1)  (311 273)  (311 273)  LC_0 Logic Functioning bit
 (43 1)  (313 273)  (313 273)  LC_0 Logic Functioning bit
 (45 1)  (315 273)  (315 273)  LC_0 Logic Functioning bit
 (48 1)  (318 273)  (318 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (319 273)  (319 273)  Carry_In_Mux bit 

 (0 2)  (270 274)  (270 274)  routing T_5_17.glb_netwk_7 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (1 2)  (271 274)  (271 274)  routing T_5_17.glb_netwk_7 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (2 2)  (272 274)  (272 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (296 274)  (296 274)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (297 274)  (297 274)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 274)  (298 274)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 274)  (299 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 274)  (302 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (307 274)  (307 274)  LC_1 Logic Functioning bit
 (39 2)  (309 274)  (309 274)  LC_1 Logic Functioning bit
 (44 2)  (314 274)  (314 274)  LC_1 Logic Functioning bit
 (45 2)  (315 274)  (315 274)  LC_1 Logic Functioning bit
 (0 3)  (270 275)  (270 275)  routing T_5_17.glb_netwk_7 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (28 3)  (298 275)  (298 275)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 275)  (299 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (311 275)  (311 275)  LC_1 Logic Functioning bit
 (43 3)  (313 275)  (313 275)  LC_1 Logic Functioning bit
 (45 3)  (315 275)  (315 275)  LC_1 Logic Functioning bit
 (51 3)  (321 275)  (321 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (270 276)  (270 276)  routing T_5_17.glb_netwk_5 <X> T_5_17.wire_logic_cluster/lc_7/cen
 (1 4)  (271 276)  (271 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (21 4)  (291 276)  (291 276)  routing T_5_17.wire_logic_cluster/lc_3/out <X> T_5_17.lc_trk_g1_3
 (22 4)  (292 276)  (292 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (295 276)  (295 276)  routing T_5_17.wire_logic_cluster/lc_2/out <X> T_5_17.lc_trk_g1_2
 (26 4)  (296 276)  (296 276)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (297 276)  (297 276)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 276)  (299 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 276)  (302 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (307 276)  (307 276)  LC_2 Logic Functioning bit
 (39 4)  (309 276)  (309 276)  LC_2 Logic Functioning bit
 (44 4)  (314 276)  (314 276)  LC_2 Logic Functioning bit
 (45 4)  (315 276)  (315 276)  LC_2 Logic Functioning bit
 (22 5)  (292 277)  (292 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (297 277)  (297 277)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (298 277)  (298 277)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 277)  (299 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (300 277)  (300 277)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (41 5)  (311 277)  (311 277)  LC_2 Logic Functioning bit
 (43 5)  (313 277)  (313 277)  LC_2 Logic Functioning bit
 (45 5)  (315 277)  (315 277)  LC_2 Logic Functioning bit
 (17 6)  (287 278)  (287 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (288 278)  (288 278)  routing T_5_17.wire_logic_cluster/lc_5/out <X> T_5_17.lc_trk_g1_5
 (25 6)  (295 278)  (295 278)  routing T_5_17.wire_logic_cluster/lc_6/out <X> T_5_17.lc_trk_g1_6
 (26 6)  (296 278)  (296 278)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (297 278)  (297 278)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 278)  (299 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (302 278)  (302 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (307 278)  (307 278)  LC_3 Logic Functioning bit
 (39 6)  (309 278)  (309 278)  LC_3 Logic Functioning bit
 (44 6)  (314 278)  (314 278)  LC_3 Logic Functioning bit
 (45 6)  (315 278)  (315 278)  LC_3 Logic Functioning bit
 (22 7)  (292 279)  (292 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (298 279)  (298 279)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 279)  (299 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (300 279)  (300 279)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (41 7)  (311 279)  (311 279)  LC_3 Logic Functioning bit
 (43 7)  (313 279)  (313 279)  LC_3 Logic Functioning bit
 (45 7)  (315 279)  (315 279)  LC_3 Logic Functioning bit
 (9 8)  (279 280)  (279 280)  routing T_5_17.sp4_h_l_41 <X> T_5_17.sp4_h_r_7
 (10 8)  (280 280)  (280 280)  routing T_5_17.sp4_h_l_41 <X> T_5_17.sp4_h_r_7
 (26 8)  (296 280)  (296 280)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (297 280)  (297 280)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 280)  (298 280)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 280)  (299 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 280)  (300 280)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (302 280)  (302 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (307 280)  (307 280)  LC_4 Logic Functioning bit
 (39 8)  (309 280)  (309 280)  LC_4 Logic Functioning bit
 (44 8)  (314 280)  (314 280)  LC_4 Logic Functioning bit
 (45 8)  (315 280)  (315 280)  LC_4 Logic Functioning bit
 (27 9)  (297 281)  (297 281)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 281)  (298 281)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 281)  (299 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (311 281)  (311 281)  LC_4 Logic Functioning bit
 (43 9)  (313 281)  (313 281)  LC_4 Logic Functioning bit
 (45 9)  (315 281)  (315 281)  LC_4 Logic Functioning bit
 (15 10)  (285 282)  (285 282)  routing T_5_17.sp12_v_t_2 <X> T_5_17.lc_trk_g2_5
 (17 10)  (287 282)  (287 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (288 282)  (288 282)  routing T_5_17.sp12_v_t_2 <X> T_5_17.lc_trk_g2_5
 (26 10)  (296 282)  (296 282)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 282)  (297 282)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 282)  (299 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 282)  (300 282)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 282)  (302 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (307 282)  (307 282)  LC_5 Logic Functioning bit
 (39 10)  (309 282)  (309 282)  LC_5 Logic Functioning bit
 (44 10)  (314 282)  (314 282)  LC_5 Logic Functioning bit
 (45 10)  (315 282)  (315 282)  LC_5 Logic Functioning bit
 (18 11)  (288 283)  (288 283)  routing T_5_17.sp12_v_t_2 <X> T_5_17.lc_trk_g2_5
 (28 11)  (298 283)  (298 283)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 283)  (299 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (311 283)  (311 283)  LC_5 Logic Functioning bit
 (43 11)  (313 283)  (313 283)  LC_5 Logic Functioning bit
 (45 11)  (315 283)  (315 283)  LC_5 Logic Functioning bit
 (12 12)  (282 284)  (282 284)  routing T_5_17.sp4_v_b_5 <X> T_5_17.sp4_h_r_11
 (14 12)  (284 284)  (284 284)  routing T_5_17.wire_logic_cluster/lc_0/out <X> T_5_17.lc_trk_g3_0
 (17 12)  (287 284)  (287 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 284)  (288 284)  routing T_5_17.wire_logic_cluster/lc_1/out <X> T_5_17.lc_trk_g3_1
 (26 12)  (296 284)  (296 284)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 284)  (297 284)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 284)  (299 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 284)  (300 284)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (302 284)  (302 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (307 284)  (307 284)  LC_6 Logic Functioning bit
 (39 12)  (309 284)  (309 284)  LC_6 Logic Functioning bit
 (44 12)  (314 284)  (314 284)  LC_6 Logic Functioning bit
 (45 12)  (315 284)  (315 284)  LC_6 Logic Functioning bit
 (11 13)  (281 285)  (281 285)  routing T_5_17.sp4_v_b_5 <X> T_5_17.sp4_h_r_11
 (13 13)  (283 285)  (283 285)  routing T_5_17.sp4_v_b_5 <X> T_5_17.sp4_h_r_11
 (17 13)  (287 285)  (287 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (297 285)  (297 285)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (298 285)  (298 285)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 285)  (299 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 285)  (300 285)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (41 13)  (311 285)  (311 285)  LC_6 Logic Functioning bit
 (43 13)  (313 285)  (313 285)  LC_6 Logic Functioning bit
 (45 13)  (315 285)  (315 285)  LC_6 Logic Functioning bit
 (1 14)  (271 286)  (271 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (284 286)  (284 286)  routing T_5_17.wire_logic_cluster/lc_4/out <X> T_5_17.lc_trk_g3_4
 (15 14)  (285 286)  (285 286)  routing T_5_17.sp12_v_t_2 <X> T_5_17.lc_trk_g3_5
 (17 14)  (287 286)  (287 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (288 286)  (288 286)  routing T_5_17.sp12_v_t_2 <X> T_5_17.lc_trk_g3_5
 (21 14)  (291 286)  (291 286)  routing T_5_17.wire_logic_cluster/lc_7/out <X> T_5_17.lc_trk_g3_7
 (22 14)  (292 286)  (292 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (296 286)  (296 286)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (297 286)  (297 286)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 286)  (298 286)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 286)  (299 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 286)  (300 286)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (302 286)  (302 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (307 286)  (307 286)  LC_7 Logic Functioning bit
 (39 14)  (309 286)  (309 286)  LC_7 Logic Functioning bit
 (44 14)  (314 286)  (314 286)  LC_7 Logic Functioning bit
 (45 14)  (315 286)  (315 286)  LC_7 Logic Functioning bit
 (17 15)  (287 287)  (287 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (288 287)  (288 287)  routing T_5_17.sp12_v_t_2 <X> T_5_17.lc_trk_g3_5
 (28 15)  (298 287)  (298 287)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 287)  (299 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 287)  (300 287)  routing T_5_17.lc_trk_g3_7 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (41 15)  (311 287)  (311 287)  LC_7 Logic Functioning bit
 (43 15)  (313 287)  (313 287)  LC_7 Logic Functioning bit
 (45 15)  (315 287)  (315 287)  LC_7 Logic Functioning bit


RAM_Tile_6_17

 (11 1)  (335 273)  (335 273)  routing T_6_17.sp4_h_l_43 <X> T_6_17.sp4_h_r_2
 (13 1)  (337 273)  (337 273)  routing T_6_17.sp4_h_l_43 <X> T_6_17.sp4_h_r_2
 (5 4)  (329 276)  (329 276)  routing T_6_17.sp4_v_t_38 <X> T_6_17.sp4_h_r_3
 (5 6)  (329 278)  (329 278)  routing T_6_17.sp4_h_r_0 <X> T_6_17.sp4_h_l_38
 (4 7)  (328 279)  (328 279)  routing T_6_17.sp4_h_r_0 <X> T_6_17.sp4_h_l_38
 (5 12)  (329 284)  (329 284)  routing T_6_17.sp4_v_b_9 <X> T_6_17.sp4_h_r_9
 (6 13)  (330 285)  (330 285)  routing T_6_17.sp4_v_b_9 <X> T_6_17.sp4_h_r_9


LogicTile_7_17

 (25 0)  (391 272)  (391 272)  routing T_7_17.bnr_op_2 <X> T_7_17.lc_trk_g0_2
 (22 1)  (388 273)  (388 273)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (391 273)  (391 273)  routing T_7_17.bnr_op_2 <X> T_7_17.lc_trk_g0_2
 (0 2)  (366 274)  (366 274)  routing T_7_17.glb_netwk_7 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (1 2)  (367 274)  (367 274)  routing T_7_17.glb_netwk_7 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (368 274)  (368 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (380 274)  (380 274)  routing T_7_17.sp4_h_l_9 <X> T_7_17.lc_trk_g0_4
 (32 2)  (398 274)  (398 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 274)  (399 274)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (400 274)  (400 274)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 274)  (402 274)  LC_1 Logic Functioning bit
 (37 2)  (403 274)  (403 274)  LC_1 Logic Functioning bit
 (38 2)  (404 274)  (404 274)  LC_1 Logic Functioning bit
 (39 2)  (405 274)  (405 274)  LC_1 Logic Functioning bit
 (45 2)  (411 274)  (411 274)  LC_1 Logic Functioning bit
 (0 3)  (366 275)  (366 275)  routing T_7_17.glb_netwk_7 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (14 3)  (380 275)  (380 275)  routing T_7_17.sp4_h_l_9 <X> T_7_17.lc_trk_g0_4
 (15 3)  (381 275)  (381 275)  routing T_7_17.sp4_h_l_9 <X> T_7_17.lc_trk_g0_4
 (16 3)  (382 275)  (382 275)  routing T_7_17.sp4_h_l_9 <X> T_7_17.lc_trk_g0_4
 (17 3)  (383 275)  (383 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (31 3)  (397 275)  (397 275)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (402 275)  (402 275)  LC_1 Logic Functioning bit
 (37 3)  (403 275)  (403 275)  LC_1 Logic Functioning bit
 (38 3)  (404 275)  (404 275)  LC_1 Logic Functioning bit
 (39 3)  (405 275)  (405 275)  LC_1 Logic Functioning bit
 (45 3)  (411 275)  (411 275)  LC_1 Logic Functioning bit
 (1 4)  (367 276)  (367 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (32 4)  (398 276)  (398 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 276)  (399 276)  routing T_7_17.lc_trk_g2_1 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 276)  (402 276)  LC_2 Logic Functioning bit
 (37 4)  (403 276)  (403 276)  LC_2 Logic Functioning bit
 (38 4)  (404 276)  (404 276)  LC_2 Logic Functioning bit
 (39 4)  (405 276)  (405 276)  LC_2 Logic Functioning bit
 (45 4)  (411 276)  (411 276)  LC_2 Logic Functioning bit
 (1 5)  (367 277)  (367 277)  routing T_7_17.lc_trk_g0_2 <X> T_7_17.wire_logic_cluster/lc_7/cen
 (4 5)  (370 277)  (370 277)  routing T_7_17.sp4_v_t_47 <X> T_7_17.sp4_h_r_3
 (36 5)  (402 277)  (402 277)  LC_2 Logic Functioning bit
 (37 5)  (403 277)  (403 277)  LC_2 Logic Functioning bit
 (38 5)  (404 277)  (404 277)  LC_2 Logic Functioning bit
 (39 5)  (405 277)  (405 277)  LC_2 Logic Functioning bit
 (45 5)  (411 277)  (411 277)  LC_2 Logic Functioning bit
 (32 6)  (398 278)  (398 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 278)  (399 278)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 278)  (400 278)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (402 278)  (402 278)  LC_3 Logic Functioning bit
 (37 6)  (403 278)  (403 278)  LC_3 Logic Functioning bit
 (38 6)  (404 278)  (404 278)  LC_3 Logic Functioning bit
 (39 6)  (405 278)  (405 278)  LC_3 Logic Functioning bit
 (45 6)  (411 278)  (411 278)  LC_3 Logic Functioning bit
 (36 7)  (402 279)  (402 279)  LC_3 Logic Functioning bit
 (37 7)  (403 279)  (403 279)  LC_3 Logic Functioning bit
 (38 7)  (404 279)  (404 279)  LC_3 Logic Functioning bit
 (39 7)  (405 279)  (405 279)  LC_3 Logic Functioning bit
 (45 7)  (411 279)  (411 279)  LC_3 Logic Functioning bit
 (15 8)  (381 280)  (381 280)  routing T_7_17.sp4_h_r_25 <X> T_7_17.lc_trk_g2_1
 (16 8)  (382 280)  (382 280)  routing T_7_17.sp4_h_r_25 <X> T_7_17.lc_trk_g2_1
 (17 8)  (383 280)  (383 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (384 281)  (384 281)  routing T_7_17.sp4_h_r_25 <X> T_7_17.lc_trk_g2_1
 (17 12)  (383 284)  (383 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (387 284)  (387 284)  routing T_7_17.sp4_h_r_35 <X> T_7_17.lc_trk_g3_3
 (22 12)  (388 284)  (388 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (389 284)  (389 284)  routing T_7_17.sp4_h_r_35 <X> T_7_17.lc_trk_g3_3
 (24 12)  (390 284)  (390 284)  routing T_7_17.sp4_h_r_35 <X> T_7_17.lc_trk_g3_3
 (1 14)  (367 286)  (367 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (31 14)  (397 286)  (397 286)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 286)  (398 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (402 286)  (402 286)  LC_7 Logic Functioning bit
 (37 14)  (403 286)  (403 286)  LC_7 Logic Functioning bit
 (38 14)  (404 286)  (404 286)  LC_7 Logic Functioning bit
 (39 14)  (405 286)  (405 286)  LC_7 Logic Functioning bit
 (45 14)  (411 286)  (411 286)  LC_7 Logic Functioning bit
 (52 14)  (418 286)  (418 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (36 15)  (402 287)  (402 287)  LC_7 Logic Functioning bit
 (37 15)  (403 287)  (403 287)  LC_7 Logic Functioning bit
 (38 15)  (404 287)  (404 287)  LC_7 Logic Functioning bit
 (39 15)  (405 287)  (405 287)  LC_7 Logic Functioning bit
 (45 15)  (411 287)  (411 287)  LC_7 Logic Functioning bit


LogicTile_8_17

 (0 2)  (420 274)  (420 274)  routing T_8_17.glb_netwk_7 <X> T_8_17.wire_logic_cluster/lc_7/clk
 (1 2)  (421 274)  (421 274)  routing T_8_17.glb_netwk_7 <X> T_8_17.wire_logic_cluster/lc_7/clk
 (2 2)  (422 274)  (422 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (434 274)  (434 274)  routing T_8_17.wire_logic_cluster/lc_4/out <X> T_8_17.lc_trk_g0_4
 (25 2)  (445 274)  (445 274)  routing T_8_17.bnr_op_6 <X> T_8_17.lc_trk_g0_6
 (0 3)  (420 275)  (420 275)  routing T_8_17.glb_netwk_7 <X> T_8_17.wire_logic_cluster/lc_7/clk
 (17 3)  (437 275)  (437 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (442 275)  (442 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (445 275)  (445 275)  routing T_8_17.bnr_op_6 <X> T_8_17.lc_trk_g0_6
 (0 4)  (420 276)  (420 276)  routing T_8_17.lc_trk_g2_2 <X> T_8_17.wire_logic_cluster/lc_7/cen
 (1 4)  (421 276)  (421 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (425 276)  (425 276)  routing T_8_17.sp4_v_t_38 <X> T_8_17.sp4_h_r_3
 (13 4)  (433 276)  (433 276)  routing T_8_17.sp4_h_l_40 <X> T_8_17.sp4_v_b_5
 (1 5)  (421 277)  (421 277)  routing T_8_17.lc_trk_g2_2 <X> T_8_17.wire_logic_cluster/lc_7/cen
 (12 5)  (432 277)  (432 277)  routing T_8_17.sp4_h_l_40 <X> T_8_17.sp4_v_b_5
 (15 5)  (435 277)  (435 277)  routing T_8_17.sp4_v_t_5 <X> T_8_17.lc_trk_g1_0
 (16 5)  (436 277)  (436 277)  routing T_8_17.sp4_v_t_5 <X> T_8_17.lc_trk_g1_0
 (17 5)  (437 277)  (437 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (5 8)  (425 280)  (425 280)  routing T_8_17.sp4_v_b_6 <X> T_8_17.sp4_h_r_6
 (9 8)  (429 280)  (429 280)  routing T_8_17.sp4_v_t_42 <X> T_8_17.sp4_h_r_7
 (25 8)  (445 280)  (445 280)  routing T_8_17.sp4_h_r_42 <X> T_8_17.lc_trk_g2_2
 (26 8)  (446 280)  (446 280)  routing T_8_17.lc_trk_g0_4 <X> T_8_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (447 280)  (447 280)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 280)  (448 280)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 280)  (449 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (451 280)  (451 280)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 280)  (452 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 280)  (453 280)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (455 280)  (455 280)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.input_2_4
 (45 8)  (465 280)  (465 280)  LC_4 Logic Functioning bit
 (46 8)  (466 280)  (466 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (468 280)  (468 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (6 9)  (426 281)  (426 281)  routing T_8_17.sp4_v_b_6 <X> T_8_17.sp4_h_r_6
 (22 9)  (442 281)  (442 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (443 281)  (443 281)  routing T_8_17.sp4_h_r_42 <X> T_8_17.lc_trk_g2_2
 (24 9)  (444 281)  (444 281)  routing T_8_17.sp4_h_r_42 <X> T_8_17.lc_trk_g2_2
 (25 9)  (445 281)  (445 281)  routing T_8_17.sp4_h_r_42 <X> T_8_17.lc_trk_g2_2
 (29 9)  (449 281)  (449 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (450 281)  (450 281)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (451 281)  (451 281)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (452 281)  (452 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (453 281)  (453 281)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.input_2_4
 (34 9)  (454 281)  (454 281)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.input_2_4
 (35 9)  (455 281)  (455 281)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.input_2_4
 (37 9)  (457 281)  (457 281)  LC_4 Logic Functioning bit
 (41 9)  (461 281)  (461 281)  LC_4 Logic Functioning bit
 (42 9)  (462 281)  (462 281)  LC_4 Logic Functioning bit
 (43 9)  (463 281)  (463 281)  LC_4 Logic Functioning bit
 (17 10)  (437 282)  (437 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (438 282)  (438 282)  routing T_8_17.wire_logic_cluster/lc_5/out <X> T_8_17.lc_trk_g2_5
 (21 10)  (441 282)  (441 282)  routing T_8_17.sp4_h_r_39 <X> T_8_17.lc_trk_g2_7
 (22 10)  (442 282)  (442 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (443 282)  (443 282)  routing T_8_17.sp4_h_r_39 <X> T_8_17.lc_trk_g2_7
 (24 10)  (444 282)  (444 282)  routing T_8_17.sp4_h_r_39 <X> T_8_17.lc_trk_g2_7
 (26 10)  (446 282)  (446 282)  routing T_8_17.lc_trk_g2_5 <X> T_8_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (449 282)  (449 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 282)  (450 282)  routing T_8_17.lc_trk_g0_6 <X> T_8_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (452 282)  (452 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 282)  (453 282)  routing T_8_17.lc_trk_g3_3 <X> T_8_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (454 282)  (454 282)  routing T_8_17.lc_trk_g3_3 <X> T_8_17.wire_logic_cluster/lc_5/in_3
 (45 10)  (465 282)  (465 282)  LC_5 Logic Functioning bit
 (28 11)  (448 283)  (448 283)  routing T_8_17.lc_trk_g2_5 <X> T_8_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 283)  (449 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (450 283)  (450 283)  routing T_8_17.lc_trk_g0_6 <X> T_8_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (451 283)  (451 283)  routing T_8_17.lc_trk_g3_3 <X> T_8_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (452 283)  (452 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (454 283)  (454 283)  routing T_8_17.lc_trk_g1_0 <X> T_8_17.input_2_5
 (37 11)  (457 283)  (457 283)  LC_5 Logic Functioning bit
 (41 11)  (461 283)  (461 283)  LC_5 Logic Functioning bit
 (42 11)  (462 283)  (462 283)  LC_5 Logic Functioning bit
 (43 11)  (463 283)  (463 283)  LC_5 Logic Functioning bit
 (48 11)  (468 283)  (468 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (472 283)  (472 283)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (21 12)  (441 284)  (441 284)  routing T_8_17.bnl_op_3 <X> T_8_17.lc_trk_g3_3
 (22 12)  (442 284)  (442 284)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (441 285)  (441 285)  routing T_8_17.bnl_op_3 <X> T_8_17.lc_trk_g3_3
 (22 13)  (442 285)  (442 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (443 285)  (443 285)  routing T_8_17.sp4_h_l_15 <X> T_8_17.lc_trk_g3_2
 (24 13)  (444 285)  (444 285)  routing T_8_17.sp4_h_l_15 <X> T_8_17.lc_trk_g3_2
 (25 13)  (445 285)  (445 285)  routing T_8_17.sp4_h_l_15 <X> T_8_17.lc_trk_g3_2
 (22 14)  (442 286)  (442 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (443 286)  (443 286)  routing T_8_17.sp4_h_r_31 <X> T_8_17.lc_trk_g3_7
 (24 14)  (444 286)  (444 286)  routing T_8_17.sp4_h_r_31 <X> T_8_17.lc_trk_g3_7
 (21 15)  (441 287)  (441 287)  routing T_8_17.sp4_h_r_31 <X> T_8_17.lc_trk_g3_7


LogicTile_9_17

 (13 0)  (487 272)  (487 272)  routing T_9_17.sp4_h_l_39 <X> T_9_17.sp4_v_b_2
 (25 0)  (499 272)  (499 272)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (27 0)  (501 272)  (501 272)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 272)  (503 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 272)  (504 272)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (44 0)  (518 272)  (518 272)  LC_0 Logic Functioning bit
 (12 1)  (486 273)  (486 273)  routing T_9_17.sp4_h_l_39 <X> T_9_17.sp4_v_b_2
 (22 1)  (496 273)  (496 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (497 273)  (497 273)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (24 1)  (498 273)  (498 273)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (25 1)  (499 273)  (499 273)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (30 1)  (504 273)  (504 273)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (506 273)  (506 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (507 273)  (507 273)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.input_2_0
 (34 1)  (508 273)  (508 273)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.input_2_0
 (35 1)  (509 273)  (509 273)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.input_2_0
 (27 2)  (501 274)  (501 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (502 274)  (502 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 274)  (503 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (504 274)  (504 274)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (506 274)  (506 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 274)  (510 274)  LC_1 Logic Functioning bit
 (37 2)  (511 274)  (511 274)  LC_1 Logic Functioning bit
 (38 2)  (512 274)  (512 274)  LC_1 Logic Functioning bit
 (39 2)  (513 274)  (513 274)  LC_1 Logic Functioning bit
 (44 2)  (518 274)  (518 274)  LC_1 Logic Functioning bit
 (40 3)  (514 275)  (514 275)  LC_1 Logic Functioning bit
 (41 3)  (515 275)  (515 275)  LC_1 Logic Functioning bit
 (42 3)  (516 275)  (516 275)  LC_1 Logic Functioning bit
 (43 3)  (517 275)  (517 275)  LC_1 Logic Functioning bit
 (27 4)  (501 276)  (501 276)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (502 276)  (502 276)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 276)  (503 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 276)  (504 276)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (506 276)  (506 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (509 276)  (509 276)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.input_2_2
 (36 4)  (510 276)  (510 276)  LC_2 Logic Functioning bit
 (39 4)  (513 276)  (513 276)  LC_2 Logic Functioning bit
 (41 4)  (515 276)  (515 276)  LC_2 Logic Functioning bit
 (42 4)  (516 276)  (516 276)  LC_2 Logic Functioning bit
 (44 4)  (518 276)  (518 276)  LC_2 Logic Functioning bit
 (30 5)  (504 277)  (504 277)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (506 277)  (506 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (507 277)  (507 277)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.input_2_2
 (35 5)  (509 277)  (509 277)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.input_2_2
 (36 5)  (510 277)  (510 277)  LC_2 Logic Functioning bit
 (39 5)  (513 277)  (513 277)  LC_2 Logic Functioning bit
 (41 5)  (515 277)  (515 277)  LC_2 Logic Functioning bit
 (42 5)  (516 277)  (516 277)  LC_2 Logic Functioning bit
 (25 6)  (499 278)  (499 278)  routing T_9_17.sp4_h_r_14 <X> T_9_17.lc_trk_g1_6
 (28 6)  (502 278)  (502 278)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (503 278)  (503 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (504 278)  (504 278)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (506 278)  (506 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (510 278)  (510 278)  LC_3 Logic Functioning bit
 (37 6)  (511 278)  (511 278)  LC_3 Logic Functioning bit
 (38 6)  (512 278)  (512 278)  LC_3 Logic Functioning bit
 (39 6)  (513 278)  (513 278)  LC_3 Logic Functioning bit
 (44 6)  (518 278)  (518 278)  LC_3 Logic Functioning bit
 (22 7)  (496 279)  (496 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (497 279)  (497 279)  routing T_9_17.sp4_h_r_14 <X> T_9_17.lc_trk_g1_6
 (24 7)  (498 279)  (498 279)  routing T_9_17.sp4_h_r_14 <X> T_9_17.lc_trk_g1_6
 (40 7)  (514 279)  (514 279)  LC_3 Logic Functioning bit
 (41 7)  (515 279)  (515 279)  LC_3 Logic Functioning bit
 (42 7)  (516 279)  (516 279)  LC_3 Logic Functioning bit
 (43 7)  (517 279)  (517 279)  LC_3 Logic Functioning bit
 (22 8)  (496 280)  (496 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (498 280)  (498 280)  routing T_9_17.tnl_op_3 <X> T_9_17.lc_trk_g2_3
 (28 8)  (502 280)  (502 280)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (503 280)  (503 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (506 280)  (506 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (510 280)  (510 280)  LC_4 Logic Functioning bit
 (37 8)  (511 280)  (511 280)  LC_4 Logic Functioning bit
 (38 8)  (512 280)  (512 280)  LC_4 Logic Functioning bit
 (39 8)  (513 280)  (513 280)  LC_4 Logic Functioning bit
 (44 8)  (518 280)  (518 280)  LC_4 Logic Functioning bit
 (8 9)  (482 281)  (482 281)  routing T_9_17.sp4_h_l_42 <X> T_9_17.sp4_v_b_7
 (9 9)  (483 281)  (483 281)  routing T_9_17.sp4_h_l_42 <X> T_9_17.sp4_v_b_7
 (21 9)  (495 281)  (495 281)  routing T_9_17.tnl_op_3 <X> T_9_17.lc_trk_g2_3
 (30 9)  (504 281)  (504 281)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (40 9)  (514 281)  (514 281)  LC_4 Logic Functioning bit
 (41 9)  (515 281)  (515 281)  LC_4 Logic Functioning bit
 (42 9)  (516 281)  (516 281)  LC_4 Logic Functioning bit
 (43 9)  (517 281)  (517 281)  LC_4 Logic Functioning bit
 (25 10)  (499 282)  (499 282)  routing T_9_17.sp4_h_r_38 <X> T_9_17.lc_trk_g2_6
 (27 10)  (501 282)  (501 282)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (502 282)  (502 282)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 282)  (503 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (506 282)  (506 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (510 282)  (510 282)  LC_5 Logic Functioning bit
 (37 10)  (511 282)  (511 282)  LC_5 Logic Functioning bit
 (38 10)  (512 282)  (512 282)  LC_5 Logic Functioning bit
 (39 10)  (513 282)  (513 282)  LC_5 Logic Functioning bit
 (44 10)  (518 282)  (518 282)  LC_5 Logic Functioning bit
 (14 11)  (488 283)  (488 283)  routing T_9_17.tnl_op_4 <X> T_9_17.lc_trk_g2_4
 (15 11)  (489 283)  (489 283)  routing T_9_17.tnl_op_4 <X> T_9_17.lc_trk_g2_4
 (17 11)  (491 283)  (491 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (496 283)  (496 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (497 283)  (497 283)  routing T_9_17.sp4_h_r_38 <X> T_9_17.lc_trk_g2_6
 (24 11)  (498 283)  (498 283)  routing T_9_17.sp4_h_r_38 <X> T_9_17.lc_trk_g2_6
 (40 11)  (514 283)  (514 283)  LC_5 Logic Functioning bit
 (41 11)  (515 283)  (515 283)  LC_5 Logic Functioning bit
 (42 11)  (516 283)  (516 283)  LC_5 Logic Functioning bit
 (43 11)  (517 283)  (517 283)  LC_5 Logic Functioning bit
 (15 12)  (489 284)  (489 284)  routing T_9_17.tnl_op_1 <X> T_9_17.lc_trk_g3_1
 (17 12)  (491 284)  (491 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (496 284)  (496 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (497 284)  (497 284)  routing T_9_17.sp4_h_r_27 <X> T_9_17.lc_trk_g3_3
 (24 12)  (498 284)  (498 284)  routing T_9_17.sp4_h_r_27 <X> T_9_17.lc_trk_g3_3
 (27 12)  (501 284)  (501 284)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (502 284)  (502 284)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 284)  (503 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (506 284)  (506 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (510 284)  (510 284)  LC_6 Logic Functioning bit
 (37 12)  (511 284)  (511 284)  LC_6 Logic Functioning bit
 (38 12)  (512 284)  (512 284)  LC_6 Logic Functioning bit
 (39 12)  (513 284)  (513 284)  LC_6 Logic Functioning bit
 (44 12)  (518 284)  (518 284)  LC_6 Logic Functioning bit
 (14 13)  (488 285)  (488 285)  routing T_9_17.tnl_op_0 <X> T_9_17.lc_trk_g3_0
 (15 13)  (489 285)  (489 285)  routing T_9_17.tnl_op_0 <X> T_9_17.lc_trk_g3_0
 (17 13)  (491 285)  (491 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (492 285)  (492 285)  routing T_9_17.tnl_op_1 <X> T_9_17.lc_trk_g3_1
 (21 13)  (495 285)  (495 285)  routing T_9_17.sp4_h_r_27 <X> T_9_17.lc_trk_g3_3
 (40 13)  (514 285)  (514 285)  LC_6 Logic Functioning bit
 (41 13)  (515 285)  (515 285)  LC_6 Logic Functioning bit
 (42 13)  (516 285)  (516 285)  LC_6 Logic Functioning bit
 (43 13)  (517 285)  (517 285)  LC_6 Logic Functioning bit
 (15 14)  (489 286)  (489 286)  routing T_9_17.tnl_op_5 <X> T_9_17.lc_trk_g3_5
 (17 14)  (491 286)  (491 286)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (29 14)  (503 286)  (503 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (506 286)  (506 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (510 286)  (510 286)  LC_7 Logic Functioning bit
 (37 14)  (511 286)  (511 286)  LC_7 Logic Functioning bit
 (38 14)  (512 286)  (512 286)  LC_7 Logic Functioning bit
 (39 14)  (513 286)  (513 286)  LC_7 Logic Functioning bit
 (44 14)  (518 286)  (518 286)  LC_7 Logic Functioning bit
 (51 14)  (525 286)  (525 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (492 287)  (492 287)  routing T_9_17.tnl_op_5 <X> T_9_17.lc_trk_g3_5
 (22 15)  (496 287)  (496 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (498 287)  (498 287)  routing T_9_17.tnl_op_6 <X> T_9_17.lc_trk_g3_6
 (25 15)  (499 287)  (499 287)  routing T_9_17.tnl_op_6 <X> T_9_17.lc_trk_g3_6
 (30 15)  (504 287)  (504 287)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (514 287)  (514 287)  LC_7 Logic Functioning bit
 (41 15)  (515 287)  (515 287)  LC_7 Logic Functioning bit
 (42 15)  (516 287)  (516 287)  LC_7 Logic Functioning bit
 (43 15)  (517 287)  (517 287)  LC_7 Logic Functioning bit


LogicTile_10_17

 (21 0)  (549 272)  (549 272)  routing T_10_17.sp4_v_b_11 <X> T_10_17.lc_trk_g0_3
 (22 0)  (550 272)  (550 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (551 272)  (551 272)  routing T_10_17.sp4_v_b_11 <X> T_10_17.lc_trk_g0_3
 (27 0)  (555 272)  (555 272)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 272)  (557 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 272)  (558 272)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (560 272)  (560 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (562 272)  (562 272)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (564 272)  (564 272)  LC_0 Logic Functioning bit
 (38 0)  (566 272)  (566 272)  LC_0 Logic Functioning bit
 (9 1)  (537 273)  (537 273)  routing T_10_17.sp4_v_t_40 <X> T_10_17.sp4_v_b_1
 (10 1)  (538 273)  (538 273)  routing T_10_17.sp4_v_t_40 <X> T_10_17.sp4_v_b_1
 (14 1)  (542 273)  (542 273)  routing T_10_17.top_op_0 <X> T_10_17.lc_trk_g0_0
 (15 1)  (543 273)  (543 273)  routing T_10_17.top_op_0 <X> T_10_17.lc_trk_g0_0
 (17 1)  (545 273)  (545 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (549 273)  (549 273)  routing T_10_17.sp4_v_b_11 <X> T_10_17.lc_trk_g0_3
 (30 1)  (558 273)  (558 273)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (564 273)  (564 273)  LC_0 Logic Functioning bit
 (38 1)  (566 273)  (566 273)  LC_0 Logic Functioning bit
 (0 2)  (528 274)  (528 274)  routing T_10_17.glb_netwk_7 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (529 274)  (529 274)  routing T_10_17.glb_netwk_7 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (530 274)  (530 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (542 274)  (542 274)  routing T_10_17.wire_logic_cluster/lc_4/out <X> T_10_17.lc_trk_g0_4
 (15 2)  (543 274)  (543 274)  routing T_10_17.top_op_5 <X> T_10_17.lc_trk_g0_5
 (17 2)  (545 274)  (545 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (528 275)  (528 275)  routing T_10_17.glb_netwk_7 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (17 3)  (545 275)  (545 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (546 275)  (546 275)  routing T_10_17.top_op_5 <X> T_10_17.lc_trk_g0_5
 (15 4)  (543 276)  (543 276)  routing T_10_17.top_op_1 <X> T_10_17.lc_trk_g1_1
 (17 4)  (545 276)  (545 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (32 4)  (560 276)  (560 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (564 276)  (564 276)  LC_2 Logic Functioning bit
 (38 4)  (566 276)  (566 276)  LC_2 Logic Functioning bit
 (15 5)  (543 277)  (543 277)  routing T_10_17.bot_op_0 <X> T_10_17.lc_trk_g1_0
 (17 5)  (545 277)  (545 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (546 277)  (546 277)  routing T_10_17.top_op_1 <X> T_10_17.lc_trk_g1_1
 (29 5)  (557 277)  (557 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (559 277)  (559 277)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (565 277)  (565 277)  LC_2 Logic Functioning bit
 (39 5)  (567 277)  (567 277)  LC_2 Logic Functioning bit
 (28 6)  (556 278)  (556 278)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (557 278)  (557 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (558 278)  (558 278)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (559 278)  (559 278)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (560 278)  (560 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (564 278)  (564 278)  LC_3 Logic Functioning bit
 (38 6)  (566 278)  (566 278)  LC_3 Logic Functioning bit
 (22 7)  (550 279)  (550 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (552 279)  (552 279)  routing T_10_17.bot_op_6 <X> T_10_17.lc_trk_g1_6
 (36 7)  (564 279)  (564 279)  LC_3 Logic Functioning bit
 (38 7)  (566 279)  (566 279)  LC_3 Logic Functioning bit
 (31 8)  (559 280)  (559 280)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (560 280)  (560 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (561 280)  (561 280)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (564 280)  (564 280)  LC_4 Logic Functioning bit
 (37 8)  (565 280)  (565 280)  LC_4 Logic Functioning bit
 (38 8)  (566 280)  (566 280)  LC_4 Logic Functioning bit
 (39 8)  (567 280)  (567 280)  LC_4 Logic Functioning bit
 (45 8)  (573 280)  (573 280)  LC_4 Logic Functioning bit
 (52 8)  (580 280)  (580 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (36 9)  (564 281)  (564 281)  LC_4 Logic Functioning bit
 (37 9)  (565 281)  (565 281)  LC_4 Logic Functioning bit
 (38 9)  (566 281)  (566 281)  LC_4 Logic Functioning bit
 (39 9)  (567 281)  (567 281)  LC_4 Logic Functioning bit
 (9 10)  (537 282)  (537 282)  routing T_10_17.sp4_v_b_7 <X> T_10_17.sp4_h_l_42
 (15 10)  (543 282)  (543 282)  routing T_10_17.sp4_v_t_32 <X> T_10_17.lc_trk_g2_5
 (16 10)  (544 282)  (544 282)  routing T_10_17.sp4_v_t_32 <X> T_10_17.lc_trk_g2_5
 (17 10)  (545 282)  (545 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (16 11)  (544 283)  (544 283)  routing T_10_17.sp12_v_b_12 <X> T_10_17.lc_trk_g2_4
 (17 11)  (545 283)  (545 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (550 283)  (550 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (551 283)  (551 283)  routing T_10_17.sp4_h_r_30 <X> T_10_17.lc_trk_g2_6
 (24 11)  (552 283)  (552 283)  routing T_10_17.sp4_h_r_30 <X> T_10_17.lc_trk_g2_6
 (25 11)  (553 283)  (553 283)  routing T_10_17.sp4_h_r_30 <X> T_10_17.lc_trk_g2_6
 (29 12)  (557 284)  (557 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 284)  (558 284)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (559 284)  (559 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 284)  (560 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (561 284)  (561 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (562 284)  (562 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (564 284)  (564 284)  LC_6 Logic Functioning bit
 (38 12)  (566 284)  (566 284)  LC_6 Logic Functioning bit
 (31 13)  (559 285)  (559 285)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (564 285)  (564 285)  LC_6 Logic Functioning bit
 (38 13)  (566 285)  (566 285)  LC_6 Logic Functioning bit
 (28 14)  (556 286)  (556 286)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (557 286)  (557 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (558 286)  (558 286)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (560 286)  (560 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (562 286)  (562 286)  routing T_10_17.lc_trk_g1_1 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (564 286)  (564 286)  LC_7 Logic Functioning bit
 (38 14)  (566 286)  (566 286)  LC_7 Logic Functioning bit
 (22 15)  (550 287)  (550 287)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (551 287)  (551 287)  routing T_10_17.sp12_v_b_14 <X> T_10_17.lc_trk_g3_6
 (30 15)  (558 287)  (558 287)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (564 287)  (564 287)  LC_7 Logic Functioning bit
 (38 15)  (566 287)  (566 287)  LC_7 Logic Functioning bit


LogicTile_11_17

 (0 2)  (582 274)  (582 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (583 274)  (583 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (584 274)  (584 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (582 275)  (582 275)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (21 4)  (603 276)  (603 276)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g1_3
 (22 4)  (604 276)  (604 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (21 6)  (603 278)  (603 278)  routing T_11_17.sp4_h_l_10 <X> T_11_17.lc_trk_g1_7
 (22 6)  (604 278)  (604 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (605 278)  (605 278)  routing T_11_17.sp4_h_l_10 <X> T_11_17.lc_trk_g1_7
 (24 6)  (606 278)  (606 278)  routing T_11_17.sp4_h_l_10 <X> T_11_17.lc_trk_g1_7
 (27 6)  (609 278)  (609 278)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (611 278)  (611 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (612 278)  (612 278)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (614 278)  (614 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (616 278)  (616 278)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (619 278)  (619 278)  LC_3 Logic Functioning bit
 (39 6)  (621 278)  (621 278)  LC_3 Logic Functioning bit
 (45 6)  (627 278)  (627 278)  LC_3 Logic Functioning bit
 (21 7)  (603 279)  (603 279)  routing T_11_17.sp4_h_l_10 <X> T_11_17.lc_trk_g1_7
 (30 7)  (612 279)  (612 279)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (613 279)  (613 279)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (619 279)  (619 279)  LC_3 Logic Functioning bit
 (39 7)  (621 279)  (621 279)  LC_3 Logic Functioning bit
 (44 7)  (626 279)  (626 279)  LC_3 Logic Functioning bit
 (45 7)  (627 279)  (627 279)  LC_3 Logic Functioning bit
 (1 14)  (583 286)  (583 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_13_17

 (0 2)  (694 274)  (694 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (695 274)  (695 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (696 274)  (696 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 275)  (694 275)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (14 5)  (708 277)  (708 277)  routing T_13_17.sp12_h_r_16 <X> T_13_17.lc_trk_g1_0
 (16 5)  (710 277)  (710 277)  routing T_13_17.sp12_h_r_16 <X> T_13_17.lc_trk_g1_0
 (17 5)  (711 277)  (711 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (36 6)  (730 278)  (730 278)  LC_3 Logic Functioning bit
 (38 6)  (732 278)  (732 278)  LC_3 Logic Functioning bit
 (41 6)  (735 278)  (735 278)  LC_3 Logic Functioning bit
 (43 6)  (737 278)  (737 278)  LC_3 Logic Functioning bit
 (45 6)  (739 278)  (739 278)  LC_3 Logic Functioning bit
 (52 6)  (746 278)  (746 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (721 279)  (721 279)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 279)  (723 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (731 279)  (731 279)  LC_3 Logic Functioning bit
 (39 7)  (733 279)  (733 279)  LC_3 Logic Functioning bit
 (40 7)  (734 279)  (734 279)  LC_3 Logic Functioning bit
 (42 7)  (736 279)  (736 279)  LC_3 Logic Functioning bit


LogicTile_14_17

 (9 14)  (757 286)  (757 286)  routing T_14_17.sp4_h_r_7 <X> T_14_17.sp4_h_l_47
 (10 14)  (758 286)  (758 286)  routing T_14_17.sp4_h_r_7 <X> T_14_17.sp4_h_l_47


LogicTile_17_17

 (3 3)  (913 275)  (913 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23


LogicTile_18_17

 (10 10)  (974 282)  (974 282)  routing T_18_17.sp4_v_b_2 <X> T_18_17.sp4_h_l_42


DSP_Tile_0_16

 (7 5)  (7 261)  (7 261)  Hard IP config bit: MULT1_bram_cbit_4



LogicTile_1_16

 (14 0)  (68 256)  (68 256)  routing T_1_16.sp12_h_r_0 <X> T_1_16.lc_trk_g0_0
 (17 0)  (71 256)  (71 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (80 256)  (80 256)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (81 256)  (81 256)  routing T_1_16.lc_trk_g1_0 <X> T_1_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (83 256)  (83 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (85 256)  (85 256)  routing T_1_16.lc_trk_g2_7 <X> T_1_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (86 256)  (86 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 256)  (87 256)  routing T_1_16.lc_trk_g2_7 <X> T_1_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 256)  (90 256)  LC_0 Logic Functioning bit
 (37 0)  (91 256)  (91 256)  LC_0 Logic Functioning bit
 (38 0)  (92 256)  (92 256)  LC_0 Logic Functioning bit
 (39 0)  (93 256)  (93 256)  LC_0 Logic Functioning bit
 (45 0)  (99 256)  (99 256)  LC_0 Logic Functioning bit
 (52 0)  (106 256)  (106 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (68 257)  (68 257)  routing T_1_16.sp12_h_r_0 <X> T_1_16.lc_trk_g0_0
 (15 1)  (69 257)  (69 257)  routing T_1_16.sp12_h_r_0 <X> T_1_16.lc_trk_g0_0
 (17 1)  (71 257)  (71 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (27 1)  (81 257)  (81 257)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (83 257)  (83 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (85 257)  (85 257)  routing T_1_16.lc_trk_g2_7 <X> T_1_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (86 257)  (86 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (90 257)  (90 257)  LC_0 Logic Functioning bit
 (37 1)  (91 257)  (91 257)  LC_0 Logic Functioning bit
 (45 1)  (99 257)  (99 257)  LC_0 Logic Functioning bit
 (0 2)  (54 258)  (54 258)  routing T_1_16.glb_netwk_7 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (1 2)  (55 258)  (55 258)  routing T_1_16.glb_netwk_7 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (2 2)  (56 258)  (56 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (81 258)  (81 258)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (83 258)  (83 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (84 258)  (84 258)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (86 258)  (86 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (88 258)  (88 258)  routing T_1_16.lc_trk_g1_1 <X> T_1_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (90 258)  (90 258)  LC_1 Logic Functioning bit
 (38 2)  (92 258)  (92 258)  LC_1 Logic Functioning bit
 (39 2)  (93 258)  (93 258)  LC_1 Logic Functioning bit
 (45 2)  (99 258)  (99 258)  LC_1 Logic Functioning bit
 (52 2)  (106 258)  (106 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (54 259)  (54 259)  routing T_1_16.glb_netwk_7 <X> T_1_16.wire_logic_cluster/lc_7/clk
 (29 3)  (83 259)  (83 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (86 259)  (86 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (88 259)  (88 259)  routing T_1_16.lc_trk_g1_0 <X> T_1_16.input_2_1
 (36 3)  (90 259)  (90 259)  LC_1 Logic Functioning bit
 (37 3)  (91 259)  (91 259)  LC_1 Logic Functioning bit
 (39 3)  (93 259)  (93 259)  LC_1 Logic Functioning bit
 (45 3)  (99 259)  (99 259)  LC_1 Logic Functioning bit
 (3 4)  (57 260)  (57 260)  routing T_1_16.sp12_v_b_0 <X> T_1_16.sp12_h_r_0
 (14 4)  (68 260)  (68 260)  routing T_1_16.sp4_h_r_8 <X> T_1_16.lc_trk_g1_0
 (15 4)  (69 260)  (69 260)  routing T_1_16.top_op_1 <X> T_1_16.lc_trk_g1_1
 (17 4)  (71 260)  (71 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (80 260)  (80 260)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (81 260)  (81 260)  routing T_1_16.lc_trk_g1_0 <X> T_1_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 260)  (83 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (86 260)  (86 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 260)  (87 260)  routing T_1_16.lc_trk_g3_0 <X> T_1_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (88 260)  (88 260)  routing T_1_16.lc_trk_g3_0 <X> T_1_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (90 260)  (90 260)  LC_2 Logic Functioning bit
 (37 4)  (91 260)  (91 260)  LC_2 Logic Functioning bit
 (38 4)  (92 260)  (92 260)  LC_2 Logic Functioning bit
 (39 4)  (93 260)  (93 260)  LC_2 Logic Functioning bit
 (45 4)  (99 260)  (99 260)  LC_2 Logic Functioning bit
 (3 5)  (57 261)  (57 261)  routing T_1_16.sp12_v_b_0 <X> T_1_16.sp12_h_r_0
 (15 5)  (69 261)  (69 261)  routing T_1_16.sp4_h_r_8 <X> T_1_16.lc_trk_g1_0
 (16 5)  (70 261)  (70 261)  routing T_1_16.sp4_h_r_8 <X> T_1_16.lc_trk_g1_0
 (17 5)  (71 261)  (71 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (72 261)  (72 261)  routing T_1_16.top_op_1 <X> T_1_16.lc_trk_g1_1
 (27 5)  (81 261)  (81 261)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 261)  (83 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (86 261)  (86 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (90 261)  (90 261)  LC_2 Logic Functioning bit
 (37 5)  (91 261)  (91 261)  LC_2 Logic Functioning bit
 (45 5)  (99 261)  (99 261)  LC_2 Logic Functioning bit
 (53 5)  (107 261)  (107 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (69 262)  (69 262)  routing T_1_16.sp4_v_b_21 <X> T_1_16.lc_trk_g1_5
 (16 6)  (70 262)  (70 262)  routing T_1_16.sp4_v_b_21 <X> T_1_16.lc_trk_g1_5
 (17 6)  (71 262)  (71 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (81 262)  (81 262)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (83 262)  (83 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (84 262)  (84 262)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (85 262)  (85 262)  routing T_1_16.lc_trk_g2_4 <X> T_1_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (86 262)  (86 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (87 262)  (87 262)  routing T_1_16.lc_trk_g2_4 <X> T_1_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (90 262)  (90 262)  LC_3 Logic Functioning bit
 (38 6)  (92 262)  (92 262)  LC_3 Logic Functioning bit
 (39 6)  (93 262)  (93 262)  LC_3 Logic Functioning bit
 (45 6)  (99 262)  (99 262)  LC_3 Logic Functioning bit
 (29 7)  (83 263)  (83 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (86 263)  (86 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (88 263)  (88 263)  routing T_1_16.lc_trk_g1_0 <X> T_1_16.input_2_3
 (36 7)  (90 263)  (90 263)  LC_3 Logic Functioning bit
 (37 7)  (91 263)  (91 263)  LC_3 Logic Functioning bit
 (39 7)  (93 263)  (93 263)  LC_3 Logic Functioning bit
 (45 7)  (99 263)  (99 263)  LC_3 Logic Functioning bit
 (51 7)  (105 263)  (105 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (79 264)  (79 264)  routing T_1_16.sp4_v_b_26 <X> T_1_16.lc_trk_g2_2
 (26 8)  (80 264)  (80 264)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (81 264)  (81 264)  routing T_1_16.lc_trk_g1_0 <X> T_1_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (83 264)  (83 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (85 264)  (85 264)  routing T_1_16.lc_trk_g3_4 <X> T_1_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (86 264)  (86 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (87 264)  (87 264)  routing T_1_16.lc_trk_g3_4 <X> T_1_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (88 264)  (88 264)  routing T_1_16.lc_trk_g3_4 <X> T_1_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (90 264)  (90 264)  LC_4 Logic Functioning bit
 (37 8)  (91 264)  (91 264)  LC_4 Logic Functioning bit
 (38 8)  (92 264)  (92 264)  LC_4 Logic Functioning bit
 (39 8)  (93 264)  (93 264)  LC_4 Logic Functioning bit
 (45 8)  (99 264)  (99 264)  LC_4 Logic Functioning bit
 (51 8)  (105 264)  (105 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (66 265)  (66 265)  routing T_1_16.sp4_h_r_8 <X> T_1_16.sp4_v_b_8
 (22 9)  (76 265)  (76 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (77 265)  (77 265)  routing T_1_16.sp4_v_b_26 <X> T_1_16.lc_trk_g2_2
 (27 9)  (81 265)  (81 265)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (83 265)  (83 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (86 265)  (86 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (90 265)  (90 265)  LC_4 Logic Functioning bit
 (37 9)  (91 265)  (91 265)  LC_4 Logic Functioning bit
 (45 9)  (99 265)  (99 265)  LC_4 Logic Functioning bit
 (14 10)  (68 266)  (68 266)  routing T_1_16.sp4_v_b_36 <X> T_1_16.lc_trk_g2_4
 (22 10)  (76 266)  (76 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (79 266)  (79 266)  routing T_1_16.sp4_v_b_30 <X> T_1_16.lc_trk_g2_6
 (27 10)  (81 266)  (81 266)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (83 266)  (83 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (84 266)  (84 266)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (86 266)  (86 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (87 266)  (87 266)  routing T_1_16.lc_trk_g2_2 <X> T_1_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (90 266)  (90 266)  LC_5 Logic Functioning bit
 (38 10)  (92 266)  (92 266)  LC_5 Logic Functioning bit
 (39 10)  (93 266)  (93 266)  LC_5 Logic Functioning bit
 (45 10)  (99 266)  (99 266)  LC_5 Logic Functioning bit
 (51 10)  (105 266)  (105 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (68 267)  (68 267)  routing T_1_16.sp4_v_b_36 <X> T_1_16.lc_trk_g2_4
 (16 11)  (70 267)  (70 267)  routing T_1_16.sp4_v_b_36 <X> T_1_16.lc_trk_g2_4
 (17 11)  (71 267)  (71 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (75 267)  (75 267)  routing T_1_16.sp4_r_v_b_39 <X> T_1_16.lc_trk_g2_7
 (22 11)  (76 267)  (76 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (77 267)  (77 267)  routing T_1_16.sp4_v_b_30 <X> T_1_16.lc_trk_g2_6
 (29 11)  (83 267)  (83 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (85 267)  (85 267)  routing T_1_16.lc_trk_g2_2 <X> T_1_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (86 267)  (86 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (88 267)  (88 267)  routing T_1_16.lc_trk_g1_0 <X> T_1_16.input_2_5
 (36 11)  (90 267)  (90 267)  LC_5 Logic Functioning bit
 (37 11)  (91 267)  (91 267)  LC_5 Logic Functioning bit
 (39 11)  (93 267)  (93 267)  LC_5 Logic Functioning bit
 (45 11)  (99 267)  (99 267)  LC_5 Logic Functioning bit
 (14 12)  (68 268)  (68 268)  routing T_1_16.sp4_v_t_21 <X> T_1_16.lc_trk_g3_0
 (25 12)  (79 268)  (79 268)  routing T_1_16.sp4_v_t_23 <X> T_1_16.lc_trk_g3_2
 (26 12)  (80 268)  (80 268)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (81 268)  (81 268)  routing T_1_16.lc_trk_g1_0 <X> T_1_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (83 268)  (83 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (86 268)  (86 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (87 268)  (87 268)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (88 268)  (88 268)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (90 268)  (90 268)  LC_6 Logic Functioning bit
 (37 12)  (91 268)  (91 268)  LC_6 Logic Functioning bit
 (38 12)  (92 268)  (92 268)  LC_6 Logic Functioning bit
 (39 12)  (93 268)  (93 268)  LC_6 Logic Functioning bit
 (45 12)  (99 268)  (99 268)  LC_6 Logic Functioning bit
 (14 13)  (68 269)  (68 269)  routing T_1_16.sp4_v_t_21 <X> T_1_16.lc_trk_g3_0
 (16 13)  (70 269)  (70 269)  routing T_1_16.sp4_v_t_21 <X> T_1_16.lc_trk_g3_0
 (17 13)  (71 269)  (71 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (76 269)  (76 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (77 269)  (77 269)  routing T_1_16.sp4_v_t_23 <X> T_1_16.lc_trk_g3_2
 (25 13)  (79 269)  (79 269)  routing T_1_16.sp4_v_t_23 <X> T_1_16.lc_trk_g3_2
 (27 13)  (81 269)  (81 269)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (83 269)  (83 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (85 269)  (85 269)  routing T_1_16.lc_trk_g3_2 <X> T_1_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (86 269)  (86 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (90 269)  (90 269)  LC_6 Logic Functioning bit
 (37 13)  (91 269)  (91 269)  LC_6 Logic Functioning bit
 (45 13)  (99 269)  (99 269)  LC_6 Logic Functioning bit
 (53 13)  (107 269)  (107 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (55 270)  (55 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (27 14)  (81 270)  (81 270)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (83 270)  (83 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (84 270)  (84 270)  routing T_1_16.lc_trk_g1_5 <X> T_1_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (85 270)  (85 270)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (86 270)  (86 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (87 270)  (87 270)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (90 270)  (90 270)  LC_7 Logic Functioning bit
 (38 14)  (92 270)  (92 270)  LC_7 Logic Functioning bit
 (39 14)  (93 270)  (93 270)  LC_7 Logic Functioning bit
 (45 14)  (99 270)  (99 270)  LC_7 Logic Functioning bit
 (51 14)  (105 270)  (105 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (69 271)  (69 271)  routing T_1_16.sp4_v_t_33 <X> T_1_16.lc_trk_g3_4
 (16 15)  (70 271)  (70 271)  routing T_1_16.sp4_v_t_33 <X> T_1_16.lc_trk_g3_4
 (17 15)  (71 271)  (71 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (29 15)  (83 271)  (83 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (85 271)  (85 271)  routing T_1_16.lc_trk_g2_6 <X> T_1_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (86 271)  (86 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (88 271)  (88 271)  routing T_1_16.lc_trk_g1_0 <X> T_1_16.input_2_7
 (36 15)  (90 271)  (90 271)  LC_7 Logic Functioning bit
 (37 15)  (91 271)  (91 271)  LC_7 Logic Functioning bit
 (39 15)  (93 271)  (93 271)  LC_7 Logic Functioning bit
 (45 15)  (99 271)  (99 271)  LC_7 Logic Functioning bit


LogicTile_2_16

 (14 0)  (122 256)  (122 256)  routing T_2_16.wire_logic_cluster/lc_0/out <X> T_2_16.lc_trk_g0_0
 (21 0)  (129 256)  (129 256)  routing T_2_16.wire_logic_cluster/lc_3/out <X> T_2_16.lc_trk_g0_3
 (22 0)  (130 256)  (130 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (133 256)  (133 256)  routing T_2_16.wire_logic_cluster/lc_2/out <X> T_2_16.lc_trk_g0_2
 (27 0)  (135 256)  (135 256)  routing T_2_16.lc_trk_g1_0 <X> T_2_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 256)  (137 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (139 256)  (139 256)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (140 256)  (140 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 256)  (141 256)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (142 256)  (142 256)  routing T_2_16.lc_trk_g3_4 <X> T_2_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (148 256)  (148 256)  LC_0 Logic Functioning bit
 (41 0)  (149 256)  (149 256)  LC_0 Logic Functioning bit
 (42 0)  (150 256)  (150 256)  LC_0 Logic Functioning bit
 (43 0)  (151 256)  (151 256)  LC_0 Logic Functioning bit
 (44 0)  (152 256)  (152 256)  LC_0 Logic Functioning bit
 (17 1)  (125 257)  (125 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (130 257)  (130 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (140 257)  (140 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (148 257)  (148 257)  LC_0 Logic Functioning bit
 (41 1)  (149 257)  (149 257)  LC_0 Logic Functioning bit
 (42 1)  (150 257)  (150 257)  LC_0 Logic Functioning bit
 (43 1)  (151 257)  (151 257)  LC_0 Logic Functioning bit
 (49 1)  (157 257)  (157 257)  Carry_In_Mux bit 

 (14 2)  (122 258)  (122 258)  routing T_2_16.bnr_op_4 <X> T_2_16.lc_trk_g0_4
 (17 2)  (125 258)  (125 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (126 258)  (126 258)  routing T_2_16.wire_logic_cluster/lc_5/out <X> T_2_16.lc_trk_g0_5
 (21 2)  (129 258)  (129 258)  routing T_2_16.bnr_op_7 <X> T_2_16.lc_trk_g0_7
 (22 2)  (130 258)  (130 258)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (133 258)  (133 258)  routing T_2_16.wire_logic_cluster/lc_6/out <X> T_2_16.lc_trk_g0_6
 (29 2)  (137 258)  (137 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 258)  (138 258)  routing T_2_16.lc_trk_g0_4 <X> T_2_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 258)  (140 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 258)  (141 258)  routing T_2_16.lc_trk_g2_0 <X> T_2_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (148 258)  (148 258)  LC_1 Logic Functioning bit
 (41 2)  (149 258)  (149 258)  LC_1 Logic Functioning bit
 (42 2)  (150 258)  (150 258)  LC_1 Logic Functioning bit
 (43 2)  (151 258)  (151 258)  LC_1 Logic Functioning bit
 (44 2)  (152 258)  (152 258)  LC_1 Logic Functioning bit
 (14 3)  (122 259)  (122 259)  routing T_2_16.bnr_op_4 <X> T_2_16.lc_trk_g0_4
 (17 3)  (125 259)  (125 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (129 259)  (129 259)  routing T_2_16.bnr_op_7 <X> T_2_16.lc_trk_g0_7
 (22 3)  (130 259)  (130 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (32 3)  (140 259)  (140 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (141 259)  (141 259)  routing T_2_16.lc_trk_g2_1 <X> T_2_16.input_2_1
 (40 3)  (148 259)  (148 259)  LC_1 Logic Functioning bit
 (41 3)  (149 259)  (149 259)  LC_1 Logic Functioning bit
 (42 3)  (150 259)  (150 259)  LC_1 Logic Functioning bit
 (43 3)  (151 259)  (151 259)  LC_1 Logic Functioning bit
 (14 4)  (122 260)  (122 260)  routing T_2_16.bnr_op_0 <X> T_2_16.lc_trk_g1_0
 (17 4)  (125 260)  (125 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (29 4)  (137 260)  (137 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 260)  (138 260)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 260)  (140 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 260)  (141 260)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 260)  (142 260)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (148 260)  (148 260)  LC_2 Logic Functioning bit
 (41 4)  (149 260)  (149 260)  LC_2 Logic Functioning bit
 (42 4)  (150 260)  (150 260)  LC_2 Logic Functioning bit
 (43 4)  (151 260)  (151 260)  LC_2 Logic Functioning bit
 (44 4)  (152 260)  (152 260)  LC_2 Logic Functioning bit
 (14 5)  (122 261)  (122 261)  routing T_2_16.bnr_op_0 <X> T_2_16.lc_trk_g1_0
 (17 5)  (125 261)  (125 261)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (126 261)  (126 261)  routing T_2_16.sp4_r_v_b_25 <X> T_2_16.lc_trk_g1_1
 (30 5)  (138 261)  (138 261)  routing T_2_16.lc_trk_g0_7 <X> T_2_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (139 261)  (139 261)  routing T_2_16.lc_trk_g3_2 <X> T_2_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (140 261)  (140 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (143 261)  (143 261)  routing T_2_16.lc_trk_g0_2 <X> T_2_16.input_2_2
 (40 5)  (148 261)  (148 261)  LC_2 Logic Functioning bit
 (41 5)  (149 261)  (149 261)  LC_2 Logic Functioning bit
 (42 5)  (150 261)  (150 261)  LC_2 Logic Functioning bit
 (43 5)  (151 261)  (151 261)  LC_2 Logic Functioning bit
 (15 6)  (123 262)  (123 262)  routing T_2_16.sp4_h_r_13 <X> T_2_16.lc_trk_g1_5
 (16 6)  (124 262)  (124 262)  routing T_2_16.sp4_h_r_13 <X> T_2_16.lc_trk_g1_5
 (17 6)  (125 262)  (125 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (126 262)  (126 262)  routing T_2_16.sp4_h_r_13 <X> T_2_16.lc_trk_g1_5
 (27 6)  (135 262)  (135 262)  routing T_2_16.lc_trk_g1_1 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 262)  (137 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (140 262)  (140 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 262)  (141 262)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (148 262)  (148 262)  LC_3 Logic Functioning bit
 (41 6)  (149 262)  (149 262)  LC_3 Logic Functioning bit
 (42 6)  (150 262)  (150 262)  LC_3 Logic Functioning bit
 (43 6)  (151 262)  (151 262)  LC_3 Logic Functioning bit
 (44 6)  (152 262)  (152 262)  LC_3 Logic Functioning bit
 (31 7)  (139 263)  (139 263)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (140 263)  (140 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (143 263)  (143 263)  routing T_2_16.lc_trk_g0_3 <X> T_2_16.input_2_3
 (40 7)  (148 263)  (148 263)  LC_3 Logic Functioning bit
 (41 7)  (149 263)  (149 263)  LC_3 Logic Functioning bit
 (42 7)  (150 263)  (150 263)  LC_3 Logic Functioning bit
 (43 7)  (151 263)  (151 263)  LC_3 Logic Functioning bit
 (14 8)  (122 264)  (122 264)  routing T_2_16.sp4_v_t_21 <X> T_2_16.lc_trk_g2_0
 (17 8)  (125 264)  (125 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (126 264)  (126 264)  routing T_2_16.wire_logic_cluster/lc_1/out <X> T_2_16.lc_trk_g2_1
 (22 8)  (130 264)  (130 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (136 264)  (136 264)  routing T_2_16.lc_trk_g2_3 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 264)  (137 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (139 264)  (139 264)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 264)  (140 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 264)  (141 264)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (142 264)  (142 264)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (143 264)  (143 264)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.input_2_4
 (40 8)  (148 264)  (148 264)  LC_4 Logic Functioning bit
 (41 8)  (149 264)  (149 264)  LC_4 Logic Functioning bit
 (42 8)  (150 264)  (150 264)  LC_4 Logic Functioning bit
 (43 8)  (151 264)  (151 264)  LC_4 Logic Functioning bit
 (44 8)  (152 264)  (152 264)  LC_4 Logic Functioning bit
 (14 9)  (122 265)  (122 265)  routing T_2_16.sp4_v_t_21 <X> T_2_16.lc_trk_g2_0
 (16 9)  (124 265)  (124 265)  routing T_2_16.sp4_v_t_21 <X> T_2_16.lc_trk_g2_0
 (17 9)  (125 265)  (125 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (130 265)  (130 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (131 265)  (131 265)  routing T_2_16.sp4_v_b_42 <X> T_2_16.lc_trk_g2_2
 (24 9)  (132 265)  (132 265)  routing T_2_16.sp4_v_b_42 <X> T_2_16.lc_trk_g2_2
 (30 9)  (138 265)  (138 265)  routing T_2_16.lc_trk_g2_3 <X> T_2_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (139 265)  (139 265)  routing T_2_16.lc_trk_g3_6 <X> T_2_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (140 265)  (140 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (141 265)  (141 265)  routing T_2_16.lc_trk_g2_4 <X> T_2_16.input_2_4
 (40 9)  (148 265)  (148 265)  LC_4 Logic Functioning bit
 (41 9)  (149 265)  (149 265)  LC_4 Logic Functioning bit
 (42 9)  (150 265)  (150 265)  LC_4 Logic Functioning bit
 (43 9)  (151 265)  (151 265)  LC_4 Logic Functioning bit
 (2 10)  (110 266)  (110 266)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (14 10)  (122 266)  (122 266)  routing T_2_16.wire_logic_cluster/lc_4/out <X> T_2_16.lc_trk_g2_4
 (15 10)  (123 266)  (123 266)  routing T_2_16.rgt_op_5 <X> T_2_16.lc_trk_g2_5
 (17 10)  (125 266)  (125 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (126 266)  (126 266)  routing T_2_16.rgt_op_5 <X> T_2_16.lc_trk_g2_5
 (21 10)  (129 266)  (129 266)  routing T_2_16.wire_logic_cluster/lc_7/out <X> T_2_16.lc_trk_g2_7
 (22 10)  (130 266)  (130 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (133 266)  (133 266)  routing T_2_16.sp4_v_b_38 <X> T_2_16.lc_trk_g2_6
 (27 10)  (135 266)  (135 266)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (136 266)  (136 266)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 266)  (137 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 266)  (138 266)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (139 266)  (139 266)  routing T_2_16.lc_trk_g2_6 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 266)  (140 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 266)  (141 266)  routing T_2_16.lc_trk_g2_6 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 266)  (143 266)  routing T_2_16.lc_trk_g0_5 <X> T_2_16.input_2_5
 (40 10)  (148 266)  (148 266)  LC_5 Logic Functioning bit
 (41 10)  (149 266)  (149 266)  LC_5 Logic Functioning bit
 (42 10)  (150 266)  (150 266)  LC_5 Logic Functioning bit
 (43 10)  (151 266)  (151 266)  LC_5 Logic Functioning bit
 (44 10)  (152 266)  (152 266)  LC_5 Logic Functioning bit
 (17 11)  (125 267)  (125 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (130 267)  (130 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (131 267)  (131 267)  routing T_2_16.sp4_v_b_38 <X> T_2_16.lc_trk_g2_6
 (25 11)  (133 267)  (133 267)  routing T_2_16.sp4_v_b_38 <X> T_2_16.lc_trk_g2_6
 (30 11)  (138 267)  (138 267)  routing T_2_16.lc_trk_g3_7 <X> T_2_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (139 267)  (139 267)  routing T_2_16.lc_trk_g2_6 <X> T_2_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (140 267)  (140 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (148 267)  (148 267)  LC_5 Logic Functioning bit
 (41 11)  (149 267)  (149 267)  LC_5 Logic Functioning bit
 (42 11)  (150 267)  (150 267)  LC_5 Logic Functioning bit
 (43 11)  (151 267)  (151 267)  LC_5 Logic Functioning bit
 (6 12)  (114 268)  (114 268)  routing T_2_16.sp4_h_r_4 <X> T_2_16.sp4_v_b_9
 (25 12)  (133 268)  (133 268)  routing T_2_16.sp4_v_t_23 <X> T_2_16.lc_trk_g3_2
 (28 12)  (136 268)  (136 268)  routing T_2_16.lc_trk_g2_5 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 268)  (137 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 268)  (138 268)  routing T_2_16.lc_trk_g2_5 <X> T_2_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (140 268)  (140 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 268)  (141 268)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (142 268)  (142 268)  routing T_2_16.lc_trk_g3_0 <X> T_2_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (143 268)  (143 268)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.input_2_6
 (40 12)  (148 268)  (148 268)  LC_6 Logic Functioning bit
 (41 12)  (149 268)  (149 268)  LC_6 Logic Functioning bit
 (42 12)  (150 268)  (150 268)  LC_6 Logic Functioning bit
 (43 12)  (151 268)  (151 268)  LC_6 Logic Functioning bit
 (44 12)  (152 268)  (152 268)  LC_6 Logic Functioning bit
 (8 13)  (116 269)  (116 269)  routing T_2_16.sp4_h_l_47 <X> T_2_16.sp4_v_b_10
 (9 13)  (117 269)  (117 269)  routing T_2_16.sp4_h_l_47 <X> T_2_16.sp4_v_b_10
 (15 13)  (123 269)  (123 269)  routing T_2_16.sp4_v_t_29 <X> T_2_16.lc_trk_g3_0
 (16 13)  (124 269)  (124 269)  routing T_2_16.sp4_v_t_29 <X> T_2_16.lc_trk_g3_0
 (17 13)  (125 269)  (125 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (130 269)  (130 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (131 269)  (131 269)  routing T_2_16.sp4_v_t_23 <X> T_2_16.lc_trk_g3_2
 (25 13)  (133 269)  (133 269)  routing T_2_16.sp4_v_t_23 <X> T_2_16.lc_trk_g3_2
 (32 13)  (140 269)  (140 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (143 269)  (143 269)  routing T_2_16.lc_trk_g0_6 <X> T_2_16.input_2_6
 (40 13)  (148 269)  (148 269)  LC_6 Logic Functioning bit
 (41 13)  (149 269)  (149 269)  LC_6 Logic Functioning bit
 (42 13)  (150 269)  (150 269)  LC_6 Logic Functioning bit
 (43 13)  (151 269)  (151 269)  LC_6 Logic Functioning bit
 (9 14)  (117 270)  (117 270)  routing T_2_16.sp4_h_r_7 <X> T_2_16.sp4_h_l_47
 (10 14)  (118 270)  (118 270)  routing T_2_16.sp4_h_r_7 <X> T_2_16.sp4_h_l_47
 (14 14)  (122 270)  (122 270)  routing T_2_16.sp4_v_b_36 <X> T_2_16.lc_trk_g3_4
 (17 14)  (125 270)  (125 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (129 270)  (129 270)  routing T_2_16.rgt_op_7 <X> T_2_16.lc_trk_g3_7
 (22 14)  (130 270)  (130 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (132 270)  (132 270)  routing T_2_16.rgt_op_7 <X> T_2_16.lc_trk_g3_7
 (27 14)  (135 270)  (135 270)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 270)  (137 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 270)  (138 270)  routing T_2_16.lc_trk_g1_5 <X> T_2_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (139 270)  (139 270)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 270)  (140 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 270)  (141 270)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (142 270)  (142 270)  routing T_2_16.lc_trk_g3_5 <X> T_2_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (143 270)  (143 270)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.input_2_7
 (40 14)  (148 270)  (148 270)  LC_7 Logic Functioning bit
 (41 14)  (149 270)  (149 270)  LC_7 Logic Functioning bit
 (42 14)  (150 270)  (150 270)  LC_7 Logic Functioning bit
 (43 14)  (151 270)  (151 270)  LC_7 Logic Functioning bit
 (44 14)  (152 270)  (152 270)  LC_7 Logic Functioning bit
 (14 15)  (122 271)  (122 271)  routing T_2_16.sp4_v_b_36 <X> T_2_16.lc_trk_g3_4
 (16 15)  (124 271)  (124 271)  routing T_2_16.sp4_v_b_36 <X> T_2_16.lc_trk_g3_4
 (17 15)  (125 271)  (125 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (126 271)  (126 271)  routing T_2_16.sp4_r_v_b_45 <X> T_2_16.lc_trk_g3_5
 (22 15)  (130 271)  (130 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (131 271)  (131 271)  routing T_2_16.sp4_v_b_46 <X> T_2_16.lc_trk_g3_6
 (24 15)  (132 271)  (132 271)  routing T_2_16.sp4_v_b_46 <X> T_2_16.lc_trk_g3_6
 (32 15)  (140 271)  (140 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (141 271)  (141 271)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.input_2_7
 (35 15)  (143 271)  (143 271)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.input_2_7
 (40 15)  (148 271)  (148 271)  LC_7 Logic Functioning bit
 (41 15)  (149 271)  (149 271)  LC_7 Logic Functioning bit
 (42 15)  (150 271)  (150 271)  LC_7 Logic Functioning bit
 (43 15)  (151 271)  (151 271)  LC_7 Logic Functioning bit


LogicTile_3_16

 (25 0)  (187 256)  (187 256)  routing T_3_16.sp4_h_l_7 <X> T_3_16.lc_trk_g0_2
 (22 1)  (184 257)  (184 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (185 257)  (185 257)  routing T_3_16.sp4_h_l_7 <X> T_3_16.lc_trk_g0_2
 (24 1)  (186 257)  (186 257)  routing T_3_16.sp4_h_l_7 <X> T_3_16.lc_trk_g0_2
 (25 1)  (187 257)  (187 257)  routing T_3_16.sp4_h_l_7 <X> T_3_16.lc_trk_g0_2
 (0 2)  (162 258)  (162 258)  routing T_3_16.glb_netwk_7 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (1 2)  (163 258)  (163 258)  routing T_3_16.glb_netwk_7 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (2 2)  (164 258)  (164 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (178 258)  (178 258)  routing T_3_16.sp4_v_b_5 <X> T_3_16.lc_trk_g0_5
 (17 2)  (179 258)  (179 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (180 258)  (180 258)  routing T_3_16.sp4_v_b_5 <X> T_3_16.lc_trk_g0_5
 (0 3)  (162 259)  (162 259)  routing T_3_16.glb_netwk_7 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (1 4)  (163 260)  (163 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (164 260)  (164 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (31 4)  (193 260)  (193 260)  routing T_3_16.lc_trk_g2_5 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 260)  (194 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 260)  (195 260)  routing T_3_16.lc_trk_g2_5 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (198 260)  (198 260)  LC_2 Logic Functioning bit
 (37 4)  (199 260)  (199 260)  LC_2 Logic Functioning bit
 (38 4)  (200 260)  (200 260)  LC_2 Logic Functioning bit
 (39 4)  (201 260)  (201 260)  LC_2 Logic Functioning bit
 (45 4)  (207 260)  (207 260)  LC_2 Logic Functioning bit
 (1 5)  (163 261)  (163 261)  routing T_3_16.lc_trk_g0_2 <X> T_3_16.wire_logic_cluster/lc_7/cen
 (17 5)  (179 261)  (179 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (36 5)  (198 261)  (198 261)  LC_2 Logic Functioning bit
 (37 5)  (199 261)  (199 261)  LC_2 Logic Functioning bit
 (38 5)  (200 261)  (200 261)  LC_2 Logic Functioning bit
 (39 5)  (201 261)  (201 261)  LC_2 Logic Functioning bit
 (45 5)  (207 261)  (207 261)  LC_2 Logic Functioning bit
 (17 6)  (179 262)  (179 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (183 262)  (183 262)  routing T_3_16.sp4_v_b_7 <X> T_3_16.lc_trk_g1_7
 (22 6)  (184 262)  (184 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (185 262)  (185 262)  routing T_3_16.sp4_v_b_7 <X> T_3_16.lc_trk_g1_7
 (31 6)  (193 262)  (193 262)  routing T_3_16.lc_trk_g1_5 <X> T_3_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 262)  (194 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (196 262)  (196 262)  routing T_3_16.lc_trk_g1_5 <X> T_3_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (198 262)  (198 262)  LC_3 Logic Functioning bit
 (37 6)  (199 262)  (199 262)  LC_3 Logic Functioning bit
 (38 6)  (200 262)  (200 262)  LC_3 Logic Functioning bit
 (39 6)  (201 262)  (201 262)  LC_3 Logic Functioning bit
 (45 6)  (207 262)  (207 262)  LC_3 Logic Functioning bit
 (18 7)  (180 263)  (180 263)  routing T_3_16.sp4_r_v_b_29 <X> T_3_16.lc_trk_g1_5
 (36 7)  (198 263)  (198 263)  LC_3 Logic Functioning bit
 (37 7)  (199 263)  (199 263)  LC_3 Logic Functioning bit
 (38 7)  (200 263)  (200 263)  LC_3 Logic Functioning bit
 (39 7)  (201 263)  (201 263)  LC_3 Logic Functioning bit
 (45 7)  (207 263)  (207 263)  LC_3 Logic Functioning bit
 (25 8)  (187 264)  (187 264)  routing T_3_16.sp4_h_r_42 <X> T_3_16.lc_trk_g2_2
 (32 8)  (194 264)  (194 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (196 264)  (196 264)  routing T_3_16.lc_trk_g1_0 <X> T_3_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (198 264)  (198 264)  LC_4 Logic Functioning bit
 (37 8)  (199 264)  (199 264)  LC_4 Logic Functioning bit
 (38 8)  (200 264)  (200 264)  LC_4 Logic Functioning bit
 (39 8)  (201 264)  (201 264)  LC_4 Logic Functioning bit
 (45 8)  (207 264)  (207 264)  LC_4 Logic Functioning bit
 (46 8)  (208 264)  (208 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (184 265)  (184 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (185 265)  (185 265)  routing T_3_16.sp4_h_r_42 <X> T_3_16.lc_trk_g2_2
 (24 9)  (186 265)  (186 265)  routing T_3_16.sp4_h_r_42 <X> T_3_16.lc_trk_g2_2
 (25 9)  (187 265)  (187 265)  routing T_3_16.sp4_h_r_42 <X> T_3_16.lc_trk_g2_2
 (36 9)  (198 265)  (198 265)  LC_4 Logic Functioning bit
 (37 9)  (199 265)  (199 265)  LC_4 Logic Functioning bit
 (38 9)  (200 265)  (200 265)  LC_4 Logic Functioning bit
 (39 9)  (201 265)  (201 265)  LC_4 Logic Functioning bit
 (45 9)  (207 265)  (207 265)  LC_4 Logic Functioning bit
 (15 10)  (177 266)  (177 266)  routing T_3_16.sp4_h_l_16 <X> T_3_16.lc_trk_g2_5
 (16 10)  (178 266)  (178 266)  routing T_3_16.sp4_h_l_16 <X> T_3_16.lc_trk_g2_5
 (17 10)  (179 266)  (179 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (184 266)  (184 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (185 266)  (185 266)  routing T_3_16.sp4_h_r_31 <X> T_3_16.lc_trk_g2_7
 (24 10)  (186 266)  (186 266)  routing T_3_16.sp4_h_r_31 <X> T_3_16.lc_trk_g2_7
 (26 10)  (188 266)  (188 266)  routing T_3_16.lc_trk_g0_5 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (32 10)  (194 266)  (194 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 266)  (195 266)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 266)  (198 266)  LC_5 Logic Functioning bit
 (38 10)  (200 266)  (200 266)  LC_5 Logic Functioning bit
 (45 10)  (207 266)  (207 266)  LC_5 Logic Functioning bit
 (18 11)  (180 267)  (180 267)  routing T_3_16.sp4_h_l_16 <X> T_3_16.lc_trk_g2_5
 (21 11)  (183 267)  (183 267)  routing T_3_16.sp4_h_r_31 <X> T_3_16.lc_trk_g2_7
 (29 11)  (191 267)  (191 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (193 267)  (193 267)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (199 267)  (199 267)  LC_5 Logic Functioning bit
 (39 11)  (201 267)  (201 267)  LC_5 Logic Functioning bit
 (45 11)  (207 267)  (207 267)  LC_5 Logic Functioning bit
 (31 12)  (193 268)  (193 268)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 268)  (194 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 268)  (195 268)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (198 268)  (198 268)  LC_6 Logic Functioning bit
 (37 12)  (199 268)  (199 268)  LC_6 Logic Functioning bit
 (38 12)  (200 268)  (200 268)  LC_6 Logic Functioning bit
 (39 12)  (201 268)  (201 268)  LC_6 Logic Functioning bit
 (45 12)  (207 268)  (207 268)  LC_6 Logic Functioning bit
 (31 13)  (193 269)  (193 269)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (198 269)  (198 269)  LC_6 Logic Functioning bit
 (37 13)  (199 269)  (199 269)  LC_6 Logic Functioning bit
 (38 13)  (200 269)  (200 269)  LC_6 Logic Functioning bit
 (39 13)  (201 269)  (201 269)  LC_6 Logic Functioning bit
 (45 13)  (207 269)  (207 269)  LC_6 Logic Functioning bit
 (1 14)  (163 270)  (163 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (26 14)  (188 270)  (188 270)  routing T_3_16.lc_trk_g0_5 <X> T_3_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (190 270)  (190 270)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 270)  (191 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (193 270)  (193 270)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 270)  (194 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (196 270)  (196 270)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (198 270)  (198 270)  LC_7 Logic Functioning bit
 (37 14)  (199 270)  (199 270)  LC_7 Logic Functioning bit
 (38 14)  (200 270)  (200 270)  LC_7 Logic Functioning bit
 (39 14)  (201 270)  (201 270)  LC_7 Logic Functioning bit
 (45 14)  (207 270)  (207 270)  LC_7 Logic Functioning bit
 (8 15)  (170 271)  (170 271)  routing T_3_16.sp4_h_r_10 <X> T_3_16.sp4_v_t_47
 (9 15)  (171 271)  (171 271)  routing T_3_16.sp4_h_r_10 <X> T_3_16.sp4_v_t_47
 (29 15)  (191 271)  (191 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (192 271)  (192 271)  routing T_3_16.lc_trk_g2_2 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (193 271)  (193 271)  routing T_3_16.lc_trk_g1_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (198 271)  (198 271)  LC_7 Logic Functioning bit
 (37 15)  (199 271)  (199 271)  LC_7 Logic Functioning bit
 (38 15)  (200 271)  (200 271)  LC_7 Logic Functioning bit
 (39 15)  (201 271)  (201 271)  LC_7 Logic Functioning bit
 (40 15)  (202 271)  (202 271)  LC_7 Logic Functioning bit
 (42 15)  (204 271)  (204 271)  LC_7 Logic Functioning bit
 (45 15)  (207 271)  (207 271)  LC_7 Logic Functioning bit


LogicTile_4_16

 (27 0)  (243 256)  (243 256)  routing T_4_16.lc_trk_g3_0 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (244 256)  (244 256)  routing T_4_16.lc_trk_g3_0 <X> T_4_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 256)  (245 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (248 256)  (248 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (252 256)  (252 256)  LC_0 Logic Functioning bit
 (39 0)  (255 256)  (255 256)  LC_0 Logic Functioning bit
 (41 0)  (257 256)  (257 256)  LC_0 Logic Functioning bit
 (42 0)  (258 256)  (258 256)  LC_0 Logic Functioning bit
 (44 0)  (260 256)  (260 256)  LC_0 Logic Functioning bit
 (45 0)  (261 256)  (261 256)  LC_0 Logic Functioning bit
 (51 0)  (267 256)  (267 256)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (8 1)  (224 257)  (224 257)  routing T_4_16.sp4_v_t_47 <X> T_4_16.sp4_v_b_1
 (10 1)  (226 257)  (226 257)  routing T_4_16.sp4_v_t_47 <X> T_4_16.sp4_v_b_1
 (32 1)  (248 257)  (248 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (249 257)  (249 257)  routing T_4_16.lc_trk_g2_2 <X> T_4_16.input_2_0
 (35 1)  (251 257)  (251 257)  routing T_4_16.lc_trk_g2_2 <X> T_4_16.input_2_0
 (36 1)  (252 257)  (252 257)  LC_0 Logic Functioning bit
 (39 1)  (255 257)  (255 257)  LC_0 Logic Functioning bit
 (41 1)  (257 257)  (257 257)  LC_0 Logic Functioning bit
 (42 1)  (258 257)  (258 257)  LC_0 Logic Functioning bit
 (45 1)  (261 257)  (261 257)  LC_0 Logic Functioning bit
 (48 1)  (264 257)  (264 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (265 257)  (265 257)  Carry_In_Mux bit 

 (0 2)  (216 258)  (216 258)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (1 2)  (217 258)  (217 258)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (2 2)  (218 258)  (218 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (233 258)  (233 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (243 258)  (243 258)  routing T_4_16.lc_trk_g3_1 <X> T_4_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 258)  (244 258)  routing T_4_16.lc_trk_g3_1 <X> T_4_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 258)  (245 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 258)  (248 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (252 258)  (252 258)  LC_1 Logic Functioning bit
 (39 2)  (255 258)  (255 258)  LC_1 Logic Functioning bit
 (41 2)  (257 258)  (257 258)  LC_1 Logic Functioning bit
 (42 2)  (258 258)  (258 258)  LC_1 Logic Functioning bit
 (44 2)  (260 258)  (260 258)  LC_1 Logic Functioning bit
 (45 2)  (261 258)  (261 258)  LC_1 Logic Functioning bit
 (51 2)  (267 258)  (267 258)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (216 259)  (216 259)  routing T_4_16.glb_netwk_7 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (18 3)  (234 259)  (234 259)  routing T_4_16.sp4_r_v_b_29 <X> T_4_16.lc_trk_g0_5
 (32 3)  (248 259)  (248 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (249 259)  (249 259)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.input_2_1
 (35 3)  (251 259)  (251 259)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.input_2_1
 (36 3)  (252 259)  (252 259)  LC_1 Logic Functioning bit
 (39 3)  (255 259)  (255 259)  LC_1 Logic Functioning bit
 (41 3)  (257 259)  (257 259)  LC_1 Logic Functioning bit
 (42 3)  (258 259)  (258 259)  LC_1 Logic Functioning bit
 (45 3)  (261 259)  (261 259)  LC_1 Logic Functioning bit
 (48 3)  (264 259)  (264 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (217 260)  (217 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (27 4)  (243 260)  (243 260)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 260)  (244 260)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 260)  (245 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 260)  (246 260)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 260)  (248 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 260)  (252 260)  LC_2 Logic Functioning bit
 (39 4)  (255 260)  (255 260)  LC_2 Logic Functioning bit
 (41 4)  (257 260)  (257 260)  LC_2 Logic Functioning bit
 (42 4)  (258 260)  (258 260)  LC_2 Logic Functioning bit
 (44 4)  (260 260)  (260 260)  LC_2 Logic Functioning bit
 (45 4)  (261 260)  (261 260)  LC_2 Logic Functioning bit
 (53 4)  (269 260)  (269 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (216 261)  (216 261)  routing T_4_16.glb_netwk_3 <X> T_4_16.wire_logic_cluster/lc_7/cen
 (32 5)  (248 261)  (248 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (249 261)  (249 261)  routing T_4_16.lc_trk_g2_2 <X> T_4_16.input_2_2
 (35 5)  (251 261)  (251 261)  routing T_4_16.lc_trk_g2_2 <X> T_4_16.input_2_2
 (36 5)  (252 261)  (252 261)  LC_2 Logic Functioning bit
 (39 5)  (255 261)  (255 261)  LC_2 Logic Functioning bit
 (41 5)  (257 261)  (257 261)  LC_2 Logic Functioning bit
 (42 5)  (258 261)  (258 261)  LC_2 Logic Functioning bit
 (45 5)  (261 261)  (261 261)  LC_2 Logic Functioning bit
 (48 5)  (264 261)  (264 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 6)  (243 262)  (243 262)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 262)  (244 262)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 262)  (245 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 262)  (246 262)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 262)  (248 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 262)  (252 262)  LC_3 Logic Functioning bit
 (39 6)  (255 262)  (255 262)  LC_3 Logic Functioning bit
 (41 6)  (257 262)  (257 262)  LC_3 Logic Functioning bit
 (42 6)  (258 262)  (258 262)  LC_3 Logic Functioning bit
 (44 6)  (260 262)  (260 262)  LC_3 Logic Functioning bit
 (45 6)  (261 262)  (261 262)  LC_3 Logic Functioning bit
 (48 6)  (264 262)  (264 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (269 262)  (269 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (32 7)  (248 263)  (248 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (249 263)  (249 263)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.input_2_3
 (35 7)  (251 263)  (251 263)  routing T_4_16.lc_trk_g2_3 <X> T_4_16.input_2_3
 (36 7)  (252 263)  (252 263)  LC_3 Logic Functioning bit
 (39 7)  (255 263)  (255 263)  LC_3 Logic Functioning bit
 (41 7)  (257 263)  (257 263)  LC_3 Logic Functioning bit
 (42 7)  (258 263)  (258 263)  LC_3 Logic Functioning bit
 (45 7)  (261 263)  (261 263)  LC_3 Logic Functioning bit
 (21 8)  (237 264)  (237 264)  routing T_4_16.rgt_op_3 <X> T_4_16.lc_trk_g2_3
 (22 8)  (238 264)  (238 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (240 264)  (240 264)  routing T_4_16.rgt_op_3 <X> T_4_16.lc_trk_g2_3
 (25 8)  (241 264)  (241 264)  routing T_4_16.rgt_op_2 <X> T_4_16.lc_trk_g2_2
 (27 8)  (243 264)  (243 264)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (244 264)  (244 264)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 264)  (245 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 264)  (246 264)  routing T_4_16.lc_trk_g3_4 <X> T_4_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 264)  (248 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (251 264)  (251 264)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.input_2_4
 (36 8)  (252 264)  (252 264)  LC_4 Logic Functioning bit
 (39 8)  (255 264)  (255 264)  LC_4 Logic Functioning bit
 (41 8)  (257 264)  (257 264)  LC_4 Logic Functioning bit
 (42 8)  (258 264)  (258 264)  LC_4 Logic Functioning bit
 (44 8)  (260 264)  (260 264)  LC_4 Logic Functioning bit
 (45 8)  (261 264)  (261 264)  LC_4 Logic Functioning bit
 (53 8)  (269 264)  (269 264)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (238 265)  (238 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (240 265)  (240 265)  routing T_4_16.rgt_op_2 <X> T_4_16.lc_trk_g2_2
 (32 9)  (248 265)  (248 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (249 265)  (249 265)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.input_2_4
 (35 9)  (251 265)  (251 265)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.input_2_4
 (36 9)  (252 265)  (252 265)  LC_4 Logic Functioning bit
 (39 9)  (255 265)  (255 265)  LC_4 Logic Functioning bit
 (41 9)  (257 265)  (257 265)  LC_4 Logic Functioning bit
 (42 9)  (258 265)  (258 265)  LC_4 Logic Functioning bit
 (45 9)  (261 265)  (261 265)  LC_4 Logic Functioning bit
 (48 9)  (264 265)  (264 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (9 10)  (225 266)  (225 266)  routing T_4_16.sp4_v_b_7 <X> T_4_16.sp4_h_l_42
 (21 10)  (237 266)  (237 266)  routing T_4_16.rgt_op_7 <X> T_4_16.lc_trk_g2_7
 (22 10)  (238 266)  (238 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (240 266)  (240 266)  routing T_4_16.rgt_op_7 <X> T_4_16.lc_trk_g2_7
 (25 10)  (241 266)  (241 266)  routing T_4_16.rgt_op_6 <X> T_4_16.lc_trk_g2_6
 (27 10)  (243 266)  (243 266)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 266)  (244 266)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 266)  (245 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 266)  (246 266)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 266)  (248 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (251 266)  (251 266)  routing T_4_16.lc_trk_g2_7 <X> T_4_16.input_2_5
 (36 10)  (252 266)  (252 266)  LC_5 Logic Functioning bit
 (39 10)  (255 266)  (255 266)  LC_5 Logic Functioning bit
 (41 10)  (257 266)  (257 266)  LC_5 Logic Functioning bit
 (42 10)  (258 266)  (258 266)  LC_5 Logic Functioning bit
 (44 10)  (260 266)  (260 266)  LC_5 Logic Functioning bit
 (45 10)  (261 266)  (261 266)  LC_5 Logic Functioning bit
 (22 11)  (238 267)  (238 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (240 267)  (240 267)  routing T_4_16.rgt_op_6 <X> T_4_16.lc_trk_g2_6
 (32 11)  (248 267)  (248 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (249 267)  (249 267)  routing T_4_16.lc_trk_g2_7 <X> T_4_16.input_2_5
 (35 11)  (251 267)  (251 267)  routing T_4_16.lc_trk_g2_7 <X> T_4_16.input_2_5
 (36 11)  (252 267)  (252 267)  LC_5 Logic Functioning bit
 (39 11)  (255 267)  (255 267)  LC_5 Logic Functioning bit
 (41 11)  (257 267)  (257 267)  LC_5 Logic Functioning bit
 (42 11)  (258 267)  (258 267)  LC_5 Logic Functioning bit
 (45 11)  (261 267)  (261 267)  LC_5 Logic Functioning bit
 (48 11)  (264 267)  (264 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (230 268)  (230 268)  routing T_4_16.rgt_op_0 <X> T_4_16.lc_trk_g3_0
 (15 12)  (231 268)  (231 268)  routing T_4_16.rgt_op_1 <X> T_4_16.lc_trk_g3_1
 (17 12)  (233 268)  (233 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (234 268)  (234 268)  routing T_4_16.rgt_op_1 <X> T_4_16.lc_trk_g3_1
 (29 12)  (245 268)  (245 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 268)  (246 268)  routing T_4_16.lc_trk_g0_5 <X> T_4_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 268)  (248 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (251 268)  (251 268)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.input_2_6
 (36 12)  (252 268)  (252 268)  LC_6 Logic Functioning bit
 (39 12)  (255 268)  (255 268)  LC_6 Logic Functioning bit
 (41 12)  (257 268)  (257 268)  LC_6 Logic Functioning bit
 (42 12)  (258 268)  (258 268)  LC_6 Logic Functioning bit
 (44 12)  (260 268)  (260 268)  LC_6 Logic Functioning bit
 (45 12)  (261 268)  (261 268)  LC_6 Logic Functioning bit
 (15 13)  (231 269)  (231 269)  routing T_4_16.rgt_op_0 <X> T_4_16.lc_trk_g3_0
 (17 13)  (233 269)  (233 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (32 13)  (248 269)  (248 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (249 269)  (249 269)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.input_2_6
 (35 13)  (251 269)  (251 269)  routing T_4_16.lc_trk_g2_6 <X> T_4_16.input_2_6
 (36 13)  (252 269)  (252 269)  LC_6 Logic Functioning bit
 (39 13)  (255 269)  (255 269)  LC_6 Logic Functioning bit
 (41 13)  (257 269)  (257 269)  LC_6 Logic Functioning bit
 (42 13)  (258 269)  (258 269)  LC_6 Logic Functioning bit
 (45 13)  (261 269)  (261 269)  LC_6 Logic Functioning bit
 (48 13)  (264 269)  (264 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (268 269)  (268 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (217 270)  (217 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (230 270)  (230 270)  routing T_4_16.rgt_op_4 <X> T_4_16.lc_trk_g3_4
 (15 14)  (231 270)  (231 270)  routing T_4_16.rgt_op_5 <X> T_4_16.lc_trk_g3_5
 (17 14)  (233 270)  (233 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (234 270)  (234 270)  routing T_4_16.rgt_op_5 <X> T_4_16.lc_trk_g3_5
 (22 14)  (238 270)  (238 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (243 270)  (243 270)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 270)  (244 270)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 270)  (245 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 270)  (246 270)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 270)  (248 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (251 270)  (251 270)  routing T_4_16.lc_trk_g2_7 <X> T_4_16.input_2_7
 (36 14)  (252 270)  (252 270)  LC_7 Logic Functioning bit
 (39 14)  (255 270)  (255 270)  LC_7 Logic Functioning bit
 (41 14)  (257 270)  (257 270)  LC_7 Logic Functioning bit
 (42 14)  (258 270)  (258 270)  LC_7 Logic Functioning bit
 (44 14)  (260 270)  (260 270)  LC_7 Logic Functioning bit
 (45 14)  (261 270)  (261 270)  LC_7 Logic Functioning bit
 (15 15)  (231 271)  (231 271)  routing T_4_16.rgt_op_4 <X> T_4_16.lc_trk_g3_4
 (17 15)  (233 271)  (233 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (237 271)  (237 271)  routing T_4_16.sp4_r_v_b_47 <X> T_4_16.lc_trk_g3_7
 (30 15)  (246 271)  (246 271)  routing T_4_16.lc_trk_g3_7 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (248 271)  (248 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (249 271)  (249 271)  routing T_4_16.lc_trk_g2_7 <X> T_4_16.input_2_7
 (35 15)  (251 271)  (251 271)  routing T_4_16.lc_trk_g2_7 <X> T_4_16.input_2_7
 (36 15)  (252 271)  (252 271)  LC_7 Logic Functioning bit
 (39 15)  (255 271)  (255 271)  LC_7 Logic Functioning bit
 (41 15)  (257 271)  (257 271)  LC_7 Logic Functioning bit
 (42 15)  (258 271)  (258 271)  LC_7 Logic Functioning bit
 (45 15)  (261 271)  (261 271)  LC_7 Logic Functioning bit
 (48 15)  (264 271)  (264 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (268 271)  (268 271)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_5_16

 (26 0)  (296 256)  (296 256)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (297 256)  (297 256)  routing T_5_16.lc_trk_g3_0 <X> T_5_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (298 256)  (298 256)  routing T_5_16.lc_trk_g3_0 <X> T_5_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 256)  (299 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 256)  (302 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (307 256)  (307 256)  LC_0 Logic Functioning bit
 (39 0)  (309 256)  (309 256)  LC_0 Logic Functioning bit
 (44 0)  (314 256)  (314 256)  LC_0 Logic Functioning bit
 (45 0)  (315 256)  (315 256)  LC_0 Logic Functioning bit
 (26 1)  (296 257)  (296 257)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (298 257)  (298 257)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 257)  (299 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (41 1)  (311 257)  (311 257)  LC_0 Logic Functioning bit
 (43 1)  (313 257)  (313 257)  LC_0 Logic Functioning bit
 (45 1)  (315 257)  (315 257)  LC_0 Logic Functioning bit
 (49 1)  (319 257)  (319 257)  Carry_In_Mux bit 

 (0 2)  (270 258)  (270 258)  routing T_5_16.glb_netwk_7 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (1 2)  (271 258)  (271 258)  routing T_5_16.glb_netwk_7 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (2 2)  (272 258)  (272 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (296 258)  (296 258)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (297 258)  (297 258)  routing T_5_16.lc_trk_g3_1 <X> T_5_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 258)  (298 258)  routing T_5_16.lc_trk_g3_1 <X> T_5_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 258)  (299 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 258)  (302 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (307 258)  (307 258)  LC_1 Logic Functioning bit
 (39 2)  (309 258)  (309 258)  LC_1 Logic Functioning bit
 (44 2)  (314 258)  (314 258)  LC_1 Logic Functioning bit
 (45 2)  (315 258)  (315 258)  LC_1 Logic Functioning bit
 (0 3)  (270 259)  (270 259)  routing T_5_16.glb_netwk_7 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (26 3)  (296 259)  (296 259)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (297 259)  (297 259)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (298 259)  (298 259)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 259)  (299 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (41 3)  (311 259)  (311 259)  LC_1 Logic Functioning bit
 (43 3)  (313 259)  (313 259)  LC_1 Logic Functioning bit
 (45 3)  (315 259)  (315 259)  LC_1 Logic Functioning bit
 (51 3)  (321 259)  (321 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (270 260)  (270 260)  routing T_5_16.glb_netwk_5 <X> T_5_16.wire_logic_cluster/lc_7/cen
 (1 4)  (271 260)  (271 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (21 4)  (291 260)  (291 260)  routing T_5_16.wire_logic_cluster/lc_3/out <X> T_5_16.lc_trk_g1_3
 (22 4)  (292 260)  (292 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (295 260)  (295 260)  routing T_5_16.wire_logic_cluster/lc_2/out <X> T_5_16.lc_trk_g1_2
 (26 4)  (296 260)  (296 260)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (297 260)  (297 260)  routing T_5_16.lc_trk_g1_2 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 260)  (299 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 260)  (302 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (307 260)  (307 260)  LC_2 Logic Functioning bit
 (39 4)  (309 260)  (309 260)  LC_2 Logic Functioning bit
 (44 4)  (314 260)  (314 260)  LC_2 Logic Functioning bit
 (45 4)  (315 260)  (315 260)  LC_2 Logic Functioning bit
 (22 5)  (292 261)  (292 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (296 261)  (296 261)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (298 261)  (298 261)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 261)  (299 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (300 261)  (300 261)  routing T_5_16.lc_trk_g1_2 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (41 5)  (311 261)  (311 261)  LC_2 Logic Functioning bit
 (43 5)  (313 261)  (313 261)  LC_2 Logic Functioning bit
 (45 5)  (315 261)  (315 261)  LC_2 Logic Functioning bit
 (17 6)  (287 262)  (287 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (288 262)  (288 262)  routing T_5_16.wire_logic_cluster/lc_5/out <X> T_5_16.lc_trk_g1_5
 (25 6)  (295 262)  (295 262)  routing T_5_16.wire_logic_cluster/lc_6/out <X> T_5_16.lc_trk_g1_6
 (26 6)  (296 262)  (296 262)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (297 262)  (297 262)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 262)  (299 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (302 262)  (302 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (307 262)  (307 262)  LC_3 Logic Functioning bit
 (39 6)  (309 262)  (309 262)  LC_3 Logic Functioning bit
 (44 6)  (314 262)  (314 262)  LC_3 Logic Functioning bit
 (45 6)  (315 262)  (315 262)  LC_3 Logic Functioning bit
 (13 7)  (283 263)  (283 263)  routing T_5_16.sp4_v_b_0 <X> T_5_16.sp4_h_l_40
 (22 7)  (292 263)  (292 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (296 263)  (296 263)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (297 263)  (297 263)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (298 263)  (298 263)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 263)  (299 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (300 263)  (300 263)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (41 7)  (311 263)  (311 263)  LC_3 Logic Functioning bit
 (43 7)  (313 263)  (313 263)  LC_3 Logic Functioning bit
 (45 7)  (315 263)  (315 263)  LC_3 Logic Functioning bit
 (26 8)  (296 264)  (296 264)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (297 264)  (297 264)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 264)  (298 264)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 264)  (299 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 264)  (300 264)  routing T_5_16.lc_trk_g3_4 <X> T_5_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (302 264)  (302 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (307 264)  (307 264)  LC_4 Logic Functioning bit
 (39 8)  (309 264)  (309 264)  LC_4 Logic Functioning bit
 (44 8)  (314 264)  (314 264)  LC_4 Logic Functioning bit
 (45 8)  (315 264)  (315 264)  LC_4 Logic Functioning bit
 (26 9)  (296 265)  (296 265)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 265)  (298 265)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 265)  (299 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (311 265)  (311 265)  LC_4 Logic Functioning bit
 (43 9)  (313 265)  (313 265)  LC_4 Logic Functioning bit
 (45 9)  (315 265)  (315 265)  LC_4 Logic Functioning bit
 (3 10)  (273 266)  (273 266)  routing T_5_16.sp12_h_r_1 <X> T_5_16.sp12_h_l_22
 (10 10)  (280 266)  (280 266)  routing T_5_16.sp4_v_b_2 <X> T_5_16.sp4_h_l_42
 (25 10)  (295 266)  (295 266)  routing T_5_16.sp12_v_b_6 <X> T_5_16.lc_trk_g2_6
 (26 10)  (296 266)  (296 266)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 266)  (297 266)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 266)  (299 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 266)  (300 266)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 266)  (302 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (307 266)  (307 266)  LC_5 Logic Functioning bit
 (39 10)  (309 266)  (309 266)  LC_5 Logic Functioning bit
 (44 10)  (314 266)  (314 266)  LC_5 Logic Functioning bit
 (45 10)  (315 266)  (315 266)  LC_5 Logic Functioning bit
 (3 11)  (273 267)  (273 267)  routing T_5_16.sp12_h_r_1 <X> T_5_16.sp12_h_l_22
 (22 11)  (292 267)  (292 267)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (294 267)  (294 267)  routing T_5_16.sp12_v_b_6 <X> T_5_16.lc_trk_g2_6
 (25 11)  (295 267)  (295 267)  routing T_5_16.sp12_v_b_6 <X> T_5_16.lc_trk_g2_6
 (26 11)  (296 267)  (296 267)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (297 267)  (297 267)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (298 267)  (298 267)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 267)  (299 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (41 11)  (311 267)  (311 267)  LC_5 Logic Functioning bit
 (43 11)  (313 267)  (313 267)  LC_5 Logic Functioning bit
 (45 11)  (315 267)  (315 267)  LC_5 Logic Functioning bit
 (14 12)  (284 268)  (284 268)  routing T_5_16.wire_logic_cluster/lc_0/out <X> T_5_16.lc_trk_g3_0
 (17 12)  (287 268)  (287 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 268)  (288 268)  routing T_5_16.wire_logic_cluster/lc_1/out <X> T_5_16.lc_trk_g3_1
 (26 12)  (296 268)  (296 268)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 268)  (297 268)  routing T_5_16.lc_trk_g1_6 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 268)  (299 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 268)  (300 268)  routing T_5_16.lc_trk_g1_6 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (302 268)  (302 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (307 268)  (307 268)  LC_6 Logic Functioning bit
 (39 12)  (309 268)  (309 268)  LC_6 Logic Functioning bit
 (44 12)  (314 268)  (314 268)  LC_6 Logic Functioning bit
 (45 12)  (315 268)  (315 268)  LC_6 Logic Functioning bit
 (17 13)  (287 269)  (287 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (296 269)  (296 269)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (298 269)  (298 269)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 269)  (299 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 269)  (300 269)  routing T_5_16.lc_trk_g1_6 <X> T_5_16.wire_logic_cluster/lc_6/in_1
 (41 13)  (311 269)  (311 269)  LC_6 Logic Functioning bit
 (43 13)  (313 269)  (313 269)  LC_6 Logic Functioning bit
 (45 13)  (315 269)  (315 269)  LC_6 Logic Functioning bit
 (1 14)  (271 270)  (271 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (284 270)  (284 270)  routing T_5_16.wire_logic_cluster/lc_4/out <X> T_5_16.lc_trk_g3_4
 (21 14)  (291 270)  (291 270)  routing T_5_16.wire_logic_cluster/lc_7/out <X> T_5_16.lc_trk_g3_7
 (22 14)  (292 270)  (292 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (295 270)  (295 270)  routing T_5_16.sp12_v_b_6 <X> T_5_16.lc_trk_g3_6
 (26 14)  (296 270)  (296 270)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (297 270)  (297 270)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 270)  (298 270)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 270)  (299 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 270)  (300 270)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (302 270)  (302 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (307 270)  (307 270)  LC_7 Logic Functioning bit
 (39 14)  (309 270)  (309 270)  LC_7 Logic Functioning bit
 (44 14)  (314 270)  (314 270)  LC_7 Logic Functioning bit
 (45 14)  (315 270)  (315 270)  LC_7 Logic Functioning bit
 (17 15)  (287 271)  (287 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (292 271)  (292 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (294 271)  (294 271)  routing T_5_16.sp12_v_b_6 <X> T_5_16.lc_trk_g3_6
 (25 15)  (295 271)  (295 271)  routing T_5_16.sp12_v_b_6 <X> T_5_16.lc_trk_g3_6
 (26 15)  (296 271)  (296 271)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (297 271)  (297 271)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (298 271)  (298 271)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 271)  (299 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 271)  (300 271)  routing T_5_16.lc_trk_g3_7 <X> T_5_16.wire_logic_cluster/lc_7/in_1
 (41 15)  (311 271)  (311 271)  LC_7 Logic Functioning bit
 (43 15)  (313 271)  (313 271)  LC_7 Logic Functioning bit
 (45 15)  (315 271)  (315 271)  LC_7 Logic Functioning bit


RAM_Tile_6_16

 (9 6)  (333 262)  (333 262)  routing T_6_16.sp4_v_b_4 <X> T_6_16.sp4_h_l_41


LogicTile_7_16

 (14 0)  (380 256)  (380 256)  routing T_7_16.wire_logic_cluster/lc_0/out <X> T_7_16.lc_trk_g0_0
 (15 0)  (381 256)  (381 256)  routing T_7_16.top_op_1 <X> T_7_16.lc_trk_g0_1
 (17 0)  (383 256)  (383 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (387 256)  (387 256)  routing T_7_16.bnr_op_3 <X> T_7_16.lc_trk_g0_3
 (22 0)  (388 256)  (388 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (391 256)  (391 256)  routing T_7_16.wire_logic_cluster/lc_2/out <X> T_7_16.lc_trk_g0_2
 (27 0)  (393 256)  (393 256)  routing T_7_16.lc_trk_g1_2 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 256)  (395 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (397 256)  (397 256)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (398 256)  (398 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (400 256)  (400 256)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (406 256)  (406 256)  LC_0 Logic Functioning bit
 (41 0)  (407 256)  (407 256)  LC_0 Logic Functioning bit
 (42 0)  (408 256)  (408 256)  LC_0 Logic Functioning bit
 (43 0)  (409 256)  (409 256)  LC_0 Logic Functioning bit
 (44 0)  (410 256)  (410 256)  LC_0 Logic Functioning bit
 (17 1)  (383 257)  (383 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (384 257)  (384 257)  routing T_7_16.top_op_1 <X> T_7_16.lc_trk_g0_1
 (21 1)  (387 257)  (387 257)  routing T_7_16.bnr_op_3 <X> T_7_16.lc_trk_g0_3
 (22 1)  (388 257)  (388 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (396 257)  (396 257)  routing T_7_16.lc_trk_g1_2 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (398 257)  (398 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (406 257)  (406 257)  LC_0 Logic Functioning bit
 (41 1)  (407 257)  (407 257)  LC_0 Logic Functioning bit
 (42 1)  (408 257)  (408 257)  LC_0 Logic Functioning bit
 (43 1)  (409 257)  (409 257)  LC_0 Logic Functioning bit
 (49 1)  (415 257)  (415 257)  Carry_In_Mux bit 

 (15 2)  (381 258)  (381 258)  routing T_7_16.sp12_h_r_5 <X> T_7_16.lc_trk_g0_5
 (17 2)  (383 258)  (383 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (384 258)  (384 258)  routing T_7_16.sp12_h_r_5 <X> T_7_16.lc_trk_g0_5
 (27 2)  (393 258)  (393 258)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 258)  (395 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (398 258)  (398 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (400 258)  (400 258)  routing T_7_16.lc_trk_g1_1 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (406 258)  (406 258)  LC_1 Logic Functioning bit
 (41 2)  (407 258)  (407 258)  LC_1 Logic Functioning bit
 (42 2)  (408 258)  (408 258)  LC_1 Logic Functioning bit
 (43 2)  (409 258)  (409 258)  LC_1 Logic Functioning bit
 (44 2)  (410 258)  (410 258)  LC_1 Logic Functioning bit
 (16 3)  (382 259)  (382 259)  routing T_7_16.sp12_h_r_12 <X> T_7_16.lc_trk_g0_4
 (17 3)  (383 259)  (383 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (384 259)  (384 259)  routing T_7_16.sp12_h_r_5 <X> T_7_16.lc_trk_g0_5
 (30 3)  (396 259)  (396 259)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (398 259)  (398 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (399 259)  (399 259)  routing T_7_16.lc_trk_g2_1 <X> T_7_16.input_2_1
 (40 3)  (406 259)  (406 259)  LC_1 Logic Functioning bit
 (41 3)  (407 259)  (407 259)  LC_1 Logic Functioning bit
 (42 3)  (408 259)  (408 259)  LC_1 Logic Functioning bit
 (43 3)  (409 259)  (409 259)  LC_1 Logic Functioning bit
 (17 4)  (383 260)  (383 260)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (384 260)  (384 260)  routing T_7_16.bnr_op_1 <X> T_7_16.lc_trk_g1_1
 (22 4)  (388 260)  (388 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (390 260)  (390 260)  routing T_7_16.top_op_3 <X> T_7_16.lc_trk_g1_3
 (29 4)  (395 260)  (395 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (398 260)  (398 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (406 260)  (406 260)  LC_2 Logic Functioning bit
 (41 4)  (407 260)  (407 260)  LC_2 Logic Functioning bit
 (42 4)  (408 260)  (408 260)  LC_2 Logic Functioning bit
 (43 4)  (409 260)  (409 260)  LC_2 Logic Functioning bit
 (44 4)  (410 260)  (410 260)  LC_2 Logic Functioning bit
 (18 5)  (384 261)  (384 261)  routing T_7_16.bnr_op_1 <X> T_7_16.lc_trk_g1_1
 (21 5)  (387 261)  (387 261)  routing T_7_16.top_op_3 <X> T_7_16.lc_trk_g1_3
 (22 5)  (388 261)  (388 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (390 261)  (390 261)  routing T_7_16.top_op_2 <X> T_7_16.lc_trk_g1_2
 (25 5)  (391 261)  (391 261)  routing T_7_16.top_op_2 <X> T_7_16.lc_trk_g1_2
 (31 5)  (397 261)  (397 261)  routing T_7_16.lc_trk_g0_3 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (398 261)  (398 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (401 261)  (401 261)  routing T_7_16.lc_trk_g0_2 <X> T_7_16.input_2_2
 (40 5)  (406 261)  (406 261)  LC_2 Logic Functioning bit
 (41 5)  (407 261)  (407 261)  LC_2 Logic Functioning bit
 (42 5)  (408 261)  (408 261)  LC_2 Logic Functioning bit
 (43 5)  (409 261)  (409 261)  LC_2 Logic Functioning bit
 (14 6)  (380 262)  (380 262)  routing T_7_16.bnr_op_4 <X> T_7_16.lc_trk_g1_4
 (32 6)  (398 262)  (398 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (402 262)  (402 262)  LC_3 Logic Functioning bit
 (37 6)  (403 262)  (403 262)  LC_3 Logic Functioning bit
 (38 6)  (404 262)  (404 262)  LC_3 Logic Functioning bit
 (39 6)  (405 262)  (405 262)  LC_3 Logic Functioning bit
 (46 6)  (412 262)  (412 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (380 263)  (380 263)  routing T_7_16.bnr_op_4 <X> T_7_16.lc_trk_g1_4
 (17 7)  (383 263)  (383 263)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (36 7)  (402 263)  (402 263)  LC_3 Logic Functioning bit
 (37 7)  (403 263)  (403 263)  LC_3 Logic Functioning bit
 (38 7)  (404 263)  (404 263)  LC_3 Logic Functioning bit
 (39 7)  (405 263)  (405 263)  LC_3 Logic Functioning bit
 (17 8)  (383 264)  (383 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (384 264)  (384 264)  routing T_7_16.wire_logic_cluster/lc_1/out <X> T_7_16.lc_trk_g2_1
 (31 8)  (397 264)  (397 264)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 264)  (398 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 264)  (399 264)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (400 264)  (400 264)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 264)  (402 264)  LC_4 Logic Functioning bit
 (37 8)  (403 264)  (403 264)  LC_4 Logic Functioning bit
 (46 8)  (412 264)  (412 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (416 264)  (416 264)  Cascade bit: LH_LC04_inmux02_5

 (36 9)  (402 265)  (402 265)  LC_4 Logic Functioning bit
 (37 9)  (403 265)  (403 265)  LC_4 Logic Functioning bit
 (15 11)  (381 267)  (381 267)  routing T_7_16.tnr_op_4 <X> T_7_16.lc_trk_g2_4
 (17 11)  (383 267)  (383 267)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 12)  (392 268)  (392 268)  routing T_7_16.lc_trk_g0_4 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (31 12)  (397 268)  (397 268)  routing T_7_16.lc_trk_g0_5 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 268)  (398 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (401 268)  (401 268)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.input_2_6
 (39 12)  (405 268)  (405 268)  LC_6 Logic Functioning bit
 (48 12)  (414 268)  (414 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (417 268)  (417 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (29 13)  (395 269)  (395 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (398 269)  (398 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (399 269)  (399 269)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.input_2_6
 (38 13)  (404 269)  (404 269)  LC_6 Logic Functioning bit
 (8 14)  (374 270)  (374 270)  routing T_7_16.sp4_h_r_2 <X> T_7_16.sp4_h_l_47
 (10 14)  (376 270)  (376 270)  routing T_7_16.sp4_h_r_2 <X> T_7_16.sp4_h_l_47
 (14 14)  (380 270)  (380 270)  routing T_7_16.rgt_op_4 <X> T_7_16.lc_trk_g3_4
 (15 15)  (381 271)  (381 271)  routing T_7_16.rgt_op_4 <X> T_7_16.lc_trk_g3_4
 (17 15)  (383 271)  (383 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_8_16

 (22 1)  (442 257)  (442 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (444 257)  (444 257)  routing T_8_16.bot_op_2 <X> T_8_16.lc_trk_g0_2
 (15 2)  (435 258)  (435 258)  routing T_8_16.top_op_5 <X> T_8_16.lc_trk_g0_5
 (17 2)  (437 258)  (437 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (442 258)  (442 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (443 258)  (443 258)  routing T_8_16.sp12_h_l_12 <X> T_8_16.lc_trk_g0_7
 (25 2)  (445 258)  (445 258)  routing T_8_16.sp12_h_l_5 <X> T_8_16.lc_trk_g0_6
 (18 3)  (438 259)  (438 259)  routing T_8_16.top_op_5 <X> T_8_16.lc_trk_g0_5
 (22 3)  (442 259)  (442 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (444 259)  (444 259)  routing T_8_16.sp12_h_l_5 <X> T_8_16.lc_trk_g0_6
 (25 3)  (445 259)  (445 259)  routing T_8_16.sp12_h_l_5 <X> T_8_16.lc_trk_g0_6
 (21 4)  (441 260)  (441 260)  routing T_8_16.lft_op_3 <X> T_8_16.lc_trk_g1_3
 (22 4)  (442 260)  (442 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (444 260)  (444 260)  routing T_8_16.lft_op_3 <X> T_8_16.lc_trk_g1_3
 (26 4)  (446 260)  (446 260)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (449 260)  (449 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 260)  (450 260)  routing T_8_16.lc_trk_g0_5 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (451 260)  (451 260)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (452 260)  (452 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 260)  (453 260)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (454 260)  (454 260)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (26 5)  (446 261)  (446 261)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (448 261)  (448 261)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 261)  (449 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (451 261)  (451 261)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (40 5)  (460 261)  (460 261)  LC_2 Logic Functioning bit
 (42 5)  (462 261)  (462 261)  LC_2 Logic Functioning bit
 (51 5)  (471 261)  (471 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (472 261)  (472 261)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (26 6)  (446 262)  (446 262)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (447 262)  (447 262)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 262)  (449 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 262)  (452 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (457 262)  (457 262)  LC_3 Logic Functioning bit
 (39 6)  (459 262)  (459 262)  LC_3 Logic Functioning bit
 (41 6)  (461 262)  (461 262)  LC_3 Logic Functioning bit
 (43 6)  (463 262)  (463 262)  LC_3 Logic Functioning bit
 (14 7)  (434 263)  (434 263)  routing T_8_16.top_op_4 <X> T_8_16.lc_trk_g1_4
 (15 7)  (435 263)  (435 263)  routing T_8_16.top_op_4 <X> T_8_16.lc_trk_g1_4
 (17 7)  (437 263)  (437 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (447 263)  (447 263)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 263)  (448 263)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 263)  (449 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 263)  (450 263)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (451 263)  (451 263)  routing T_8_16.lc_trk_g0_2 <X> T_8_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (456 263)  (456 263)  LC_3 Logic Functioning bit
 (37 7)  (457 263)  (457 263)  LC_3 Logic Functioning bit
 (38 7)  (458 263)  (458 263)  LC_3 Logic Functioning bit
 (39 7)  (459 263)  (459 263)  LC_3 Logic Functioning bit
 (29 8)  (449 264)  (449 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 264)  (450 264)  routing T_8_16.lc_trk_g0_5 <X> T_8_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (451 264)  (451 264)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 264)  (452 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 264)  (453 264)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (454 264)  (454 264)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (457 264)  (457 264)  LC_4 Logic Functioning bit
 (39 8)  (459 264)  (459 264)  LC_4 Logic Functioning bit
 (47 8)  (467 264)  (467 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (31 9)  (451 265)  (451 265)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (457 265)  (457 265)  LC_4 Logic Functioning bit
 (39 9)  (459 265)  (459 265)  LC_4 Logic Functioning bit
 (32 10)  (452 266)  (452 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (454 266)  (454 266)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (456 266)  (456 266)  LC_5 Logic Functioning bit
 (37 10)  (457 266)  (457 266)  LC_5 Logic Functioning bit
 (50 10)  (470 266)  (470 266)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (442 267)  (442 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (443 267)  (443 267)  routing T_8_16.sp4_h_r_30 <X> T_8_16.lc_trk_g2_6
 (24 11)  (444 267)  (444 267)  routing T_8_16.sp4_h_r_30 <X> T_8_16.lc_trk_g2_6
 (25 11)  (445 267)  (445 267)  routing T_8_16.sp4_h_r_30 <X> T_8_16.lc_trk_g2_6
 (31 11)  (451 267)  (451 267)  routing T_8_16.lc_trk_g1_3 <X> T_8_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (456 267)  (456 267)  LC_5 Logic Functioning bit
 (37 11)  (457 267)  (457 267)  LC_5 Logic Functioning bit
 (52 11)  (472 267)  (472 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (26 12)  (446 268)  (446 268)  routing T_8_16.lc_trk_g0_6 <X> T_8_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (447 268)  (447 268)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 268)  (449 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 268)  (450 268)  routing T_8_16.lc_trk_g1_4 <X> T_8_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (451 268)  (451 268)  routing T_8_16.lc_trk_g0_7 <X> T_8_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 268)  (452 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (41 12)  (461 268)  (461 268)  LC_6 Logic Functioning bit
 (43 12)  (463 268)  (463 268)  LC_6 Logic Functioning bit
 (26 13)  (446 269)  (446 269)  routing T_8_16.lc_trk_g0_6 <X> T_8_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 269)  (449 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (451 269)  (451 269)  routing T_8_16.lc_trk_g0_7 <X> T_8_16.wire_logic_cluster/lc_6/in_3
 (14 14)  (434 270)  (434 270)  routing T_8_16.wire_logic_cluster/lc_4/out <X> T_8_16.lc_trk_g3_4
 (19 14)  (439 270)  (439 270)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (25 14)  (445 270)  (445 270)  routing T_8_16.rgt_op_6 <X> T_8_16.lc_trk_g3_6
 (26 14)  (446 270)  (446 270)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_7/in_0
 (31 14)  (451 270)  (451 270)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 270)  (452 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 270)  (453 270)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (455 270)  (455 270)  routing T_8_16.lc_trk_g0_5 <X> T_8_16.input_2_7
 (37 14)  (457 270)  (457 270)  LC_7 Logic Functioning bit
 (17 15)  (437 271)  (437 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (442 271)  (442 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (444 271)  (444 271)  routing T_8_16.rgt_op_6 <X> T_8_16.lc_trk_g3_6
 (26 15)  (446 271)  (446 271)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (447 271)  (447 271)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (448 271)  (448 271)  routing T_8_16.lc_trk_g3_6 <X> T_8_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 271)  (449 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (451 271)  (451 271)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (452 271)  (452 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (456 271)  (456 271)  LC_7 Logic Functioning bit
 (46 15)  (466 271)  (466 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_9_16

 (22 1)  (496 257)  (496 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (497 257)  (497 257)  routing T_9_16.sp4_v_b_18 <X> T_9_16.lc_trk_g0_2
 (24 1)  (498 257)  (498 257)  routing T_9_16.sp4_v_b_18 <X> T_9_16.lc_trk_g0_2
 (0 2)  (474 258)  (474 258)  routing T_9_16.glb_netwk_7 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (1 2)  (475 258)  (475 258)  routing T_9_16.glb_netwk_7 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (476 258)  (476 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (474 259)  (474 259)  routing T_9_16.glb_netwk_7 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (1 4)  (475 260)  (475 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (475 261)  (475 261)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (25 6)  (499 262)  (499 262)  routing T_9_16.wire_logic_cluster/lc_6/out <X> T_9_16.lc_trk_g1_6
 (22 7)  (496 263)  (496 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (4 8)  (478 264)  (478 264)  routing T_9_16.sp4_h_l_37 <X> T_9_16.sp4_v_b_6
 (6 8)  (480 264)  (480 264)  routing T_9_16.sp4_h_l_37 <X> T_9_16.sp4_v_b_6
 (5 9)  (479 265)  (479 265)  routing T_9_16.sp4_h_l_37 <X> T_9_16.sp4_v_b_6
 (14 9)  (488 265)  (488 265)  routing T_9_16.sp4_r_v_b_32 <X> T_9_16.lc_trk_g2_0
 (17 9)  (491 265)  (491 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 12)  (500 268)  (500 268)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (501 268)  (501 268)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (503 268)  (503 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (504 268)  (504 268)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (505 268)  (505 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (506 268)  (506 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (507 268)  (507 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (508 268)  (508 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (511 268)  (511 268)  LC_6 Logic Functioning bit
 (42 12)  (516 268)  (516 268)  LC_6 Logic Functioning bit
 (45 12)  (519 268)  (519 268)  LC_6 Logic Functioning bit
 (27 13)  (501 269)  (501 269)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (502 269)  (502 269)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (503 269)  (503 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (504 269)  (504 269)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (505 269)  (505 269)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (506 269)  (506 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (507 269)  (507 269)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.input_2_6
 (36 13)  (510 269)  (510 269)  LC_6 Logic Functioning bit
 (38 13)  (512 269)  (512 269)  LC_6 Logic Functioning bit
 (48 13)  (522 269)  (522 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (525 269)  (525 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (489 270)  (489 270)  routing T_9_16.tnl_op_5 <X> T_9_16.lc_trk_g3_5
 (17 14)  (491 270)  (491 270)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (499 270)  (499 270)  routing T_9_16.sp4_h_r_46 <X> T_9_16.lc_trk_g3_6
 (18 15)  (492 271)  (492 271)  routing T_9_16.tnl_op_5 <X> T_9_16.lc_trk_g3_5
 (22 15)  (496 271)  (496 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (497 271)  (497 271)  routing T_9_16.sp4_h_r_46 <X> T_9_16.lc_trk_g3_6
 (24 15)  (498 271)  (498 271)  routing T_9_16.sp4_h_r_46 <X> T_9_16.lc_trk_g3_6
 (25 15)  (499 271)  (499 271)  routing T_9_16.sp4_h_r_46 <X> T_9_16.lc_trk_g3_6


LogicTile_10_16

 (12 0)  (540 256)  (540 256)  routing T_10_16.sp4_h_l_46 <X> T_10_16.sp4_h_r_2
 (17 0)  (545 256)  (545 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (546 256)  (546 256)  routing T_10_16.wire_logic_cluster/lc_1/out <X> T_10_16.lc_trk_g0_1
 (27 0)  (555 256)  (555 256)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 256)  (557 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (559 256)  (559 256)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (560 256)  (560 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (562 256)  (562 256)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (563 256)  (563 256)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.input_2_0
 (36 0)  (564 256)  (564 256)  LC_0 Logic Functioning bit
 (38 0)  (566 256)  (566 256)  LC_0 Logic Functioning bit
 (41 0)  (569 256)  (569 256)  LC_0 Logic Functioning bit
 (45 0)  (573 256)  (573 256)  LC_0 Logic Functioning bit
 (13 1)  (541 257)  (541 257)  routing T_10_16.sp4_h_l_46 <X> T_10_16.sp4_h_r_2
 (28 1)  (556 257)  (556 257)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (557 257)  (557 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (559 257)  (559 257)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (560 257)  (560 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (561 257)  (561 257)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.input_2_0
 (35 1)  (563 257)  (563 257)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.input_2_0
 (37 1)  (565 257)  (565 257)  LC_0 Logic Functioning bit
 (38 1)  (566 257)  (566 257)  LC_0 Logic Functioning bit
 (39 1)  (567 257)  (567 257)  LC_0 Logic Functioning bit
 (41 1)  (569 257)  (569 257)  LC_0 Logic Functioning bit
 (45 1)  (573 257)  (573 257)  LC_0 Logic Functioning bit
 (0 2)  (528 258)  (528 258)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (529 258)  (529 258)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (530 258)  (530 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (542 258)  (542 258)  routing T_10_16.sp12_h_l_3 <X> T_10_16.lc_trk_g0_4
 (27 2)  (555 258)  (555 258)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (557 258)  (557 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (559 258)  (559 258)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (560 258)  (560 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (562 258)  (562 258)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (563 258)  (563 258)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.input_2_1
 (36 2)  (564 258)  (564 258)  LC_1 Logic Functioning bit
 (38 2)  (566 258)  (566 258)  LC_1 Logic Functioning bit
 (41 2)  (569 258)  (569 258)  LC_1 Logic Functioning bit
 (43 2)  (571 258)  (571 258)  LC_1 Logic Functioning bit
 (45 2)  (573 258)  (573 258)  LC_1 Logic Functioning bit
 (47 2)  (575 258)  (575 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (528 259)  (528 259)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (14 3)  (542 259)  (542 259)  routing T_10_16.sp12_h_l_3 <X> T_10_16.lc_trk_g0_4
 (15 3)  (543 259)  (543 259)  routing T_10_16.sp12_h_l_3 <X> T_10_16.lc_trk_g0_4
 (17 3)  (545 259)  (545 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (29 3)  (557 259)  (557 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (558 259)  (558 259)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (559 259)  (559 259)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (560 259)  (560 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (561 259)  (561 259)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.input_2_1
 (35 3)  (563 259)  (563 259)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.input_2_1
 (36 3)  (564 259)  (564 259)  LC_1 Logic Functioning bit
 (38 3)  (566 259)  (566 259)  LC_1 Logic Functioning bit
 (40 3)  (568 259)  (568 259)  LC_1 Logic Functioning bit
 (41 3)  (569 259)  (569 259)  LC_1 Logic Functioning bit
 (43 3)  (571 259)  (571 259)  LC_1 Logic Functioning bit
 (45 3)  (573 259)  (573 259)  LC_1 Logic Functioning bit
 (48 3)  (576 259)  (576 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (542 260)  (542 260)  routing T_10_16.wire_logic_cluster/lc_0/out <X> T_10_16.lc_trk_g1_0
 (22 4)  (550 260)  (550 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (552 260)  (552 260)  routing T_10_16.top_op_3 <X> T_10_16.lc_trk_g1_3
 (17 5)  (545 261)  (545 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (549 261)  (549 261)  routing T_10_16.top_op_3 <X> T_10_16.lc_trk_g1_3
 (22 5)  (550 261)  (550 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (551 261)  (551 261)  routing T_10_16.sp4_h_r_2 <X> T_10_16.lc_trk_g1_2
 (24 5)  (552 261)  (552 261)  routing T_10_16.sp4_h_r_2 <X> T_10_16.lc_trk_g1_2
 (25 5)  (553 261)  (553 261)  routing T_10_16.sp4_h_r_2 <X> T_10_16.lc_trk_g1_2
 (22 6)  (550 262)  (550 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (552 262)  (552 262)  routing T_10_16.top_op_7 <X> T_10_16.lc_trk_g1_7
 (21 7)  (549 263)  (549 263)  routing T_10_16.top_op_7 <X> T_10_16.lc_trk_g1_7
 (22 7)  (550 263)  (550 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (551 263)  (551 263)  routing T_10_16.sp4_v_b_22 <X> T_10_16.lc_trk_g1_6
 (24 7)  (552 263)  (552 263)  routing T_10_16.sp4_v_b_22 <X> T_10_16.lc_trk_g1_6
 (15 9)  (543 265)  (543 265)  routing T_10_16.sp4_v_t_29 <X> T_10_16.lc_trk_g2_0
 (16 9)  (544 265)  (544 265)  routing T_10_16.sp4_v_t_29 <X> T_10_16.lc_trk_g2_0
 (17 9)  (545 265)  (545 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (5 10)  (533 266)  (533 266)  routing T_10_16.sp4_v_t_37 <X> T_10_16.sp4_h_l_43
 (11 10)  (539 266)  (539 266)  routing T_10_16.sp4_v_b_5 <X> T_10_16.sp4_v_t_45
 (22 10)  (550 266)  (550 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (553 266)  (553 266)  routing T_10_16.wire_logic_cluster/lc_6/out <X> T_10_16.lc_trk_g2_6
 (4 11)  (532 267)  (532 267)  routing T_10_16.sp4_v_t_37 <X> T_10_16.sp4_h_l_43
 (6 11)  (534 267)  (534 267)  routing T_10_16.sp4_v_t_37 <X> T_10_16.sp4_h_l_43
 (12 11)  (540 267)  (540 267)  routing T_10_16.sp4_v_b_5 <X> T_10_16.sp4_v_t_45
 (21 11)  (549 267)  (549 267)  routing T_10_16.sp4_r_v_b_39 <X> T_10_16.lc_trk_g2_7
 (22 11)  (550 267)  (550 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (554 268)  (554 268)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (555 268)  (555 268)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (556 268)  (556 268)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (557 268)  (557 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (558 268)  (558 268)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (560 268)  (560 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (562 268)  (562 268)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (563 268)  (563 268)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.input_2_6
 (36 12)  (564 268)  (564 268)  LC_6 Logic Functioning bit
 (38 12)  (566 268)  (566 268)  LC_6 Logic Functioning bit
 (41 12)  (569 268)  (569 268)  LC_6 Logic Functioning bit
 (42 12)  (570 268)  (570 268)  LC_6 Logic Functioning bit
 (43 12)  (571 268)  (571 268)  LC_6 Logic Functioning bit
 (45 12)  (573 268)  (573 268)  LC_6 Logic Functioning bit
 (26 13)  (554 269)  (554 269)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (556 269)  (556 269)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (557 269)  (557 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (558 269)  (558 269)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (559 269)  (559 269)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (560 269)  (560 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (565 269)  (565 269)  LC_6 Logic Functioning bit
 (42 13)  (570 269)  (570 269)  LC_6 Logic Functioning bit
 (45 13)  (573 269)  (573 269)  LC_6 Logic Functioning bit
 (1 14)  (529 270)  (529 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (25 14)  (553 270)  (553 270)  routing T_10_16.sp4_h_r_38 <X> T_10_16.lc_trk_g3_6
 (22 15)  (550 271)  (550 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (551 271)  (551 271)  routing T_10_16.sp4_h_r_38 <X> T_10_16.lc_trk_g3_6
 (24 15)  (552 271)  (552 271)  routing T_10_16.sp4_h_r_38 <X> T_10_16.lc_trk_g3_6


LogicTile_18_16

 (19 2)  (983 258)  (983 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


DSP_Tile_0_15



LogicTile_1_15

 (7 9)  (61 249)  (61 249)  Column buffer control bit: LH_colbuf_cntl_0

 (7 14)  (61 254)  (61 254)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_2_15

 (14 0)  (122 240)  (122 240)  routing T_2_15.wire_logic_cluster/lc_0/out <X> T_2_15.lc_trk_g0_0
 (17 0)  (125 240)  (125 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (126 240)  (126 240)  routing T_2_15.wire_logic_cluster/lc_1/out <X> T_2_15.lc_trk_g0_1
 (21 0)  (129 240)  (129 240)  routing T_2_15.wire_logic_cluster/lc_3/out <X> T_2_15.lc_trk_g0_3
 (22 0)  (130 240)  (130 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (133 240)  (133 240)  routing T_2_15.wire_logic_cluster/lc_2/out <X> T_2_15.lc_trk_g0_2
 (27 0)  (135 240)  (135 240)  routing T_2_15.lc_trk_g1_4 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (137 240)  (137 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (138 240)  (138 240)  routing T_2_15.lc_trk_g1_4 <X> T_2_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (140 240)  (140 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (141 240)  (141 240)  routing T_2_15.lc_trk_g2_1 <X> T_2_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (148 240)  (148 240)  LC_0 Logic Functioning bit
 (41 0)  (149 240)  (149 240)  LC_0 Logic Functioning bit
 (42 0)  (150 240)  (150 240)  LC_0 Logic Functioning bit
 (43 0)  (151 240)  (151 240)  LC_0 Logic Functioning bit
 (44 0)  (152 240)  (152 240)  LC_0 Logic Functioning bit
 (17 1)  (125 241)  (125 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (130 241)  (130 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (140 241)  (140 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (148 241)  (148 241)  LC_0 Logic Functioning bit
 (41 1)  (149 241)  (149 241)  LC_0 Logic Functioning bit
 (42 1)  (150 241)  (150 241)  LC_0 Logic Functioning bit
 (43 1)  (151 241)  (151 241)  LC_0 Logic Functioning bit
 (17 2)  (125 242)  (125 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (126 242)  (126 242)  routing T_2_15.wire_logic_cluster/lc_5/out <X> T_2_15.lc_trk_g0_5
 (25 2)  (133 242)  (133 242)  routing T_2_15.wire_logic_cluster/lc_6/out <X> T_2_15.lc_trk_g0_6
 (27 2)  (135 242)  (135 242)  routing T_2_15.lc_trk_g1_1 <X> T_2_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (137 242)  (137 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (139 242)  (139 242)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 242)  (140 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 242)  (141 242)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (142 242)  (142 242)  routing T_2_15.lc_trk_g3_5 <X> T_2_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (148 242)  (148 242)  LC_1 Logic Functioning bit
 (41 2)  (149 242)  (149 242)  LC_1 Logic Functioning bit
 (42 2)  (150 242)  (150 242)  LC_1 Logic Functioning bit
 (43 2)  (151 242)  (151 242)  LC_1 Logic Functioning bit
 (44 2)  (152 242)  (152 242)  LC_1 Logic Functioning bit
 (22 3)  (130 243)  (130 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (32 3)  (140 243)  (140 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (40 3)  (148 243)  (148 243)  LC_1 Logic Functioning bit
 (41 3)  (149 243)  (149 243)  LC_1 Logic Functioning bit
 (42 3)  (150 243)  (150 243)  LC_1 Logic Functioning bit
 (43 3)  (151 243)  (151 243)  LC_1 Logic Functioning bit
 (15 4)  (123 244)  (123 244)  routing T_2_15.bot_op_1 <X> T_2_15.lc_trk_g1_1
 (17 4)  (125 244)  (125 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (135 244)  (135 244)  routing T_2_15.lc_trk_g1_6 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 244)  (137 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 244)  (138 244)  routing T_2_15.lc_trk_g1_6 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (139 244)  (139 244)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (140 244)  (140 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (141 244)  (141 244)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (142 244)  (142 244)  routing T_2_15.lc_trk_g3_4 <X> T_2_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (148 244)  (148 244)  LC_2 Logic Functioning bit
 (41 4)  (149 244)  (149 244)  LC_2 Logic Functioning bit
 (42 4)  (150 244)  (150 244)  LC_2 Logic Functioning bit
 (43 4)  (151 244)  (151 244)  LC_2 Logic Functioning bit
 (44 4)  (152 244)  (152 244)  LC_2 Logic Functioning bit
 (22 5)  (130 245)  (130 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (133 245)  (133 245)  routing T_2_15.sp4_r_v_b_26 <X> T_2_15.lc_trk_g1_2
 (30 5)  (138 245)  (138 245)  routing T_2_15.lc_trk_g1_6 <X> T_2_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (140 245)  (140 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (143 245)  (143 245)  routing T_2_15.lc_trk_g0_2 <X> T_2_15.input_2_2
 (40 5)  (148 245)  (148 245)  LC_2 Logic Functioning bit
 (41 5)  (149 245)  (149 245)  LC_2 Logic Functioning bit
 (42 5)  (150 245)  (150 245)  LC_2 Logic Functioning bit
 (43 5)  (151 245)  (151 245)  LC_2 Logic Functioning bit
 (22 6)  (130 246)  (130 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (132 246)  (132 246)  routing T_2_15.bot_op_7 <X> T_2_15.lc_trk_g1_7
 (27 6)  (135 246)  (135 246)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (136 246)  (136 246)  routing T_2_15.lc_trk_g3_1 <X> T_2_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (137 246)  (137 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (139 246)  (139 246)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 246)  (140 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 246)  (141 246)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (142 246)  (142 246)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (148 246)  (148 246)  LC_3 Logic Functioning bit
 (41 6)  (149 246)  (149 246)  LC_3 Logic Functioning bit
 (42 6)  (150 246)  (150 246)  LC_3 Logic Functioning bit
 (43 6)  (151 246)  (151 246)  LC_3 Logic Functioning bit
 (44 6)  (152 246)  (152 246)  LC_3 Logic Functioning bit
 (15 7)  (123 247)  (123 247)  routing T_2_15.bot_op_4 <X> T_2_15.lc_trk_g1_4
 (17 7)  (125 247)  (125 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (130 247)  (130 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (132 247)  (132 247)  routing T_2_15.bot_op_6 <X> T_2_15.lc_trk_g1_6
 (31 7)  (139 247)  (139 247)  routing T_2_15.lc_trk_g3_7 <X> T_2_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (140 247)  (140 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (143 247)  (143 247)  routing T_2_15.lc_trk_g0_3 <X> T_2_15.input_2_3
 (40 7)  (148 247)  (148 247)  LC_3 Logic Functioning bit
 (41 7)  (149 247)  (149 247)  LC_3 Logic Functioning bit
 (42 7)  (150 247)  (150 247)  LC_3 Logic Functioning bit
 (43 7)  (151 247)  (151 247)  LC_3 Logic Functioning bit
 (15 8)  (123 248)  (123 248)  routing T_2_15.tnl_op_1 <X> T_2_15.lc_trk_g2_1
 (17 8)  (125 248)  (125 248)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (130 248)  (130 248)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (132 248)  (132 248)  routing T_2_15.tnl_op_3 <X> T_2_15.lc_trk_g2_3
 (27 8)  (135 248)  (135 248)  routing T_2_15.lc_trk_g1_2 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 248)  (137 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (140 248)  (140 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (141 248)  (141 248)  routing T_2_15.lc_trk_g3_2 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (142 248)  (142 248)  routing T_2_15.lc_trk_g3_2 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (143 248)  (143 248)  routing T_2_15.lc_trk_g2_4 <X> T_2_15.input_2_4
 (40 8)  (148 248)  (148 248)  LC_4 Logic Functioning bit
 (41 8)  (149 248)  (149 248)  LC_4 Logic Functioning bit
 (42 8)  (150 248)  (150 248)  LC_4 Logic Functioning bit
 (43 8)  (151 248)  (151 248)  LC_4 Logic Functioning bit
 (44 8)  (152 248)  (152 248)  LC_4 Logic Functioning bit
 (7 9)  (115 249)  (115 249)  Column buffer control bit: LH_colbuf_cntl_0

 (14 9)  (122 249)  (122 249)  routing T_2_15.tnl_op_0 <X> T_2_15.lc_trk_g2_0
 (15 9)  (123 249)  (123 249)  routing T_2_15.tnl_op_0 <X> T_2_15.lc_trk_g2_0
 (17 9)  (125 249)  (125 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (126 249)  (126 249)  routing T_2_15.tnl_op_1 <X> T_2_15.lc_trk_g2_1
 (21 9)  (129 249)  (129 249)  routing T_2_15.tnl_op_3 <X> T_2_15.lc_trk_g2_3
 (22 9)  (130 249)  (130 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (138 249)  (138 249)  routing T_2_15.lc_trk_g1_2 <X> T_2_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (139 249)  (139 249)  routing T_2_15.lc_trk_g3_2 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (140 249)  (140 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (141 249)  (141 249)  routing T_2_15.lc_trk_g2_4 <X> T_2_15.input_2_4
 (40 9)  (148 249)  (148 249)  LC_4 Logic Functioning bit
 (41 9)  (149 249)  (149 249)  LC_4 Logic Functioning bit
 (42 9)  (150 249)  (150 249)  LC_4 Logic Functioning bit
 (43 9)  (151 249)  (151 249)  LC_4 Logic Functioning bit
 (14 10)  (122 250)  (122 250)  routing T_2_15.wire_logic_cluster/lc_4/out <X> T_2_15.lc_trk_g2_4
 (21 10)  (129 250)  (129 250)  routing T_2_15.wire_logic_cluster/lc_7/out <X> T_2_15.lc_trk_g2_7
 (22 10)  (130 250)  (130 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (135 250)  (135 250)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (137 250)  (137 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (138 250)  (138 250)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (139 250)  (139 250)  routing T_2_15.lc_trk_g2_6 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (140 250)  (140 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (141 250)  (141 250)  routing T_2_15.lc_trk_g2_6 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (143 250)  (143 250)  routing T_2_15.lc_trk_g0_5 <X> T_2_15.input_2_5
 (40 10)  (148 250)  (148 250)  LC_5 Logic Functioning bit
 (41 10)  (149 250)  (149 250)  LC_5 Logic Functioning bit
 (42 10)  (150 250)  (150 250)  LC_5 Logic Functioning bit
 (43 10)  (151 250)  (151 250)  LC_5 Logic Functioning bit
 (44 10)  (152 250)  (152 250)  LC_5 Logic Functioning bit
 (17 11)  (125 251)  (125 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (130 251)  (130 251)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (132 251)  (132 251)  routing T_2_15.tnl_op_6 <X> T_2_15.lc_trk_g2_6
 (25 11)  (133 251)  (133 251)  routing T_2_15.tnl_op_6 <X> T_2_15.lc_trk_g2_6
 (30 11)  (138 251)  (138 251)  routing T_2_15.lc_trk_g1_7 <X> T_2_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (139 251)  (139 251)  routing T_2_15.lc_trk_g2_6 <X> T_2_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (140 251)  (140 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (148 251)  (148 251)  LC_5 Logic Functioning bit
 (41 11)  (149 251)  (149 251)  LC_5 Logic Functioning bit
 (42 11)  (150 251)  (150 251)  LC_5 Logic Functioning bit
 (43 11)  (151 251)  (151 251)  LC_5 Logic Functioning bit
 (16 12)  (124 252)  (124 252)  routing T_2_15.sp4_v_t_12 <X> T_2_15.lc_trk_g3_1
 (17 12)  (125 252)  (125 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (126 252)  (126 252)  routing T_2_15.sp4_v_t_12 <X> T_2_15.lc_trk_g3_1
 (27 12)  (135 252)  (135 252)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (136 252)  (136 252)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 252)  (137 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 252)  (138 252)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (140 252)  (140 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (141 252)  (141 252)  routing T_2_15.lc_trk_g2_3 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (143 252)  (143 252)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.input_2_6
 (40 12)  (148 252)  (148 252)  LC_6 Logic Functioning bit
 (41 12)  (149 252)  (149 252)  LC_6 Logic Functioning bit
 (42 12)  (150 252)  (150 252)  LC_6 Logic Functioning bit
 (43 12)  (151 252)  (151 252)  LC_6 Logic Functioning bit
 (44 12)  (152 252)  (152 252)  LC_6 Logic Functioning bit
 (22 13)  (130 253)  (130 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (132 253)  (132 253)  routing T_2_15.tnl_op_2 <X> T_2_15.lc_trk_g3_2
 (25 13)  (133 253)  (133 253)  routing T_2_15.tnl_op_2 <X> T_2_15.lc_trk_g3_2
 (30 13)  (138 253)  (138 253)  routing T_2_15.lc_trk_g3_6 <X> T_2_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (139 253)  (139 253)  routing T_2_15.lc_trk_g2_3 <X> T_2_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (140 253)  (140 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (143 253)  (143 253)  routing T_2_15.lc_trk_g0_6 <X> T_2_15.input_2_6
 (40 13)  (148 253)  (148 253)  LC_6 Logic Functioning bit
 (41 13)  (149 253)  (149 253)  LC_6 Logic Functioning bit
 (42 13)  (150 253)  (150 253)  LC_6 Logic Functioning bit
 (43 13)  (151 253)  (151 253)  LC_6 Logic Functioning bit
 (7 14)  (115 254)  (115 254)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (123 254)  (123 254)  routing T_2_15.tnl_op_5 <X> T_2_15.lc_trk_g3_5
 (17 14)  (125 254)  (125 254)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (130 254)  (130 254)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (132 254)  (132 254)  routing T_2_15.tnl_op_7 <X> T_2_15.lc_trk_g3_7
 (25 14)  (133 254)  (133 254)  routing T_2_15.rgt_op_6 <X> T_2_15.lc_trk_g3_6
 (28 14)  (136 254)  (136 254)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 254)  (137 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (140 254)  (140 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (141 254)  (141 254)  routing T_2_15.lc_trk_g2_0 <X> T_2_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (143 254)  (143 254)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.input_2_7
 (40 14)  (148 254)  (148 254)  LC_7 Logic Functioning bit
 (41 14)  (149 254)  (149 254)  LC_7 Logic Functioning bit
 (42 14)  (150 254)  (150 254)  LC_7 Logic Functioning bit
 (43 14)  (151 254)  (151 254)  LC_7 Logic Functioning bit
 (44 14)  (152 254)  (152 254)  LC_7 Logic Functioning bit
 (14 15)  (122 255)  (122 255)  routing T_2_15.tnl_op_4 <X> T_2_15.lc_trk_g3_4
 (15 15)  (123 255)  (123 255)  routing T_2_15.tnl_op_4 <X> T_2_15.lc_trk_g3_4
 (17 15)  (125 255)  (125 255)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (126 255)  (126 255)  routing T_2_15.tnl_op_5 <X> T_2_15.lc_trk_g3_5
 (21 15)  (129 255)  (129 255)  routing T_2_15.tnl_op_7 <X> T_2_15.lc_trk_g3_7
 (22 15)  (130 255)  (130 255)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (132 255)  (132 255)  routing T_2_15.rgt_op_6 <X> T_2_15.lc_trk_g3_6
 (30 15)  (138 255)  (138 255)  routing T_2_15.lc_trk_g2_2 <X> T_2_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (140 255)  (140 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (141 255)  (141 255)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.input_2_7
 (35 15)  (143 255)  (143 255)  routing T_2_15.lc_trk_g2_7 <X> T_2_15.input_2_7
 (40 15)  (148 255)  (148 255)  LC_7 Logic Functioning bit
 (41 15)  (149 255)  (149 255)  LC_7 Logic Functioning bit
 (42 15)  (150 255)  (150 255)  LC_7 Logic Functioning bit
 (43 15)  (151 255)  (151 255)  LC_7 Logic Functioning bit


LogicTile_3_15

 (25 0)  (187 240)  (187 240)  routing T_3_15.sp4_h_r_10 <X> T_3_15.lc_trk_g0_2
 (27 0)  (189 240)  (189 240)  routing T_3_15.lc_trk_g1_0 <X> T_3_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 240)  (191 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (193 240)  (193 240)  routing T_3_15.lc_trk_g1_4 <X> T_3_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 240)  (194 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (196 240)  (196 240)  routing T_3_15.lc_trk_g1_4 <X> T_3_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (197 240)  (197 240)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.input_2_0
 (36 0)  (198 240)  (198 240)  LC_0 Logic Functioning bit
 (37 0)  (199 240)  (199 240)  LC_0 Logic Functioning bit
 (40 0)  (202 240)  (202 240)  LC_0 Logic Functioning bit
 (42 0)  (204 240)  (204 240)  LC_0 Logic Functioning bit
 (43 0)  (205 240)  (205 240)  LC_0 Logic Functioning bit
 (45 0)  (207 240)  (207 240)  LC_0 Logic Functioning bit
 (15 1)  (177 241)  (177 241)  routing T_3_15.bot_op_0 <X> T_3_15.lc_trk_g0_0
 (17 1)  (179 241)  (179 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (184 241)  (184 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (185 241)  (185 241)  routing T_3_15.sp4_h_r_10 <X> T_3_15.lc_trk_g0_2
 (24 1)  (186 241)  (186 241)  routing T_3_15.sp4_h_r_10 <X> T_3_15.lc_trk_g0_2
 (29 1)  (191 241)  (191 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (194 241)  (194 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (195 241)  (195 241)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.input_2_0
 (34 1)  (196 241)  (196 241)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.input_2_0
 (35 1)  (197 241)  (197 241)  routing T_3_15.lc_trk_g3_7 <X> T_3_15.input_2_0
 (36 1)  (198 241)  (198 241)  LC_0 Logic Functioning bit
 (37 1)  (199 241)  (199 241)  LC_0 Logic Functioning bit
 (38 1)  (200 241)  (200 241)  LC_0 Logic Functioning bit
 (41 1)  (203 241)  (203 241)  LC_0 Logic Functioning bit
 (42 1)  (204 241)  (204 241)  LC_0 Logic Functioning bit
 (43 1)  (205 241)  (205 241)  LC_0 Logic Functioning bit
 (45 1)  (207 241)  (207 241)  LC_0 Logic Functioning bit
 (0 2)  (162 242)  (162 242)  routing T_3_15.glb_netwk_7 <X> T_3_15.wire_logic_cluster/lc_7/clk
 (1 2)  (163 242)  (163 242)  routing T_3_15.glb_netwk_7 <X> T_3_15.wire_logic_cluster/lc_7/clk
 (2 2)  (164 242)  (164 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (162 243)  (162 243)  routing T_3_15.glb_netwk_7 <X> T_3_15.wire_logic_cluster/lc_7/clk
 (1 4)  (163 244)  (163 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (179 244)  (179 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (184 244)  (184 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (31 4)  (193 244)  (193 244)  routing T_3_15.lc_trk_g2_7 <X> T_3_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 244)  (194 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 244)  (195 244)  routing T_3_15.lc_trk_g2_7 <X> T_3_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (198 244)  (198 244)  LC_2 Logic Functioning bit
 (38 4)  (200 244)  (200 244)  LC_2 Logic Functioning bit
 (45 4)  (207 244)  (207 244)  LC_2 Logic Functioning bit
 (1 5)  (163 245)  (163 245)  routing T_3_15.lc_trk_g0_2 <X> T_3_15.wire_logic_cluster/lc_7/cen
 (15 5)  (177 245)  (177 245)  routing T_3_15.sp4_v_t_5 <X> T_3_15.lc_trk_g1_0
 (16 5)  (178 245)  (178 245)  routing T_3_15.sp4_v_t_5 <X> T_3_15.lc_trk_g1_0
 (17 5)  (179 245)  (179 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (29 5)  (191 245)  (191 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (193 245)  (193 245)  routing T_3_15.lc_trk_g2_7 <X> T_3_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (199 245)  (199 245)  LC_2 Logic Functioning bit
 (39 5)  (201 245)  (201 245)  LC_2 Logic Functioning bit
 (45 5)  (207 245)  (207 245)  LC_2 Logic Functioning bit
 (51 5)  (213 245)  (213 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (183 246)  (183 246)  routing T_3_15.sp4_v_b_7 <X> T_3_15.lc_trk_g1_7
 (22 6)  (184 246)  (184 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (185 246)  (185 246)  routing T_3_15.sp4_v_b_7 <X> T_3_15.lc_trk_g1_7
 (29 6)  (191 246)  (191 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (193 246)  (193 246)  routing T_3_15.lc_trk_g2_6 <X> T_3_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 246)  (194 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (195 246)  (195 246)  routing T_3_15.lc_trk_g2_6 <X> T_3_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (198 246)  (198 246)  LC_3 Logic Functioning bit
 (38 6)  (200 246)  (200 246)  LC_3 Logic Functioning bit
 (45 6)  (207 246)  (207 246)  LC_3 Logic Functioning bit
 (17 7)  (179 247)  (179 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (31 7)  (193 247)  (193 247)  routing T_3_15.lc_trk_g2_6 <X> T_3_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (198 247)  (198 247)  LC_3 Logic Functioning bit
 (38 7)  (200 247)  (200 247)  LC_3 Logic Functioning bit
 (45 7)  (207 247)  (207 247)  LC_3 Logic Functioning bit
 (48 7)  (210 247)  (210 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (184 248)  (184 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (36 8)  (198 248)  (198 248)  LC_4 Logic Functioning bit
 (43 8)  (205 248)  (205 248)  LC_4 Logic Functioning bit
 (45 8)  (207 248)  (207 248)  LC_4 Logic Functioning bit
 (7 9)  (169 249)  (169 249)  Column buffer control bit: LH_colbuf_cntl_0

 (13 9)  (175 249)  (175 249)  routing T_3_15.sp4_v_t_38 <X> T_3_15.sp4_h_r_8
 (21 9)  (183 249)  (183 249)  routing T_3_15.sp4_r_v_b_35 <X> T_3_15.lc_trk_g2_3
 (27 9)  (189 249)  (189 249)  routing T_3_15.lc_trk_g1_1 <X> T_3_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 249)  (191 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (194 249)  (194 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (199 249)  (199 249)  LC_4 Logic Functioning bit
 (42 9)  (204 249)  (204 249)  LC_4 Logic Functioning bit
 (45 9)  (207 249)  (207 249)  LC_4 Logic Functioning bit
 (22 10)  (184 250)  (184 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (31 10)  (193 250)  (193 250)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 250)  (194 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 250)  (195 250)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 250)  (196 250)  routing T_3_15.lc_trk_g3_5 <X> T_3_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 250)  (198 250)  LC_5 Logic Functioning bit
 (37 10)  (199 250)  (199 250)  LC_5 Logic Functioning bit
 (38 10)  (200 250)  (200 250)  LC_5 Logic Functioning bit
 (45 10)  (207 250)  (207 250)  LC_5 Logic Functioning bit
 (22 11)  (184 251)  (184 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (185 251)  (185 251)  routing T_3_15.sp4_h_r_30 <X> T_3_15.lc_trk_g2_6
 (24 11)  (186 251)  (186 251)  routing T_3_15.sp4_h_r_30 <X> T_3_15.lc_trk_g2_6
 (25 11)  (187 251)  (187 251)  routing T_3_15.sp4_h_r_30 <X> T_3_15.lc_trk_g2_6
 (26 11)  (188 251)  (188 251)  routing T_3_15.lc_trk_g2_3 <X> T_3_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 251)  (190 251)  routing T_3_15.lc_trk_g2_3 <X> T_3_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 251)  (191 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (194 251)  (194 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (195 251)  (195 251)  routing T_3_15.lc_trk_g3_2 <X> T_3_15.input_2_5
 (34 11)  (196 251)  (196 251)  routing T_3_15.lc_trk_g3_2 <X> T_3_15.input_2_5
 (35 11)  (197 251)  (197 251)  routing T_3_15.lc_trk_g3_2 <X> T_3_15.input_2_5
 (36 11)  (198 251)  (198 251)  LC_5 Logic Functioning bit
 (37 11)  (199 251)  (199 251)  LC_5 Logic Functioning bit
 (39 11)  (201 251)  (201 251)  LC_5 Logic Functioning bit
 (45 11)  (207 251)  (207 251)  LC_5 Logic Functioning bit
 (48 11)  (210 251)  (210 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (26 12)  (188 252)  (188 252)  routing T_3_15.lc_trk_g1_7 <X> T_3_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (189 252)  (189 252)  routing T_3_15.lc_trk_g3_2 <X> T_3_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (190 252)  (190 252)  routing T_3_15.lc_trk_g3_2 <X> T_3_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 252)  (191 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (194 252)  (194 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 252)  (195 252)  routing T_3_15.lc_trk_g2_3 <X> T_3_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (198 252)  (198 252)  LC_6 Logic Functioning bit
 (38 12)  (200 252)  (200 252)  LC_6 Logic Functioning bit
 (41 12)  (203 252)  (203 252)  LC_6 Logic Functioning bit
 (43 12)  (205 252)  (205 252)  LC_6 Logic Functioning bit
 (45 12)  (207 252)  (207 252)  LC_6 Logic Functioning bit
 (12 13)  (174 253)  (174 253)  routing T_3_15.sp4_h_r_11 <X> T_3_15.sp4_v_b_11
 (22 13)  (184 253)  (184 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (188 253)  (188 253)  routing T_3_15.lc_trk_g1_7 <X> T_3_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (189 253)  (189 253)  routing T_3_15.lc_trk_g1_7 <X> T_3_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 253)  (191 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (192 253)  (192 253)  routing T_3_15.lc_trk_g3_2 <X> T_3_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (193 253)  (193 253)  routing T_3_15.lc_trk_g2_3 <X> T_3_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (199 253)  (199 253)  LC_6 Logic Functioning bit
 (39 13)  (201 253)  (201 253)  LC_6 Logic Functioning bit
 (45 13)  (207 253)  (207 253)  LC_6 Logic Functioning bit
 (1 14)  (163 254)  (163 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (169 254)  (169 254)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (178 254)  (178 254)  routing T_3_15.sp12_v_t_10 <X> T_3_15.lc_trk_g3_5
 (17 14)  (179 254)  (179 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (184 254)  (184 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (185 254)  (185 254)  routing T_3_15.sp4_h_r_31 <X> T_3_15.lc_trk_g3_7
 (24 14)  (186 254)  (186 254)  routing T_3_15.sp4_h_r_31 <X> T_3_15.lc_trk_g3_7
 (29 14)  (191 254)  (191 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (194 254)  (194 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (196 254)  (196 254)  routing T_3_15.lc_trk_g1_3 <X> T_3_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (198 254)  (198 254)  LC_7 Logic Functioning bit
 (38 14)  (200 254)  (200 254)  LC_7 Logic Functioning bit
 (45 14)  (207 254)  (207 254)  LC_7 Logic Functioning bit
 (21 15)  (183 255)  (183 255)  routing T_3_15.sp4_h_r_31 <X> T_3_15.lc_trk_g3_7
 (31 15)  (193 255)  (193 255)  routing T_3_15.lc_trk_g1_3 <X> T_3_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (198 255)  (198 255)  LC_7 Logic Functioning bit
 (38 15)  (200 255)  (200 255)  LC_7 Logic Functioning bit
 (45 15)  (207 255)  (207 255)  LC_7 Logic Functioning bit


LogicTile_4_15

 (12 0)  (228 240)  (228 240)  routing T_4_15.sp4_v_b_2 <X> T_4_15.sp4_h_r_2
 (29 0)  (245 240)  (245 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 240)  (246 240)  routing T_4_15.lc_trk_g0_5 <X> T_4_15.wire_logic_cluster/lc_0/in_1
 (37 0)  (253 240)  (253 240)  LC_0 Logic Functioning bit
 (38 0)  (254 240)  (254 240)  LC_0 Logic Functioning bit
 (41 0)  (257 240)  (257 240)  LC_0 Logic Functioning bit
 (42 0)  (258 240)  (258 240)  LC_0 Logic Functioning bit
 (44 0)  (260 240)  (260 240)  LC_0 Logic Functioning bit
 (45 0)  (261 240)  (261 240)  LC_0 Logic Functioning bit
 (11 1)  (227 241)  (227 241)  routing T_4_15.sp4_v_b_2 <X> T_4_15.sp4_h_r_2
 (32 1)  (248 241)  (248 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (249 241)  (249 241)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.input_2_0
 (35 1)  (251 241)  (251 241)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.input_2_0
 (37 1)  (253 241)  (253 241)  LC_0 Logic Functioning bit
 (38 1)  (254 241)  (254 241)  LC_0 Logic Functioning bit
 (41 1)  (257 241)  (257 241)  LC_0 Logic Functioning bit
 (42 1)  (258 241)  (258 241)  LC_0 Logic Functioning bit
 (45 1)  (261 241)  (261 241)  LC_0 Logic Functioning bit
 (48 1)  (264 241)  (264 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (216 242)  (216 242)  routing T_4_15.glb_netwk_7 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (1 2)  (217 242)  (217 242)  routing T_4_15.glb_netwk_7 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (2 2)  (218 242)  (218 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (231 242)  (231 242)  routing T_4_15.sp4_h_r_5 <X> T_4_15.lc_trk_g0_5
 (16 2)  (232 242)  (232 242)  routing T_4_15.sp4_h_r_5 <X> T_4_15.lc_trk_g0_5
 (17 2)  (233 242)  (233 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (243 242)  (243 242)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 242)  (244 242)  routing T_4_15.lc_trk_g3_1 <X> T_4_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 242)  (245 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 242)  (248 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (252 242)  (252 242)  LC_1 Logic Functioning bit
 (39 2)  (255 242)  (255 242)  LC_1 Logic Functioning bit
 (41 2)  (257 242)  (257 242)  LC_1 Logic Functioning bit
 (42 2)  (258 242)  (258 242)  LC_1 Logic Functioning bit
 (44 2)  (260 242)  (260 242)  LC_1 Logic Functioning bit
 (45 2)  (261 242)  (261 242)  LC_1 Logic Functioning bit
 (0 3)  (216 243)  (216 243)  routing T_4_15.glb_netwk_7 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (18 3)  (234 243)  (234 243)  routing T_4_15.sp4_h_r_5 <X> T_4_15.lc_trk_g0_5
 (32 3)  (248 243)  (248 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (249 243)  (249 243)  routing T_4_15.lc_trk_g2_3 <X> T_4_15.input_2_1
 (35 3)  (251 243)  (251 243)  routing T_4_15.lc_trk_g2_3 <X> T_4_15.input_2_1
 (36 3)  (252 243)  (252 243)  LC_1 Logic Functioning bit
 (39 3)  (255 243)  (255 243)  LC_1 Logic Functioning bit
 (41 3)  (257 243)  (257 243)  LC_1 Logic Functioning bit
 (42 3)  (258 243)  (258 243)  LC_1 Logic Functioning bit
 (45 3)  (261 243)  (261 243)  LC_1 Logic Functioning bit
 (1 4)  (217 244)  (217 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (27 4)  (243 244)  (243 244)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 244)  (244 244)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 244)  (245 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 244)  (246 244)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (248 244)  (248 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (252 244)  (252 244)  LC_2 Logic Functioning bit
 (39 4)  (255 244)  (255 244)  LC_2 Logic Functioning bit
 (41 4)  (257 244)  (257 244)  LC_2 Logic Functioning bit
 (42 4)  (258 244)  (258 244)  LC_2 Logic Functioning bit
 (44 4)  (260 244)  (260 244)  LC_2 Logic Functioning bit
 (45 4)  (261 244)  (261 244)  LC_2 Logic Functioning bit
 (0 5)  (216 245)  (216 245)  routing T_4_15.glb_netwk_3 <X> T_4_15.wire_logic_cluster/lc_7/cen
 (32 5)  (248 245)  (248 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (249 245)  (249 245)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.input_2_2
 (35 5)  (251 245)  (251 245)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.input_2_2
 (36 5)  (252 245)  (252 245)  LC_2 Logic Functioning bit
 (39 5)  (255 245)  (255 245)  LC_2 Logic Functioning bit
 (41 5)  (257 245)  (257 245)  LC_2 Logic Functioning bit
 (42 5)  (258 245)  (258 245)  LC_2 Logic Functioning bit
 (45 5)  (261 245)  (261 245)  LC_2 Logic Functioning bit
 (48 5)  (264 245)  (264 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 6)  (243 246)  (243 246)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 246)  (244 246)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 246)  (245 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (246 246)  (246 246)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (248 246)  (248 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (252 246)  (252 246)  LC_3 Logic Functioning bit
 (39 6)  (255 246)  (255 246)  LC_3 Logic Functioning bit
 (41 6)  (257 246)  (257 246)  LC_3 Logic Functioning bit
 (42 6)  (258 246)  (258 246)  LC_3 Logic Functioning bit
 (44 6)  (260 246)  (260 246)  LC_3 Logic Functioning bit
 (45 6)  (261 246)  (261 246)  LC_3 Logic Functioning bit
 (46 6)  (262 246)  (262 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (32 7)  (248 247)  (248 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (249 247)  (249 247)  routing T_4_15.lc_trk_g2_3 <X> T_4_15.input_2_3
 (35 7)  (251 247)  (251 247)  routing T_4_15.lc_trk_g2_3 <X> T_4_15.input_2_3
 (36 7)  (252 247)  (252 247)  LC_3 Logic Functioning bit
 (39 7)  (255 247)  (255 247)  LC_3 Logic Functioning bit
 (41 7)  (257 247)  (257 247)  LC_3 Logic Functioning bit
 (42 7)  (258 247)  (258 247)  LC_3 Logic Functioning bit
 (45 7)  (261 247)  (261 247)  LC_3 Logic Functioning bit
 (21 8)  (237 248)  (237 248)  routing T_4_15.rgt_op_3 <X> T_4_15.lc_trk_g2_3
 (22 8)  (238 248)  (238 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (240 248)  (240 248)  routing T_4_15.rgt_op_3 <X> T_4_15.lc_trk_g2_3
 (25 8)  (241 248)  (241 248)  routing T_4_15.rgt_op_2 <X> T_4_15.lc_trk_g2_2
 (27 8)  (243 248)  (243 248)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (244 248)  (244 248)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 248)  (245 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 248)  (246 248)  routing T_4_15.lc_trk_g3_4 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (248 248)  (248 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (251 248)  (251 248)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.input_2_4
 (36 8)  (252 248)  (252 248)  LC_4 Logic Functioning bit
 (39 8)  (255 248)  (255 248)  LC_4 Logic Functioning bit
 (41 8)  (257 248)  (257 248)  LC_4 Logic Functioning bit
 (42 8)  (258 248)  (258 248)  LC_4 Logic Functioning bit
 (44 8)  (260 248)  (260 248)  LC_4 Logic Functioning bit
 (45 8)  (261 248)  (261 248)  LC_4 Logic Functioning bit
 (7 9)  (223 249)  (223 249)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (238 249)  (238 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (240 249)  (240 249)  routing T_4_15.rgt_op_2 <X> T_4_15.lc_trk_g2_2
 (32 9)  (248 249)  (248 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (249 249)  (249 249)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.input_2_4
 (35 9)  (251 249)  (251 249)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.input_2_4
 (36 9)  (252 249)  (252 249)  LC_4 Logic Functioning bit
 (39 9)  (255 249)  (255 249)  LC_4 Logic Functioning bit
 (41 9)  (257 249)  (257 249)  LC_4 Logic Functioning bit
 (42 9)  (258 249)  (258 249)  LC_4 Logic Functioning bit
 (45 9)  (261 249)  (261 249)  LC_4 Logic Functioning bit
 (48 9)  (264 249)  (264 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (7 10)  (223 250)  (223 250)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (237 250)  (237 250)  routing T_4_15.rgt_op_7 <X> T_4_15.lc_trk_g2_7
 (22 10)  (238 250)  (238 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (240 250)  (240 250)  routing T_4_15.rgt_op_7 <X> T_4_15.lc_trk_g2_7
 (25 10)  (241 250)  (241 250)  routing T_4_15.rgt_op_6 <X> T_4_15.lc_trk_g2_6
 (27 10)  (243 250)  (243 250)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 250)  (244 250)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 250)  (245 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 250)  (246 250)  routing T_4_15.lc_trk_g3_5 <X> T_4_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 250)  (248 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (251 250)  (251 250)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.input_2_5
 (36 10)  (252 250)  (252 250)  LC_5 Logic Functioning bit
 (39 10)  (255 250)  (255 250)  LC_5 Logic Functioning bit
 (41 10)  (257 250)  (257 250)  LC_5 Logic Functioning bit
 (42 10)  (258 250)  (258 250)  LC_5 Logic Functioning bit
 (44 10)  (260 250)  (260 250)  LC_5 Logic Functioning bit
 (45 10)  (261 250)  (261 250)  LC_5 Logic Functioning bit
 (51 10)  (267 250)  (267 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (238 251)  (238 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (240 251)  (240 251)  routing T_4_15.rgt_op_6 <X> T_4_15.lc_trk_g2_6
 (32 11)  (248 251)  (248 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (249 251)  (249 251)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.input_2_5
 (35 11)  (251 251)  (251 251)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.input_2_5
 (36 11)  (252 251)  (252 251)  LC_5 Logic Functioning bit
 (39 11)  (255 251)  (255 251)  LC_5 Logic Functioning bit
 (41 11)  (257 251)  (257 251)  LC_5 Logic Functioning bit
 (42 11)  (258 251)  (258 251)  LC_5 Logic Functioning bit
 (45 11)  (261 251)  (261 251)  LC_5 Logic Functioning bit
 (15 12)  (231 252)  (231 252)  routing T_4_15.rgt_op_1 <X> T_4_15.lc_trk_g3_1
 (17 12)  (233 252)  (233 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (234 252)  (234 252)  routing T_4_15.rgt_op_1 <X> T_4_15.lc_trk_g3_1
 (27 12)  (243 252)  (243 252)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (244 252)  (244 252)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 252)  (245 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (248 252)  (248 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (251 252)  (251 252)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.input_2_6
 (36 12)  (252 252)  (252 252)  LC_6 Logic Functioning bit
 (39 12)  (255 252)  (255 252)  LC_6 Logic Functioning bit
 (41 12)  (257 252)  (257 252)  LC_6 Logic Functioning bit
 (42 12)  (258 252)  (258 252)  LC_6 Logic Functioning bit
 (44 12)  (260 252)  (260 252)  LC_6 Logic Functioning bit
 (45 12)  (261 252)  (261 252)  LC_6 Logic Functioning bit
 (15 13)  (231 253)  (231 253)  routing T_4_15.tnr_op_0 <X> T_4_15.lc_trk_g3_0
 (17 13)  (233 253)  (233 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (32 13)  (248 253)  (248 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (249 253)  (249 253)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.input_2_6
 (35 13)  (251 253)  (251 253)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.input_2_6
 (36 13)  (252 253)  (252 253)  LC_6 Logic Functioning bit
 (39 13)  (255 253)  (255 253)  LC_6 Logic Functioning bit
 (41 13)  (257 253)  (257 253)  LC_6 Logic Functioning bit
 (42 13)  (258 253)  (258 253)  LC_6 Logic Functioning bit
 (45 13)  (261 253)  (261 253)  LC_6 Logic Functioning bit
 (1 14)  (217 254)  (217 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (223 254)  (223 254)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (230 254)  (230 254)  routing T_4_15.rgt_op_4 <X> T_4_15.lc_trk_g3_4
 (15 14)  (231 254)  (231 254)  routing T_4_15.rgt_op_5 <X> T_4_15.lc_trk_g3_5
 (17 14)  (233 254)  (233 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (234 254)  (234 254)  routing T_4_15.rgt_op_5 <X> T_4_15.lc_trk_g3_5
 (22 14)  (238 254)  (238 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (243 254)  (243 254)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (244 254)  (244 254)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (245 254)  (245 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 254)  (246 254)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 254)  (248 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (251 254)  (251 254)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.input_2_7
 (36 14)  (252 254)  (252 254)  LC_7 Logic Functioning bit
 (39 14)  (255 254)  (255 254)  LC_7 Logic Functioning bit
 (41 14)  (257 254)  (257 254)  LC_7 Logic Functioning bit
 (42 14)  (258 254)  (258 254)  LC_7 Logic Functioning bit
 (44 14)  (260 254)  (260 254)  LC_7 Logic Functioning bit
 (45 14)  (261 254)  (261 254)  LC_7 Logic Functioning bit
 (52 14)  (268 254)  (268 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (231 255)  (231 255)  routing T_4_15.rgt_op_4 <X> T_4_15.lc_trk_g3_4
 (17 15)  (233 255)  (233 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (237 255)  (237 255)  routing T_4_15.sp4_r_v_b_47 <X> T_4_15.lc_trk_g3_7
 (30 15)  (246 255)  (246 255)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (248 255)  (248 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (249 255)  (249 255)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.input_2_7
 (35 15)  (251 255)  (251 255)  routing T_4_15.lc_trk_g2_7 <X> T_4_15.input_2_7
 (36 15)  (252 255)  (252 255)  LC_7 Logic Functioning bit
 (39 15)  (255 255)  (255 255)  LC_7 Logic Functioning bit
 (41 15)  (257 255)  (257 255)  LC_7 Logic Functioning bit
 (42 15)  (258 255)  (258 255)  LC_7 Logic Functioning bit
 (45 15)  (261 255)  (261 255)  LC_7 Logic Functioning bit


LogicTile_5_15

 (27 0)  (297 240)  (297 240)  routing T_5_15.lc_trk_g3_0 <X> T_5_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (298 240)  (298 240)  routing T_5_15.lc_trk_g3_0 <X> T_5_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (299 240)  (299 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (302 240)  (302 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (307 240)  (307 240)  LC_0 Logic Functioning bit
 (39 0)  (309 240)  (309 240)  LC_0 Logic Functioning bit
 (44 0)  (314 240)  (314 240)  LC_0 Logic Functioning bit
 (45 0)  (315 240)  (315 240)  LC_0 Logic Functioning bit
 (46 0)  (316 240)  (316 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (323 240)  (323 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (296 241)  (296 241)  routing T_5_15.lc_trk_g2_2 <X> T_5_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (298 241)  (298 241)  routing T_5_15.lc_trk_g2_2 <X> T_5_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 241)  (299 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (41 1)  (311 241)  (311 241)  LC_0 Logic Functioning bit
 (43 1)  (313 241)  (313 241)  LC_0 Logic Functioning bit
 (45 1)  (315 241)  (315 241)  LC_0 Logic Functioning bit
 (50 1)  (320 241)  (320 241)  Carry_In_Mux bit 

 (0 2)  (270 242)  (270 242)  routing T_5_15.glb_netwk_7 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (1 2)  (271 242)  (271 242)  routing T_5_15.glb_netwk_7 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (2 2)  (272 242)  (272 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (297 242)  (297 242)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (298 242)  (298 242)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 242)  (299 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (302 242)  (302 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (307 242)  (307 242)  LC_1 Logic Functioning bit
 (39 2)  (309 242)  (309 242)  LC_1 Logic Functioning bit
 (44 2)  (314 242)  (314 242)  LC_1 Logic Functioning bit
 (45 2)  (315 242)  (315 242)  LC_1 Logic Functioning bit
 (0 3)  (270 243)  (270 243)  routing T_5_15.glb_netwk_7 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (28 3)  (298 243)  (298 243)  routing T_5_15.lc_trk_g2_1 <X> T_5_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 243)  (299 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (311 243)  (311 243)  LC_1 Logic Functioning bit
 (43 3)  (313 243)  (313 243)  LC_1 Logic Functioning bit
 (45 3)  (315 243)  (315 243)  LC_1 Logic Functioning bit
 (53 3)  (323 243)  (323 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (270 244)  (270 244)  routing T_5_15.glb_netwk_5 <X> T_5_15.wire_logic_cluster/lc_7/cen
 (1 4)  (271 244)  (271 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (21 4)  (291 244)  (291 244)  routing T_5_15.wire_logic_cluster/lc_3/out <X> T_5_15.lc_trk_g1_3
 (22 4)  (292 244)  (292 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (295 244)  (295 244)  routing T_5_15.wire_logic_cluster/lc_2/out <X> T_5_15.lc_trk_g1_2
 (27 4)  (297 244)  (297 244)  routing T_5_15.lc_trk_g1_2 <X> T_5_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 244)  (299 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 244)  (302 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (307 244)  (307 244)  LC_2 Logic Functioning bit
 (39 4)  (309 244)  (309 244)  LC_2 Logic Functioning bit
 (44 4)  (314 244)  (314 244)  LC_2 Logic Functioning bit
 (45 4)  (315 244)  (315 244)  LC_2 Logic Functioning bit
 (22 5)  (292 245)  (292 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (296 245)  (296 245)  routing T_5_15.lc_trk_g2_2 <X> T_5_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (298 245)  (298 245)  routing T_5_15.lc_trk_g2_2 <X> T_5_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 245)  (299 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (300 245)  (300 245)  routing T_5_15.lc_trk_g1_2 <X> T_5_15.wire_logic_cluster/lc_2/in_1
 (41 5)  (311 245)  (311 245)  LC_2 Logic Functioning bit
 (43 5)  (313 245)  (313 245)  LC_2 Logic Functioning bit
 (45 5)  (315 245)  (315 245)  LC_2 Logic Functioning bit
 (17 6)  (287 246)  (287 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (288 246)  (288 246)  routing T_5_15.wire_logic_cluster/lc_5/out <X> T_5_15.lc_trk_g1_5
 (25 6)  (295 246)  (295 246)  routing T_5_15.wire_logic_cluster/lc_6/out <X> T_5_15.lc_trk_g1_6
 (27 6)  (297 246)  (297 246)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 246)  (299 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (302 246)  (302 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (307 246)  (307 246)  LC_3 Logic Functioning bit
 (39 6)  (309 246)  (309 246)  LC_3 Logic Functioning bit
 (44 6)  (314 246)  (314 246)  LC_3 Logic Functioning bit
 (45 6)  (315 246)  (315 246)  LC_3 Logic Functioning bit
 (22 7)  (292 247)  (292 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (298 247)  (298 247)  routing T_5_15.lc_trk_g2_1 <X> T_5_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 247)  (299 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (300 247)  (300 247)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_3/in_1
 (41 7)  (311 247)  (311 247)  LC_3 Logic Functioning bit
 (43 7)  (313 247)  (313 247)  LC_3 Logic Functioning bit
 (45 7)  (315 247)  (315 247)  LC_3 Logic Functioning bit
 (16 8)  (286 248)  (286 248)  routing T_5_15.sp12_v_t_6 <X> T_5_15.lc_trk_g2_1
 (17 8)  (287 248)  (287 248)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (27 8)  (297 248)  (297 248)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (298 248)  (298 248)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 248)  (299 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 248)  (300 248)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (302 248)  (302 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (307 248)  (307 248)  LC_4 Logic Functioning bit
 (39 8)  (309 248)  (309 248)  LC_4 Logic Functioning bit
 (44 8)  (314 248)  (314 248)  LC_4 Logic Functioning bit
 (45 8)  (315 248)  (315 248)  LC_4 Logic Functioning bit
 (7 9)  (277 249)  (277 249)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (292 249)  (292 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (296 249)  (296 249)  routing T_5_15.lc_trk_g2_2 <X> T_5_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 249)  (298 249)  routing T_5_15.lc_trk_g2_2 <X> T_5_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 249)  (299 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (311 249)  (311 249)  LC_4 Logic Functioning bit
 (43 9)  (313 249)  (313 249)  LC_4 Logic Functioning bit
 (45 9)  (315 249)  (315 249)  LC_4 Logic Functioning bit
 (9 10)  (279 250)  (279 250)  routing T_5_15.sp4_v_b_7 <X> T_5_15.sp4_h_l_42
 (27 10)  (297 250)  (297 250)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 250)  (299 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 250)  (300 250)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 250)  (302 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (307 250)  (307 250)  LC_5 Logic Functioning bit
 (39 10)  (309 250)  (309 250)  LC_5 Logic Functioning bit
 (44 10)  (314 250)  (314 250)  LC_5 Logic Functioning bit
 (45 10)  (315 250)  (315 250)  LC_5 Logic Functioning bit
 (4 11)  (274 251)  (274 251)  routing T_5_15.sp4_v_b_1 <X> T_5_15.sp4_h_l_43
 (28 11)  (298 251)  (298 251)  routing T_5_15.lc_trk_g2_1 <X> T_5_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 251)  (299 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (311 251)  (311 251)  LC_5 Logic Functioning bit
 (43 11)  (313 251)  (313 251)  LC_5 Logic Functioning bit
 (45 11)  (315 251)  (315 251)  LC_5 Logic Functioning bit
 (7 12)  (277 252)  (277 252)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (284 252)  (284 252)  routing T_5_15.wire_logic_cluster/lc_0/out <X> T_5_15.lc_trk_g3_0
 (17 12)  (287 252)  (287 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 252)  (288 252)  routing T_5_15.wire_logic_cluster/lc_1/out <X> T_5_15.lc_trk_g3_1
 (27 12)  (297 252)  (297 252)  routing T_5_15.lc_trk_g1_6 <X> T_5_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 252)  (299 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 252)  (300 252)  routing T_5_15.lc_trk_g1_6 <X> T_5_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (302 252)  (302 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (307 252)  (307 252)  LC_6 Logic Functioning bit
 (39 12)  (309 252)  (309 252)  LC_6 Logic Functioning bit
 (44 12)  (314 252)  (314 252)  LC_6 Logic Functioning bit
 (45 12)  (315 252)  (315 252)  LC_6 Logic Functioning bit
 (17 13)  (287 253)  (287 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (296 253)  (296 253)  routing T_5_15.lc_trk_g2_2 <X> T_5_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (298 253)  (298 253)  routing T_5_15.lc_trk_g2_2 <X> T_5_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 253)  (299 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 253)  (300 253)  routing T_5_15.lc_trk_g1_6 <X> T_5_15.wire_logic_cluster/lc_6/in_1
 (41 13)  (311 253)  (311 253)  LC_6 Logic Functioning bit
 (43 13)  (313 253)  (313 253)  LC_6 Logic Functioning bit
 (45 13)  (315 253)  (315 253)  LC_6 Logic Functioning bit
 (1 14)  (271 254)  (271 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (277 254)  (277 254)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (284 254)  (284 254)  routing T_5_15.wire_logic_cluster/lc_4/out <X> T_5_15.lc_trk_g3_4
 (21 14)  (291 254)  (291 254)  routing T_5_15.wire_logic_cluster/lc_7/out <X> T_5_15.lc_trk_g3_7
 (22 14)  (292 254)  (292 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (297 254)  (297 254)  routing T_5_15.lc_trk_g3_7 <X> T_5_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (298 254)  (298 254)  routing T_5_15.lc_trk_g3_7 <X> T_5_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (299 254)  (299 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (300 254)  (300 254)  routing T_5_15.lc_trk_g3_7 <X> T_5_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (302 254)  (302 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (307 254)  (307 254)  LC_7 Logic Functioning bit
 (39 14)  (309 254)  (309 254)  LC_7 Logic Functioning bit
 (44 14)  (314 254)  (314 254)  LC_7 Logic Functioning bit
 (45 14)  (315 254)  (315 254)  LC_7 Logic Functioning bit
 (17 15)  (287 255)  (287 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (298 255)  (298 255)  routing T_5_15.lc_trk_g2_1 <X> T_5_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (299 255)  (299 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (300 255)  (300 255)  routing T_5_15.lc_trk_g3_7 <X> T_5_15.wire_logic_cluster/lc_7/in_1
 (41 15)  (311 255)  (311 255)  LC_7 Logic Functioning bit
 (43 15)  (313 255)  (313 255)  LC_7 Logic Functioning bit
 (45 15)  (315 255)  (315 255)  LC_7 Logic Functioning bit


RAM_Tile_6_15

 (3 6)  (327 246)  (327 246)  routing T_6_15.sp12_v_b_0 <X> T_6_15.sp12_v_t_23


LogicTile_7_15

 (14 0)  (380 240)  (380 240)  routing T_7_15.wire_logic_cluster/lc_0/out <X> T_7_15.lc_trk_g0_0
 (16 0)  (382 240)  (382 240)  routing T_7_15.sp4_v_b_1 <X> T_7_15.lc_trk_g0_1
 (17 0)  (383 240)  (383 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (384 240)  (384 240)  routing T_7_15.sp4_v_b_1 <X> T_7_15.lc_trk_g0_1
 (21 0)  (387 240)  (387 240)  routing T_7_15.bnr_op_3 <X> T_7_15.lc_trk_g0_3
 (22 0)  (388 240)  (388 240)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (391 240)  (391 240)  routing T_7_15.wire_logic_cluster/lc_2/out <X> T_7_15.lc_trk_g0_2
 (27 0)  (393 240)  (393 240)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 240)  (395 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (398 240)  (398 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (400 240)  (400 240)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (406 240)  (406 240)  LC_0 Logic Functioning bit
 (41 0)  (407 240)  (407 240)  LC_0 Logic Functioning bit
 (42 0)  (408 240)  (408 240)  LC_0 Logic Functioning bit
 (43 0)  (409 240)  (409 240)  LC_0 Logic Functioning bit
 (44 0)  (410 240)  (410 240)  LC_0 Logic Functioning bit
 (13 1)  (379 241)  (379 241)  routing T_7_15.sp4_v_t_44 <X> T_7_15.sp4_h_r_2
 (17 1)  (383 241)  (383 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (387 241)  (387 241)  routing T_7_15.bnr_op_3 <X> T_7_15.lc_trk_g0_3
 (22 1)  (388 241)  (388 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (396 241)  (396 241)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (398 241)  (398 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (406 241)  (406 241)  LC_0 Logic Functioning bit
 (41 1)  (407 241)  (407 241)  LC_0 Logic Functioning bit
 (42 1)  (408 241)  (408 241)  LC_0 Logic Functioning bit
 (43 1)  (409 241)  (409 241)  LC_0 Logic Functioning bit
 (49 1)  (415 241)  (415 241)  Carry_In_Mux bit 

 (17 2)  (383 242)  (383 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (384 242)  (384 242)  routing T_7_15.wire_logic_cluster/lc_5/out <X> T_7_15.lc_trk_g0_5
 (21 2)  (387 242)  (387 242)  routing T_7_15.bnr_op_7 <X> T_7_15.lc_trk_g0_7
 (22 2)  (388 242)  (388 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (391 242)  (391 242)  routing T_7_15.bnr_op_6 <X> T_7_15.lc_trk_g0_6
 (27 2)  (393 242)  (393 242)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 242)  (395 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (398 242)  (398 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (400 242)  (400 242)  routing T_7_15.lc_trk_g1_1 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (406 242)  (406 242)  LC_1 Logic Functioning bit
 (41 2)  (407 242)  (407 242)  LC_1 Logic Functioning bit
 (42 2)  (408 242)  (408 242)  LC_1 Logic Functioning bit
 (43 2)  (409 242)  (409 242)  LC_1 Logic Functioning bit
 (44 2)  (410 242)  (410 242)  LC_1 Logic Functioning bit
 (21 3)  (387 243)  (387 243)  routing T_7_15.bnr_op_7 <X> T_7_15.lc_trk_g0_7
 (22 3)  (388 243)  (388 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (391 243)  (391 243)  routing T_7_15.bnr_op_6 <X> T_7_15.lc_trk_g0_6
 (30 3)  (396 243)  (396 243)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (398 243)  (398 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (399 243)  (399 243)  routing T_7_15.lc_trk_g2_1 <X> T_7_15.input_2_1
 (40 3)  (406 243)  (406 243)  LC_1 Logic Functioning bit
 (41 3)  (407 243)  (407 243)  LC_1 Logic Functioning bit
 (42 3)  (408 243)  (408 243)  LC_1 Logic Functioning bit
 (43 3)  (409 243)  (409 243)  LC_1 Logic Functioning bit
 (14 4)  (380 244)  (380 244)  routing T_7_15.bnr_op_0 <X> T_7_15.lc_trk_g1_0
 (17 4)  (383 244)  (383 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (384 244)  (384 244)  routing T_7_15.bnr_op_1 <X> T_7_15.lc_trk_g1_1
 (21 4)  (387 244)  (387 244)  routing T_7_15.sp4_v_b_11 <X> T_7_15.lc_trk_g1_3
 (22 4)  (388 244)  (388 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (389 244)  (389 244)  routing T_7_15.sp4_v_b_11 <X> T_7_15.lc_trk_g1_3
 (29 4)  (395 244)  (395 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (397 244)  (397 244)  routing T_7_15.lc_trk_g1_4 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 244)  (398 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (400 244)  (400 244)  routing T_7_15.lc_trk_g1_4 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (406 244)  (406 244)  LC_2 Logic Functioning bit
 (41 4)  (407 244)  (407 244)  LC_2 Logic Functioning bit
 (42 4)  (408 244)  (408 244)  LC_2 Logic Functioning bit
 (43 4)  (409 244)  (409 244)  LC_2 Logic Functioning bit
 (44 4)  (410 244)  (410 244)  LC_2 Logic Functioning bit
 (14 5)  (380 245)  (380 245)  routing T_7_15.bnr_op_0 <X> T_7_15.lc_trk_g1_0
 (17 5)  (383 245)  (383 245)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (384 245)  (384 245)  routing T_7_15.bnr_op_1 <X> T_7_15.lc_trk_g1_1
 (21 5)  (387 245)  (387 245)  routing T_7_15.sp4_v_b_11 <X> T_7_15.lc_trk_g1_3
 (22 5)  (388 245)  (388 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (32 5)  (398 245)  (398 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (401 245)  (401 245)  routing T_7_15.lc_trk_g0_2 <X> T_7_15.input_2_2
 (40 5)  (406 245)  (406 245)  LC_2 Logic Functioning bit
 (41 5)  (407 245)  (407 245)  LC_2 Logic Functioning bit
 (42 5)  (408 245)  (408 245)  LC_2 Logic Functioning bit
 (43 5)  (409 245)  (409 245)  LC_2 Logic Functioning bit
 (14 6)  (380 246)  (380 246)  routing T_7_15.bnr_op_4 <X> T_7_15.lc_trk_g1_4
 (17 6)  (383 246)  (383 246)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (384 246)  (384 246)  routing T_7_15.bnr_op_5 <X> T_7_15.lc_trk_g1_5
 (27 6)  (393 246)  (393 246)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (394 246)  (394 246)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 246)  (395 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 246)  (398 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 246)  (399 246)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (400 246)  (400 246)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (406 246)  (406 246)  LC_3 Logic Functioning bit
 (41 6)  (407 246)  (407 246)  LC_3 Logic Functioning bit
 (42 6)  (408 246)  (408 246)  LC_3 Logic Functioning bit
 (43 6)  (409 246)  (409 246)  LC_3 Logic Functioning bit
 (44 6)  (410 246)  (410 246)  LC_3 Logic Functioning bit
 (14 7)  (380 247)  (380 247)  routing T_7_15.bnr_op_4 <X> T_7_15.lc_trk_g1_4
 (17 7)  (383 247)  (383 247)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (384 247)  (384 247)  routing T_7_15.bnr_op_5 <X> T_7_15.lc_trk_g1_5
 (22 7)  (388 247)  (388 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (30 7)  (396 247)  (396 247)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (398 247)  (398 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (399 247)  (399 247)  routing T_7_15.lc_trk_g2_3 <X> T_7_15.input_2_3
 (35 7)  (401 247)  (401 247)  routing T_7_15.lc_trk_g2_3 <X> T_7_15.input_2_3
 (40 7)  (406 247)  (406 247)  LC_3 Logic Functioning bit
 (41 7)  (407 247)  (407 247)  LC_3 Logic Functioning bit
 (42 7)  (408 247)  (408 247)  LC_3 Logic Functioning bit
 (43 7)  (409 247)  (409 247)  LC_3 Logic Functioning bit
 (17 8)  (383 248)  (383 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (384 248)  (384 248)  routing T_7_15.wire_logic_cluster/lc_1/out <X> T_7_15.lc_trk_g2_1
 (21 8)  (387 248)  (387 248)  routing T_7_15.wire_logic_cluster/lc_3/out <X> T_7_15.lc_trk_g2_3
 (22 8)  (388 248)  (388 248)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (393 248)  (393 248)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 248)  (395 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (396 248)  (396 248)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (397 248)  (397 248)  routing T_7_15.lc_trk_g0_7 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 248)  (398 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (401 248)  (401 248)  routing T_7_15.lc_trk_g2_4 <X> T_7_15.input_2_4
 (40 8)  (406 248)  (406 248)  LC_4 Logic Functioning bit
 (41 8)  (407 248)  (407 248)  LC_4 Logic Functioning bit
 (42 8)  (408 248)  (408 248)  LC_4 Logic Functioning bit
 (43 8)  (409 248)  (409 248)  LC_4 Logic Functioning bit
 (44 8)  (410 248)  (410 248)  LC_4 Logic Functioning bit
 (7 9)  (373 249)  (373 249)  Column buffer control bit: LH_colbuf_cntl_0

 (11 9)  (377 249)  (377 249)  routing T_7_15.sp4_h_l_45 <X> T_7_15.sp4_h_r_8
 (17 9)  (383 249)  (383 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (388 249)  (388 249)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (389 249)  (389 249)  routing T_7_15.sp12_v_b_18 <X> T_7_15.lc_trk_g2_2
 (25 9)  (391 249)  (391 249)  routing T_7_15.sp12_v_b_18 <X> T_7_15.lc_trk_g2_2
 (30 9)  (396 249)  (396 249)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (397 249)  (397 249)  routing T_7_15.lc_trk_g0_7 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (398 249)  (398 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (399 249)  (399 249)  routing T_7_15.lc_trk_g2_4 <X> T_7_15.input_2_4
 (40 9)  (406 249)  (406 249)  LC_4 Logic Functioning bit
 (41 9)  (407 249)  (407 249)  LC_4 Logic Functioning bit
 (42 9)  (408 249)  (408 249)  LC_4 Logic Functioning bit
 (43 9)  (409 249)  (409 249)  LC_4 Logic Functioning bit
 (14 10)  (380 250)  (380 250)  routing T_7_15.wire_logic_cluster/lc_4/out <X> T_7_15.lc_trk_g2_4
 (21 10)  (387 250)  (387 250)  routing T_7_15.wire_logic_cluster/lc_7/out <X> T_7_15.lc_trk_g2_7
 (22 10)  (388 250)  (388 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (391 250)  (391 250)  routing T_7_15.wire_logic_cluster/lc_6/out <X> T_7_15.lc_trk_g2_6
 (28 10)  (394 250)  (394 250)  routing T_7_15.lc_trk_g2_0 <X> T_7_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 250)  (395 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (397 250)  (397 250)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 250)  (398 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (401 250)  (401 250)  routing T_7_15.lc_trk_g0_5 <X> T_7_15.input_2_5
 (40 10)  (406 250)  (406 250)  LC_5 Logic Functioning bit
 (41 10)  (407 250)  (407 250)  LC_5 Logic Functioning bit
 (42 10)  (408 250)  (408 250)  LC_5 Logic Functioning bit
 (43 10)  (409 250)  (409 250)  LC_5 Logic Functioning bit
 (44 10)  (410 250)  (410 250)  LC_5 Logic Functioning bit
 (17 11)  (383 251)  (383 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (388 251)  (388 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (397 251)  (397 251)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (398 251)  (398 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (406 251)  (406 251)  LC_5 Logic Functioning bit
 (41 11)  (407 251)  (407 251)  LC_5 Logic Functioning bit
 (42 11)  (408 251)  (408 251)  LC_5 Logic Functioning bit
 (43 11)  (409 251)  (409 251)  LC_5 Logic Functioning bit
 (15 12)  (381 252)  (381 252)  routing T_7_15.sp4_h_r_25 <X> T_7_15.lc_trk_g3_1
 (16 12)  (382 252)  (382 252)  routing T_7_15.sp4_h_r_25 <X> T_7_15.lc_trk_g3_1
 (17 12)  (383 252)  (383 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (387 252)  (387 252)  routing T_7_15.sp12_v_t_0 <X> T_7_15.lc_trk_g3_3
 (22 12)  (388 252)  (388 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (390 252)  (390 252)  routing T_7_15.sp12_v_t_0 <X> T_7_15.lc_trk_g3_3
 (27 12)  (393 252)  (393 252)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 252)  (394 252)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 252)  (395 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (398 252)  (398 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (401 252)  (401 252)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.input_2_6
 (40 12)  (406 252)  (406 252)  LC_6 Logic Functioning bit
 (41 12)  (407 252)  (407 252)  LC_6 Logic Functioning bit
 (42 12)  (408 252)  (408 252)  LC_6 Logic Functioning bit
 (43 12)  (409 252)  (409 252)  LC_6 Logic Functioning bit
 (44 12)  (410 252)  (410 252)  LC_6 Logic Functioning bit
 (14 13)  (380 253)  (380 253)  routing T_7_15.sp4_h_r_24 <X> T_7_15.lc_trk_g3_0
 (15 13)  (381 253)  (381 253)  routing T_7_15.sp4_h_r_24 <X> T_7_15.lc_trk_g3_0
 (16 13)  (382 253)  (382 253)  routing T_7_15.sp4_h_r_24 <X> T_7_15.lc_trk_g3_0
 (17 13)  (383 253)  (383 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (384 253)  (384 253)  routing T_7_15.sp4_h_r_25 <X> T_7_15.lc_trk_g3_1
 (21 13)  (387 253)  (387 253)  routing T_7_15.sp12_v_t_0 <X> T_7_15.lc_trk_g3_3
 (31 13)  (397 253)  (397 253)  routing T_7_15.lc_trk_g0_3 <X> T_7_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (398 253)  (398 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (399 253)  (399 253)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.input_2_6
 (35 13)  (401 253)  (401 253)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.input_2_6
 (40 13)  (406 253)  (406 253)  LC_6 Logic Functioning bit
 (41 13)  (407 253)  (407 253)  LC_6 Logic Functioning bit
 (42 13)  (408 253)  (408 253)  LC_6 Logic Functioning bit
 (43 13)  (409 253)  (409 253)  LC_6 Logic Functioning bit
 (7 14)  (373 254)  (373 254)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (374 254)  (374 254)  routing T_7_15.sp4_h_r_2 <X> T_7_15.sp4_h_l_47
 (10 14)  (376 254)  (376 254)  routing T_7_15.sp4_h_r_2 <X> T_7_15.sp4_h_l_47
 (28 14)  (394 254)  (394 254)  routing T_7_15.lc_trk_g2_2 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 254)  (395 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (397 254)  (397 254)  routing T_7_15.lc_trk_g1_5 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (398 254)  (398 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (400 254)  (400 254)  routing T_7_15.lc_trk_g1_5 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (401 254)  (401 254)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.input_2_7
 (40 14)  (406 254)  (406 254)  LC_7 Logic Functioning bit
 (41 14)  (407 254)  (407 254)  LC_7 Logic Functioning bit
 (42 14)  (408 254)  (408 254)  LC_7 Logic Functioning bit
 (43 14)  (409 254)  (409 254)  LC_7 Logic Functioning bit
 (44 14)  (410 254)  (410 254)  LC_7 Logic Functioning bit
 (30 15)  (396 255)  (396 255)  routing T_7_15.lc_trk_g2_2 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (398 255)  (398 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (399 255)  (399 255)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.input_2_7
 (35 15)  (401 255)  (401 255)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.input_2_7
 (40 15)  (406 255)  (406 255)  LC_7 Logic Functioning bit
 (41 15)  (407 255)  (407 255)  LC_7 Logic Functioning bit
 (42 15)  (408 255)  (408 255)  LC_7 Logic Functioning bit
 (43 15)  (409 255)  (409 255)  LC_7 Logic Functioning bit


LogicTile_8_15

 (22 0)  (442 240)  (442 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (444 240)  (444 240)  routing T_8_15.top_op_3 <X> T_8_15.lc_trk_g0_3
 (14 1)  (434 241)  (434 241)  routing T_8_15.sp4_r_v_b_35 <X> T_8_15.lc_trk_g0_0
 (17 1)  (437 241)  (437 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (441 241)  (441 241)  routing T_8_15.top_op_3 <X> T_8_15.lc_trk_g0_3
 (22 1)  (442 241)  (442 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (420 242)  (420 242)  routing T_8_15.glb_netwk_7 <X> T_8_15.wire_logic_cluster/lc_7/clk
 (1 2)  (421 242)  (421 242)  routing T_8_15.glb_netwk_7 <X> T_8_15.wire_logic_cluster/lc_7/clk
 (2 2)  (422 242)  (422 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (446 242)  (446 242)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (448 242)  (448 242)  routing T_8_15.lc_trk_g2_0 <X> T_8_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 242)  (449 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (452 242)  (452 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 242)  (453 242)  routing T_8_15.lc_trk_g3_1 <X> T_8_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (454 242)  (454 242)  routing T_8_15.lc_trk_g3_1 <X> T_8_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 242)  (456 242)  LC_1 Logic Functioning bit
 (38 2)  (458 242)  (458 242)  LC_1 Logic Functioning bit
 (39 2)  (459 242)  (459 242)  LC_1 Logic Functioning bit
 (45 2)  (465 242)  (465 242)  LC_1 Logic Functioning bit
 (0 3)  (420 243)  (420 243)  routing T_8_15.glb_netwk_7 <X> T_8_15.wire_logic_cluster/lc_7/clk
 (26 3)  (446 243)  (446 243)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (447 243)  (447 243)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (448 243)  (448 243)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 243)  (449 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (452 243)  (452 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (453 243)  (453 243)  routing T_8_15.lc_trk_g3_2 <X> T_8_15.input_2_1
 (34 3)  (454 243)  (454 243)  routing T_8_15.lc_trk_g3_2 <X> T_8_15.input_2_1
 (35 3)  (455 243)  (455 243)  routing T_8_15.lc_trk_g3_2 <X> T_8_15.input_2_1
 (36 3)  (456 243)  (456 243)  LC_1 Logic Functioning bit
 (37 3)  (457 243)  (457 243)  LC_1 Logic Functioning bit
 (39 3)  (459 243)  (459 243)  LC_1 Logic Functioning bit
 (45 3)  (465 243)  (465 243)  LC_1 Logic Functioning bit
 (27 4)  (447 244)  (447 244)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 244)  (448 244)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 244)  (449 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 244)  (450 244)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 244)  (452 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (456 244)  (456 244)  LC_2 Logic Functioning bit
 (38 4)  (458 244)  (458 244)  LC_2 Logic Functioning bit
 (39 4)  (459 244)  (459 244)  LC_2 Logic Functioning bit
 (45 4)  (465 244)  (465 244)  LC_2 Logic Functioning bit
 (53 4)  (473 244)  (473 244)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (4 5)  (424 245)  (424 245)  routing T_8_15.sp4_h_l_42 <X> T_8_15.sp4_h_r_3
 (5 5)  (425 245)  (425 245)  routing T_8_15.sp4_h_r_3 <X> T_8_15.sp4_v_b_3
 (6 5)  (426 245)  (426 245)  routing T_8_15.sp4_h_l_42 <X> T_8_15.sp4_h_r_3
 (29 5)  (449 245)  (449 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 245)  (450 245)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (451 245)  (451 245)  routing T_8_15.lc_trk_g0_3 <X> T_8_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (452 245)  (452 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (453 245)  (453 245)  routing T_8_15.lc_trk_g2_0 <X> T_8_15.input_2_2
 (36 5)  (456 245)  (456 245)  LC_2 Logic Functioning bit
 (37 5)  (457 245)  (457 245)  LC_2 Logic Functioning bit
 (38 5)  (458 245)  (458 245)  LC_2 Logic Functioning bit
 (45 5)  (465 245)  (465 245)  LC_2 Logic Functioning bit
 (15 6)  (435 246)  (435 246)  routing T_8_15.sp4_h_r_21 <X> T_8_15.lc_trk_g1_5
 (16 6)  (436 246)  (436 246)  routing T_8_15.sp4_h_r_21 <X> T_8_15.lc_trk_g1_5
 (17 6)  (437 246)  (437 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (438 246)  (438 246)  routing T_8_15.sp4_h_r_21 <X> T_8_15.lc_trk_g1_5
 (26 6)  (446 246)  (446 246)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (448 246)  (448 246)  routing T_8_15.lc_trk_g2_0 <X> T_8_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 246)  (449 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (452 246)  (452 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 246)  (453 246)  routing T_8_15.lc_trk_g2_2 <X> T_8_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 246)  (456 246)  LC_3 Logic Functioning bit
 (38 6)  (458 246)  (458 246)  LC_3 Logic Functioning bit
 (39 6)  (459 246)  (459 246)  LC_3 Logic Functioning bit
 (45 6)  (465 246)  (465 246)  LC_3 Logic Functioning bit
 (18 7)  (438 247)  (438 247)  routing T_8_15.sp4_h_r_21 <X> T_8_15.lc_trk_g1_5
 (22 7)  (442 247)  (442 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (444 247)  (444 247)  routing T_8_15.top_op_6 <X> T_8_15.lc_trk_g1_6
 (25 7)  (445 247)  (445 247)  routing T_8_15.top_op_6 <X> T_8_15.lc_trk_g1_6
 (26 7)  (446 247)  (446 247)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (447 247)  (447 247)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 247)  (448 247)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 247)  (449 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (451 247)  (451 247)  routing T_8_15.lc_trk_g2_2 <X> T_8_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (452 247)  (452 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (453 247)  (453 247)  routing T_8_15.lc_trk_g3_2 <X> T_8_15.input_2_3
 (34 7)  (454 247)  (454 247)  routing T_8_15.lc_trk_g3_2 <X> T_8_15.input_2_3
 (35 7)  (455 247)  (455 247)  routing T_8_15.lc_trk_g3_2 <X> T_8_15.input_2_3
 (36 7)  (456 247)  (456 247)  LC_3 Logic Functioning bit
 (37 7)  (457 247)  (457 247)  LC_3 Logic Functioning bit
 (39 7)  (459 247)  (459 247)  LC_3 Logic Functioning bit
 (45 7)  (465 247)  (465 247)  LC_3 Logic Functioning bit
 (25 8)  (445 248)  (445 248)  routing T_8_15.rgt_op_2 <X> T_8_15.lc_trk_g2_2
 (27 8)  (447 248)  (447 248)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 248)  (448 248)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 248)  (449 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 248)  (450 248)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 248)  (452 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 248)  (453 248)  routing T_8_15.lc_trk_g3_0 <X> T_8_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (454 248)  (454 248)  routing T_8_15.lc_trk_g3_0 <X> T_8_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (456 248)  (456 248)  LC_4 Logic Functioning bit
 (38 8)  (458 248)  (458 248)  LC_4 Logic Functioning bit
 (39 8)  (459 248)  (459 248)  LC_4 Logic Functioning bit
 (45 8)  (465 248)  (465 248)  LC_4 Logic Functioning bit
 (7 9)  (427 249)  (427 249)  Column buffer control bit: LH_colbuf_cntl_0

 (15 9)  (435 249)  (435 249)  routing T_8_15.sp4_v_t_29 <X> T_8_15.lc_trk_g2_0
 (16 9)  (436 249)  (436 249)  routing T_8_15.sp4_v_t_29 <X> T_8_15.lc_trk_g2_0
 (17 9)  (437 249)  (437 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (442 249)  (442 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (444 249)  (444 249)  routing T_8_15.rgt_op_2 <X> T_8_15.lc_trk_g2_2
 (29 9)  (449 249)  (449 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (450 249)  (450 249)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (452 249)  (452 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (453 249)  (453 249)  routing T_8_15.lc_trk_g2_0 <X> T_8_15.input_2_4
 (36 9)  (456 249)  (456 249)  LC_4 Logic Functioning bit
 (37 9)  (457 249)  (457 249)  LC_4 Logic Functioning bit
 (38 9)  (458 249)  (458 249)  LC_4 Logic Functioning bit
 (45 9)  (465 249)  (465 249)  LC_4 Logic Functioning bit
 (8 10)  (428 250)  (428 250)  routing T_8_15.sp4_v_t_36 <X> T_8_15.sp4_h_l_42
 (9 10)  (429 250)  (429 250)  routing T_8_15.sp4_v_t_36 <X> T_8_15.sp4_h_l_42
 (10 10)  (430 250)  (430 250)  routing T_8_15.sp4_v_t_36 <X> T_8_15.sp4_h_l_42
 (21 10)  (441 250)  (441 250)  routing T_8_15.wire_logic_cluster/lc_7/out <X> T_8_15.lc_trk_g2_7
 (22 10)  (442 250)  (442 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (8 12)  (428 252)  (428 252)  routing T_8_15.sp4_h_l_39 <X> T_8_15.sp4_h_r_10
 (10 12)  (430 252)  (430 252)  routing T_8_15.sp4_h_l_39 <X> T_8_15.sp4_h_r_10
 (14 12)  (434 252)  (434 252)  routing T_8_15.rgt_op_0 <X> T_8_15.lc_trk_g3_0
 (15 12)  (435 252)  (435 252)  routing T_8_15.rgt_op_1 <X> T_8_15.lc_trk_g3_1
 (17 12)  (437 252)  (437 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (438 252)  (438 252)  routing T_8_15.rgt_op_1 <X> T_8_15.lc_trk_g3_1
 (25 12)  (445 252)  (445 252)  routing T_8_15.sp4_v_t_23 <X> T_8_15.lc_trk_g3_2
 (15 13)  (435 253)  (435 253)  routing T_8_15.rgt_op_0 <X> T_8_15.lc_trk_g3_0
 (17 13)  (437 253)  (437 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (442 253)  (442 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (443 253)  (443 253)  routing T_8_15.sp4_v_t_23 <X> T_8_15.lc_trk_g3_2
 (25 13)  (445 253)  (445 253)  routing T_8_15.sp4_v_t_23 <X> T_8_15.lc_trk_g3_2
 (1 14)  (421 254)  (421 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (427 254)  (427 254)  Column buffer control bit: LH_colbuf_cntl_7

 (26 14)  (446 254)  (446 254)  routing T_8_15.lc_trk_g2_7 <X> T_8_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (447 254)  (447 254)  routing T_8_15.lc_trk_g1_5 <X> T_8_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 254)  (449 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 254)  (450 254)  routing T_8_15.lc_trk_g1_5 <X> T_8_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 254)  (452 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (455 254)  (455 254)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.input_2_7
 (36 14)  (456 254)  (456 254)  LC_7 Logic Functioning bit
 (38 14)  (458 254)  (458 254)  LC_7 Logic Functioning bit
 (41 14)  (461 254)  (461 254)  LC_7 Logic Functioning bit
 (43 14)  (463 254)  (463 254)  LC_7 Logic Functioning bit
 (45 14)  (465 254)  (465 254)  LC_7 Logic Functioning bit
 (51 14)  (471 254)  (471 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (442 255)  (442 255)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (444 255)  (444 255)  routing T_8_15.tnr_op_6 <X> T_8_15.lc_trk_g3_6
 (26 15)  (446 255)  (446 255)  routing T_8_15.lc_trk_g2_7 <X> T_8_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (448 255)  (448 255)  routing T_8_15.lc_trk_g2_7 <X> T_8_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 255)  (449 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (451 255)  (451 255)  routing T_8_15.lc_trk_g0_2 <X> T_8_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (452 255)  (452 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (454 255)  (454 255)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.input_2_7
 (35 15)  (455 255)  (455 255)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.input_2_7
 (37 15)  (457 255)  (457 255)  LC_7 Logic Functioning bit
 (41 15)  (461 255)  (461 255)  LC_7 Logic Functioning bit
 (42 15)  (462 255)  (462 255)  LC_7 Logic Functioning bit
 (45 15)  (465 255)  (465 255)  LC_7 Logic Functioning bit
 (51 15)  (471 255)  (471 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_9_15

 (21 0)  (495 240)  (495 240)  routing T_9_15.lft_op_3 <X> T_9_15.lc_trk_g0_3
 (22 0)  (496 240)  (496 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (498 240)  (498 240)  routing T_9_15.lft_op_3 <X> T_9_15.lc_trk_g0_3
 (27 0)  (501 240)  (501 240)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 240)  (503 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 240)  (504 240)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (506 240)  (506 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (510 240)  (510 240)  LC_0 Logic Functioning bit
 (37 0)  (511 240)  (511 240)  LC_0 Logic Functioning bit
 (38 0)  (512 240)  (512 240)  LC_0 Logic Functioning bit
 (39 0)  (513 240)  (513 240)  LC_0 Logic Functioning bit
 (44 0)  (518 240)  (518 240)  LC_0 Logic Functioning bit
 (40 1)  (514 241)  (514 241)  LC_0 Logic Functioning bit
 (41 1)  (515 241)  (515 241)  LC_0 Logic Functioning bit
 (42 1)  (516 241)  (516 241)  LC_0 Logic Functioning bit
 (43 1)  (517 241)  (517 241)  LC_0 Logic Functioning bit
 (49 1)  (523 241)  (523 241)  Carry_In_Mux bit 

 (5 2)  (479 242)  (479 242)  routing T_9_15.sp4_h_r_9 <X> T_9_15.sp4_h_l_37
 (10 2)  (484 242)  (484 242)  routing T_9_15.sp4_v_b_8 <X> T_9_15.sp4_h_l_36
 (27 2)  (501 242)  (501 242)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 242)  (503 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 242)  (506 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 242)  (510 242)  LC_1 Logic Functioning bit
 (37 2)  (511 242)  (511 242)  LC_1 Logic Functioning bit
 (38 2)  (512 242)  (512 242)  LC_1 Logic Functioning bit
 (39 2)  (513 242)  (513 242)  LC_1 Logic Functioning bit
 (44 2)  (518 242)  (518 242)  LC_1 Logic Functioning bit
 (4 3)  (478 243)  (478 243)  routing T_9_15.sp4_h_r_9 <X> T_9_15.sp4_h_l_37
 (40 3)  (514 243)  (514 243)  LC_1 Logic Functioning bit
 (41 3)  (515 243)  (515 243)  LC_1 Logic Functioning bit
 (42 3)  (516 243)  (516 243)  LC_1 Logic Functioning bit
 (43 3)  (517 243)  (517 243)  LC_1 Logic Functioning bit
 (15 4)  (489 244)  (489 244)  routing T_9_15.lft_op_1 <X> T_9_15.lc_trk_g1_1
 (17 4)  (491 244)  (491 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (492 244)  (492 244)  routing T_9_15.lft_op_1 <X> T_9_15.lc_trk_g1_1
 (29 4)  (503 244)  (503 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (506 244)  (506 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (511 244)  (511 244)  LC_2 Logic Functioning bit
 (39 4)  (513 244)  (513 244)  LC_2 Logic Functioning bit
 (41 4)  (515 244)  (515 244)  LC_2 Logic Functioning bit
 (43 4)  (517 244)  (517 244)  LC_2 Logic Functioning bit
 (30 5)  (504 245)  (504 245)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (37 5)  (511 245)  (511 245)  LC_2 Logic Functioning bit
 (39 5)  (513 245)  (513 245)  LC_2 Logic Functioning bit
 (41 5)  (515 245)  (515 245)  LC_2 Logic Functioning bit
 (43 5)  (517 245)  (517 245)  LC_2 Logic Functioning bit
 (14 6)  (488 246)  (488 246)  routing T_9_15.lft_op_4 <X> T_9_15.lc_trk_g1_4
 (15 7)  (489 247)  (489 247)  routing T_9_15.lft_op_4 <X> T_9_15.lc_trk_g1_4
 (17 7)  (491 247)  (491 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (7 14)  (481 254)  (481 254)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_10_15

 (0 2)  (528 242)  (528 242)  routing T_10_15.glb_netwk_7 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (1 2)  (529 242)  (529 242)  routing T_10_15.glb_netwk_7 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (530 242)  (530 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (528 243)  (528 243)  routing T_10_15.glb_netwk_7 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (0 4)  (528 244)  (528 244)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (1 4)  (529 244)  (529 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (27 4)  (555 244)  (555 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (556 244)  (556 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (557 244)  (557 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (560 244)  (560 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (561 244)  (561 244)  routing T_10_15.lc_trk_g2_1 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (564 244)  (564 244)  LC_2 Logic Functioning bit
 (38 4)  (566 244)  (566 244)  LC_2 Logic Functioning bit
 (45 4)  (573 244)  (573 244)  LC_2 Logic Functioning bit
 (46 4)  (574 244)  (574 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (528 245)  (528 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (1 5)  (529 245)  (529 245)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (30 5)  (558 245)  (558 245)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (564 245)  (564 245)  LC_2 Logic Functioning bit
 (38 5)  (566 245)  (566 245)  LC_2 Logic Functioning bit
 (45 5)  (573 245)  (573 245)  LC_2 Logic Functioning bit
 (16 8)  (544 248)  (544 248)  routing T_10_15.sp4_v_b_33 <X> T_10_15.lc_trk_g2_1
 (17 8)  (545 248)  (545 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (546 248)  (546 248)  routing T_10_15.sp4_v_b_33 <X> T_10_15.lc_trk_g2_1
 (7 9)  (535 249)  (535 249)  Column buffer control bit: LH_colbuf_cntl_0

 (18 9)  (546 249)  (546 249)  routing T_10_15.sp4_v_b_33 <X> T_10_15.lc_trk_g2_1
 (22 12)  (550 252)  (550 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (551 252)  (551 252)  routing T_10_15.sp4_h_r_27 <X> T_10_15.lc_trk_g3_3
 (24 12)  (552 252)  (552 252)  routing T_10_15.sp4_h_r_27 <X> T_10_15.lc_trk_g3_3
 (25 12)  (553 252)  (553 252)  routing T_10_15.sp4_h_r_34 <X> T_10_15.lc_trk_g3_2
 (21 13)  (549 253)  (549 253)  routing T_10_15.sp4_h_r_27 <X> T_10_15.lc_trk_g3_3
 (22 13)  (550 253)  (550 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (551 253)  (551 253)  routing T_10_15.sp4_h_r_34 <X> T_10_15.lc_trk_g3_2
 (24 13)  (552 253)  (552 253)  routing T_10_15.sp4_h_r_34 <X> T_10_15.lc_trk_g3_2
 (1 14)  (529 254)  (529 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (535 254)  (535 254)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_11_15

 (8 3)  (590 243)  (590 243)  routing T_11_15.sp4_h_r_7 <X> T_11_15.sp4_v_t_36
 (9 3)  (591 243)  (591 243)  routing T_11_15.sp4_h_r_7 <X> T_11_15.sp4_v_t_36
 (10 3)  (592 243)  (592 243)  routing T_11_15.sp4_h_r_7 <X> T_11_15.sp4_v_t_36
 (7 9)  (589 249)  (589 249)  Column buffer control bit: LH_colbuf_cntl_0

 (7 14)  (589 254)  (589 254)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_15

 (2 4)  (638 244)  (638 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_15

 (7 14)  (701 254)  (701 254)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_14_15



LogicTile_15_15



LogicTile_16_15



LogicTile_17_15



LogicTile_18_15

 (3 3)  (967 243)  (967 243)  routing T_18_15.sp12_v_b_0 <X> T_18_15.sp12_h_l_23


RAM_Tile_19_15



LogicTile_20_15



LogicTile_21_15



LogicTile_22_15



LogicTile_23_15



LogicTile_24_15



DSP_Tile_25_15



IpCon_Tile_0_14

 (36 0)  (36 224)  (36 224)  LC_0 Logic Functioning bit
 (37 0)  (37 224)  (37 224)  LC_0 Logic Functioning bit
 (42 0)  (42 224)  (42 224)  LC_0 Logic Functioning bit
 (43 0)  (43 224)  (43 224)  LC_0 Logic Functioning bit
 (50 0)  (50 224)  (50 224)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 225)  (36 225)  LC_0 Logic Functioning bit
 (37 1)  (37 225)  (37 225)  LC_0 Logic Functioning bit
 (42 1)  (42 225)  (42 225)  LC_0 Logic Functioning bit
 (43 1)  (43 225)  (43 225)  LC_0 Logic Functioning bit
 (36 2)  (36 226)  (36 226)  LC_1 Logic Functioning bit
 (37 2)  (37 226)  (37 226)  LC_1 Logic Functioning bit
 (42 2)  (42 226)  (42 226)  LC_1 Logic Functioning bit
 (43 2)  (43 226)  (43 226)  LC_1 Logic Functioning bit
 (50 2)  (50 226)  (50 226)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 227)  (36 227)  LC_1 Logic Functioning bit
 (37 3)  (37 227)  (37 227)  LC_1 Logic Functioning bit
 (42 3)  (42 227)  (42 227)  LC_1 Logic Functioning bit
 (43 3)  (43 227)  (43 227)  LC_1 Logic Functioning bit
 (36 4)  (36 228)  (36 228)  LC_2 Logic Functioning bit
 (37 4)  (37 228)  (37 228)  LC_2 Logic Functioning bit
 (42 4)  (42 228)  (42 228)  LC_2 Logic Functioning bit
 (43 4)  (43 228)  (43 228)  LC_2 Logic Functioning bit
 (50 4)  (50 228)  (50 228)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 229)  (36 229)  LC_2 Logic Functioning bit
 (37 5)  (37 229)  (37 229)  LC_2 Logic Functioning bit
 (42 5)  (42 229)  (42 229)  LC_2 Logic Functioning bit
 (43 5)  (43 229)  (43 229)  LC_2 Logic Functioning bit
 (36 6)  (36 230)  (36 230)  LC_3 Logic Functioning bit
 (37 6)  (37 230)  (37 230)  LC_3 Logic Functioning bit
 (42 6)  (42 230)  (42 230)  LC_3 Logic Functioning bit
 (43 6)  (43 230)  (43 230)  LC_3 Logic Functioning bit
 (50 6)  (50 230)  (50 230)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 231)  (36 231)  LC_3 Logic Functioning bit
 (37 7)  (37 231)  (37 231)  LC_3 Logic Functioning bit
 (42 7)  (42 231)  (42 231)  LC_3 Logic Functioning bit
 (43 7)  (43 231)  (43 231)  LC_3 Logic Functioning bit
 (36 8)  (36 232)  (36 232)  LC_4 Logic Functioning bit
 (37 8)  (37 232)  (37 232)  LC_4 Logic Functioning bit
 (42 8)  (42 232)  (42 232)  LC_4 Logic Functioning bit
 (43 8)  (43 232)  (43 232)  LC_4 Logic Functioning bit
 (50 8)  (50 232)  (50 232)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 233)  (36 233)  LC_4 Logic Functioning bit
 (37 9)  (37 233)  (37 233)  LC_4 Logic Functioning bit
 (42 9)  (42 233)  (42 233)  LC_4 Logic Functioning bit
 (43 9)  (43 233)  (43 233)  LC_4 Logic Functioning bit
 (36 10)  (36 234)  (36 234)  LC_5 Logic Functioning bit
 (37 10)  (37 234)  (37 234)  LC_5 Logic Functioning bit
 (42 10)  (42 234)  (42 234)  LC_5 Logic Functioning bit
 (43 10)  (43 234)  (43 234)  LC_5 Logic Functioning bit
 (50 10)  (50 234)  (50 234)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 235)  (36 235)  LC_5 Logic Functioning bit
 (37 11)  (37 235)  (37 235)  LC_5 Logic Functioning bit
 (42 11)  (42 235)  (42 235)  LC_5 Logic Functioning bit
 (43 11)  (43 235)  (43 235)  LC_5 Logic Functioning bit
 (36 12)  (36 236)  (36 236)  LC_6 Logic Functioning bit
 (37 12)  (37 236)  (37 236)  LC_6 Logic Functioning bit
 (42 12)  (42 236)  (42 236)  LC_6 Logic Functioning bit
 (43 12)  (43 236)  (43 236)  LC_6 Logic Functioning bit
 (50 12)  (50 236)  (50 236)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 237)  (36 237)  LC_6 Logic Functioning bit
 (37 13)  (37 237)  (37 237)  LC_6 Logic Functioning bit
 (42 13)  (42 237)  (42 237)  LC_6 Logic Functioning bit
 (43 13)  (43 237)  (43 237)  LC_6 Logic Functioning bit
 (36 14)  (36 238)  (36 238)  LC_7 Logic Functioning bit
 (37 14)  (37 238)  (37 238)  LC_7 Logic Functioning bit
 (42 14)  (42 238)  (42 238)  LC_7 Logic Functioning bit
 (43 14)  (43 238)  (43 238)  LC_7 Logic Functioning bit
 (50 14)  (50 238)  (50 238)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 239)  (36 239)  LC_7 Logic Functioning bit
 (37 15)  (37 239)  (37 239)  LC_7 Logic Functioning bit
 (42 15)  (42 239)  (42 239)  LC_7 Logic Functioning bit
 (43 15)  (43 239)  (43 239)  LC_7 Logic Functioning bit


LogicTile_1_14

 (0 2)  (54 226)  (54 226)  routing T_1_14.glb_netwk_7 <X> T_1_14.wire_logic_cluster/lc_7/clk
 (1 2)  (55 226)  (55 226)  routing T_1_14.glb_netwk_7 <X> T_1_14.wire_logic_cluster/lc_7/clk
 (2 2)  (56 226)  (56 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (54 227)  (54 227)  routing T_1_14.glb_netwk_7 <X> T_1_14.wire_logic_cluster/lc_7/clk
 (0 4)  (54 228)  (54 228)  routing T_1_14.lc_trk_g2_2 <X> T_1_14.wire_logic_cluster/lc_7/cen
 (1 4)  (55 228)  (55 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (28 4)  (82 228)  (82 228)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (83 228)  (83 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (84 228)  (84 228)  routing T_1_14.lc_trk_g2_5 <X> T_1_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (86 228)  (86 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (87 228)  (87 228)  routing T_1_14.lc_trk_g3_2 <X> T_1_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (88 228)  (88 228)  routing T_1_14.lc_trk_g3_2 <X> T_1_14.wire_logic_cluster/lc_2/in_3
 (42 4)  (96 228)  (96 228)  LC_2 Logic Functioning bit
 (45 4)  (99 228)  (99 228)  LC_2 Logic Functioning bit
 (51 4)  (105 228)  (105 228)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (55 229)  (55 229)  routing T_1_14.lc_trk_g2_2 <X> T_1_14.wire_logic_cluster/lc_7/cen
 (26 5)  (80 229)  (80 229)  routing T_1_14.lc_trk_g3_3 <X> T_1_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (81 229)  (81 229)  routing T_1_14.lc_trk_g3_3 <X> T_1_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (82 229)  (82 229)  routing T_1_14.lc_trk_g3_3 <X> T_1_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (83 229)  (83 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (85 229)  (85 229)  routing T_1_14.lc_trk_g3_2 <X> T_1_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (86 229)  (86 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (87 229)  (87 229)  routing T_1_14.lc_trk_g2_0 <X> T_1_14.input_2_2
 (37 5)  (91 229)  (91 229)  LC_2 Logic Functioning bit
 (39 5)  (93 229)  (93 229)  LC_2 Logic Functioning bit
 (42 5)  (96 229)  (96 229)  LC_2 Logic Functioning bit
 (47 5)  (101 229)  (101 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (107 229)  (107 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 8)  (68 232)  (68 232)  routing T_1_14.sp4_v_t_21 <X> T_1_14.lc_trk_g2_0
 (14 9)  (68 233)  (68 233)  routing T_1_14.sp4_v_t_21 <X> T_1_14.lc_trk_g2_0
 (16 9)  (70 233)  (70 233)  routing T_1_14.sp4_v_t_21 <X> T_1_14.lc_trk_g2_0
 (17 9)  (71 233)  (71 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (76 233)  (76 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (77 233)  (77 233)  routing T_1_14.sp4_v_b_42 <X> T_1_14.lc_trk_g2_2
 (24 9)  (78 233)  (78 233)  routing T_1_14.sp4_v_b_42 <X> T_1_14.lc_trk_g2_2
 (15 10)  (69 234)  (69 234)  routing T_1_14.sp4_v_t_32 <X> T_1_14.lc_trk_g2_5
 (16 10)  (70 234)  (70 234)  routing T_1_14.sp4_v_t_32 <X> T_1_14.lc_trk_g2_5
 (17 10)  (71 234)  (71 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 12)  (76 236)  (76 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (79 236)  (79 236)  routing T_1_14.wire_logic_cluster/lc_2/out <X> T_1_14.lc_trk_g3_2
 (21 13)  (75 237)  (75 237)  routing T_1_14.sp4_r_v_b_43 <X> T_1_14.lc_trk_g3_3
 (22 13)  (76 237)  (76 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (7 14)  (61 238)  (61 238)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_2_14

 (14 0)  (122 224)  (122 224)  routing T_2_14.bnr_op_0 <X> T_2_14.lc_trk_g0_0
 (14 1)  (122 225)  (122 225)  routing T_2_14.bnr_op_0 <X> T_2_14.lc_trk_g0_0
 (17 1)  (125 225)  (125 225)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (0 2)  (108 226)  (108 226)  routing T_2_14.glb_netwk_7 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (1 2)  (109 226)  (109 226)  routing T_2_14.glb_netwk_7 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (2 2)  (110 226)  (110 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (122 226)  (122 226)  routing T_2_14.sp4_h_l_1 <X> T_2_14.lc_trk_g0_4
 (15 2)  (123 226)  (123 226)  routing T_2_14.sp4_h_r_21 <X> T_2_14.lc_trk_g0_5
 (16 2)  (124 226)  (124 226)  routing T_2_14.sp4_h_r_21 <X> T_2_14.lc_trk_g0_5
 (17 2)  (125 226)  (125 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (126 226)  (126 226)  routing T_2_14.sp4_h_r_21 <X> T_2_14.lc_trk_g0_5
 (21 2)  (129 226)  (129 226)  routing T_2_14.bnr_op_7 <X> T_2_14.lc_trk_g0_7
 (22 2)  (130 226)  (130 226)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (133 226)  (133 226)  routing T_2_14.bnr_op_6 <X> T_2_14.lc_trk_g0_6
 (26 2)  (134 226)  (134 226)  routing T_2_14.lc_trk_g0_5 <X> T_2_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (137 226)  (137 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (138 226)  (138 226)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (140 226)  (140 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (142 226)  (142 226)  routing T_2_14.lc_trk_g1_1 <X> T_2_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (143 226)  (143 226)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.input_2_1
 (36 2)  (144 226)  (144 226)  LC_1 Logic Functioning bit
 (38 2)  (146 226)  (146 226)  LC_1 Logic Functioning bit
 (45 2)  (153 226)  (153 226)  LC_1 Logic Functioning bit
 (0 3)  (108 227)  (108 227)  routing T_2_14.glb_netwk_7 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (8 3)  (116 227)  (116 227)  routing T_2_14.sp4_h_l_36 <X> T_2_14.sp4_v_t_36
 (15 3)  (123 227)  (123 227)  routing T_2_14.sp4_h_l_1 <X> T_2_14.lc_trk_g0_4
 (16 3)  (124 227)  (124 227)  routing T_2_14.sp4_h_l_1 <X> T_2_14.lc_trk_g0_4
 (17 3)  (125 227)  (125 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (126 227)  (126 227)  routing T_2_14.sp4_h_r_21 <X> T_2_14.lc_trk_g0_5
 (21 3)  (129 227)  (129 227)  routing T_2_14.bnr_op_7 <X> T_2_14.lc_trk_g0_7
 (22 3)  (130 227)  (130 227)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (133 227)  (133 227)  routing T_2_14.bnr_op_6 <X> T_2_14.lc_trk_g0_6
 (29 3)  (137 227)  (137 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (138 227)  (138 227)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (140 227)  (140 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (141 227)  (141 227)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.input_2_1
 (39 3)  (147 227)  (147 227)  LC_1 Logic Functioning bit
 (45 3)  (153 227)  (153 227)  LC_1 Logic Functioning bit
 (0 4)  (108 228)  (108 228)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_7/cen
 (1 4)  (109 228)  (109 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (122 228)  (122 228)  routing T_2_14.sp4_h_l_5 <X> T_2_14.lc_trk_g1_0
 (17 4)  (125 228)  (125 228)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (126 228)  (126 228)  routing T_2_14.bnr_op_1 <X> T_2_14.lc_trk_g1_1
 (21 4)  (129 228)  (129 228)  routing T_2_14.bnr_op_3 <X> T_2_14.lc_trk_g1_3
 (22 4)  (130 228)  (130 228)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (134 228)  (134 228)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (135 228)  (135 228)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (137 228)  (137 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (138 228)  (138 228)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (140 228)  (140 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (142 228)  (142 228)  routing T_2_14.lc_trk_g1_0 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (143 228)  (143 228)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.input_2_2
 (36 4)  (144 228)  (144 228)  LC_2 Logic Functioning bit
 (37 4)  (145 228)  (145 228)  LC_2 Logic Functioning bit
 (43 4)  (151 228)  (151 228)  LC_2 Logic Functioning bit
 (45 4)  (153 228)  (153 228)  LC_2 Logic Functioning bit
 (1 5)  (109 229)  (109 229)  routing T_2_14.lc_trk_g2_2 <X> T_2_14.wire_logic_cluster/lc_7/cen
 (14 5)  (122 229)  (122 229)  routing T_2_14.sp4_h_l_5 <X> T_2_14.lc_trk_g1_0
 (15 5)  (123 229)  (123 229)  routing T_2_14.sp4_h_l_5 <X> T_2_14.lc_trk_g1_0
 (16 5)  (124 229)  (124 229)  routing T_2_14.sp4_h_l_5 <X> T_2_14.lc_trk_g1_0
 (17 5)  (125 229)  (125 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (126 229)  (126 229)  routing T_2_14.bnr_op_1 <X> T_2_14.lc_trk_g1_1
 (21 5)  (129 229)  (129 229)  routing T_2_14.bnr_op_3 <X> T_2_14.lc_trk_g1_3
 (26 5)  (134 229)  (134 229)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (135 229)  (135 229)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (136 229)  (136 229)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (137 229)  (137 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (140 229)  (140 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (142 229)  (142 229)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.input_2_2
 (35 5)  (143 229)  (143 229)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.input_2_2
 (36 5)  (144 229)  (144 229)  LC_2 Logic Functioning bit
 (37 5)  (145 229)  (145 229)  LC_2 Logic Functioning bit
 (42 5)  (150 229)  (150 229)  LC_2 Logic Functioning bit
 (43 5)  (151 229)  (151 229)  LC_2 Logic Functioning bit
 (45 5)  (153 229)  (153 229)  LC_2 Logic Functioning bit
 (51 5)  (159 229)  (159 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (122 230)  (122 230)  routing T_2_14.sp4_h_l_1 <X> T_2_14.lc_trk_g1_4
 (21 6)  (129 230)  (129 230)  routing T_2_14.sp12_h_l_4 <X> T_2_14.lc_trk_g1_7
 (22 6)  (130 230)  (130 230)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (132 230)  (132 230)  routing T_2_14.sp12_h_l_4 <X> T_2_14.lc_trk_g1_7
 (29 6)  (137 230)  (137 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (139 230)  (139 230)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (140 230)  (140 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (141 230)  (141 230)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (142 230)  (142 230)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (143 230)  (143 230)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.input_2_3
 (36 6)  (144 230)  (144 230)  LC_3 Logic Functioning bit
 (38 6)  (146 230)  (146 230)  LC_3 Logic Functioning bit
 (41 6)  (149 230)  (149 230)  LC_3 Logic Functioning bit
 (43 6)  (151 230)  (151 230)  LC_3 Logic Functioning bit
 (45 6)  (153 230)  (153 230)  LC_3 Logic Functioning bit
 (15 7)  (123 231)  (123 231)  routing T_2_14.sp4_h_l_1 <X> T_2_14.lc_trk_g1_4
 (16 7)  (124 231)  (124 231)  routing T_2_14.sp4_h_l_1 <X> T_2_14.lc_trk_g1_4
 (17 7)  (125 231)  (125 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (129 231)  (129 231)  routing T_2_14.sp12_h_l_4 <X> T_2_14.lc_trk_g1_7
 (27 7)  (135 231)  (135 231)  routing T_2_14.lc_trk_g1_0 <X> T_2_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (137 231)  (137 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (139 231)  (139 231)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (140 231)  (140 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (142 231)  (142 231)  routing T_2_14.lc_trk_g1_4 <X> T_2_14.input_2_3
 (36 7)  (144 231)  (144 231)  LC_3 Logic Functioning bit
 (38 7)  (146 231)  (146 231)  LC_3 Logic Functioning bit
 (43 7)  (151 231)  (151 231)  LC_3 Logic Functioning bit
 (45 7)  (153 231)  (153 231)  LC_3 Logic Functioning bit
 (53 7)  (161 231)  (161 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 8)  (133 232)  (133 232)  routing T_2_14.sp4_v_t_23 <X> T_2_14.lc_trk_g2_2
 (28 8)  (136 232)  (136 232)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (137 232)  (137 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (138 232)  (138 232)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (139 232)  (139 232)  routing T_2_14.lc_trk_g0_5 <X> T_2_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (140 232)  (140 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (144 232)  (144 232)  LC_4 Logic Functioning bit
 (37 8)  (145 232)  (145 232)  LC_4 Logic Functioning bit
 (38 8)  (146 232)  (146 232)  LC_4 Logic Functioning bit
 (41 8)  (149 232)  (149 232)  LC_4 Logic Functioning bit
 (43 8)  (151 232)  (151 232)  LC_4 Logic Functioning bit
 (45 8)  (153 232)  (153 232)  LC_4 Logic Functioning bit
 (7 9)  (115 233)  (115 233)  Column buffer control bit: LH_colbuf_cntl_0

 (22 9)  (130 233)  (130 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (131 233)  (131 233)  routing T_2_14.sp4_v_t_23 <X> T_2_14.lc_trk_g2_2
 (25 9)  (133 233)  (133 233)  routing T_2_14.sp4_v_t_23 <X> T_2_14.lc_trk_g2_2
 (26 9)  (134 233)  (134 233)  routing T_2_14.lc_trk_g3_3 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (135 233)  (135 233)  routing T_2_14.lc_trk_g3_3 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (136 233)  (136 233)  routing T_2_14.lc_trk_g3_3 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (137 233)  (137 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (140 233)  (140 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (142 233)  (142 233)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.input_2_4
 (35 9)  (143 233)  (143 233)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.input_2_4
 (36 9)  (144 233)  (144 233)  LC_4 Logic Functioning bit
 (37 9)  (145 233)  (145 233)  LC_4 Logic Functioning bit
 (45 9)  (153 233)  (153 233)  LC_4 Logic Functioning bit
 (7 10)  (115 234)  (115 234)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (125 234)  (125 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (126 235)  (126 235)  routing T_2_14.sp4_r_v_b_37 <X> T_2_14.lc_trk_g2_5
 (21 12)  (129 236)  (129 236)  routing T_2_14.rgt_op_3 <X> T_2_14.lc_trk_g3_3
 (22 12)  (130 236)  (130 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (132 236)  (132 236)  routing T_2_14.rgt_op_3 <X> T_2_14.lc_trk_g3_3
 (26 12)  (134 236)  (134 236)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (136 236)  (136 236)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (137 236)  (137 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (138 236)  (138 236)  routing T_2_14.lc_trk_g2_5 <X> T_2_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (139 236)  (139 236)  routing T_2_14.lc_trk_g0_5 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (140 236)  (140 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (144 236)  (144 236)  LC_6 Logic Functioning bit
 (38 12)  (146 236)  (146 236)  LC_6 Logic Functioning bit
 (41 12)  (149 236)  (149 236)  LC_6 Logic Functioning bit
 (43 12)  (151 236)  (151 236)  LC_6 Logic Functioning bit
 (45 12)  (153 236)  (153 236)  LC_6 Logic Functioning bit
 (26 13)  (134 237)  (134 237)  routing T_2_14.lc_trk_g0_6 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (137 237)  (137 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (144 237)  (144 237)  LC_6 Logic Functioning bit
 (37 13)  (145 237)  (145 237)  LC_6 Logic Functioning bit
 (38 13)  (146 237)  (146 237)  LC_6 Logic Functioning bit
 (39 13)  (147 237)  (147 237)  LC_6 Logic Functioning bit
 (41 13)  (149 237)  (149 237)  LC_6 Logic Functioning bit
 (43 13)  (151 237)  (151 237)  LC_6 Logic Functioning bit
 (45 13)  (153 237)  (153 237)  LC_6 Logic Functioning bit
 (1 14)  (109 238)  (109 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (115 238)  (115 238)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (129 238)  (129 238)  routing T_2_14.sp4_v_t_26 <X> T_2_14.lc_trk_g3_7
 (22 14)  (130 238)  (130 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (131 238)  (131 238)  routing T_2_14.sp4_v_t_26 <X> T_2_14.lc_trk_g3_7
 (27 14)  (135 238)  (135 238)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (136 238)  (136 238)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (137 238)  (137 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (138 238)  (138 238)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (139 238)  (139 238)  routing T_2_14.lc_trk_g0_4 <X> T_2_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (140 238)  (140 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (143 238)  (143 238)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.input_2_7
 (40 14)  (148 238)  (148 238)  LC_7 Logic Functioning bit
 (42 14)  (150 238)  (150 238)  LC_7 Logic Functioning bit
 (43 14)  (151 238)  (151 238)  LC_7 Logic Functioning bit
 (45 14)  (153 238)  (153 238)  LC_7 Logic Functioning bit
 (21 15)  (129 239)  (129 239)  routing T_2_14.sp4_v_t_26 <X> T_2_14.lc_trk_g3_7
 (27 15)  (135 239)  (135 239)  routing T_2_14.lc_trk_g1_0 <X> T_2_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (137 239)  (137 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (138 239)  (138 239)  routing T_2_14.lc_trk_g3_7 <X> T_2_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (140 239)  (140 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (143 239)  (143 239)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.input_2_7
 (42 15)  (150 239)  (150 239)  LC_7 Logic Functioning bit
 (43 15)  (151 239)  (151 239)  LC_7 Logic Functioning bit
 (45 15)  (153 239)  (153 239)  LC_7 Logic Functioning bit


LogicTile_3_14

 (26 0)  (188 224)  (188 224)  routing T_3_14.lc_trk_g1_5 <X> T_3_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (189 224)  (189 224)  routing T_3_14.lc_trk_g1_4 <X> T_3_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 224)  (191 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 224)  (192 224)  routing T_3_14.lc_trk_g1_4 <X> T_3_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (193 224)  (193 224)  routing T_3_14.lc_trk_g0_5 <X> T_3_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 224)  (194 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (198 224)  (198 224)  LC_0 Logic Functioning bit
 (38 0)  (200 224)  (200 224)  LC_0 Logic Functioning bit
 (40 0)  (202 224)  (202 224)  LC_0 Logic Functioning bit
 (41 0)  (203 224)  (203 224)  LC_0 Logic Functioning bit
 (42 0)  (204 224)  (204 224)  LC_0 Logic Functioning bit
 (43 0)  (205 224)  (205 224)  LC_0 Logic Functioning bit
 (27 1)  (189 225)  (189 225)  routing T_3_14.lc_trk_g1_5 <X> T_3_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (191 225)  (191 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (199 225)  (199 225)  LC_0 Logic Functioning bit
 (39 1)  (201 225)  (201 225)  LC_0 Logic Functioning bit
 (40 1)  (202 225)  (202 225)  LC_0 Logic Functioning bit
 (42 1)  (204 225)  (204 225)  LC_0 Logic Functioning bit
 (46 1)  (208 225)  (208 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (15 2)  (177 226)  (177 226)  routing T_3_14.bot_op_5 <X> T_3_14.lc_trk_g0_5
 (17 2)  (179 226)  (179 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (188 226)  (188 226)  routing T_3_14.lc_trk_g2_5 <X> T_3_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (190 226)  (190 226)  routing T_3_14.lc_trk_g2_4 <X> T_3_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 226)  (191 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 226)  (192 226)  routing T_3_14.lc_trk_g2_4 <X> T_3_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (194 226)  (194 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (195 226)  (195 226)  routing T_3_14.lc_trk_g3_3 <X> T_3_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (196 226)  (196 226)  routing T_3_14.lc_trk_g3_3 <X> T_3_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (202 226)  (202 226)  LC_1 Logic Functioning bit
 (42 2)  (204 226)  (204 226)  LC_1 Logic Functioning bit
 (46 2)  (208 226)  (208 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (210 226)  (210 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (22 3)  (184 227)  (184 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (186 227)  (186 227)  routing T_3_14.bot_op_6 <X> T_3_14.lc_trk_g0_6
 (28 3)  (190 227)  (190 227)  routing T_3_14.lc_trk_g2_5 <X> T_3_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 227)  (191 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (193 227)  (193 227)  routing T_3_14.lc_trk_g3_3 <X> T_3_14.wire_logic_cluster/lc_1/in_3
 (5 4)  (167 228)  (167 228)  routing T_3_14.sp4_v_t_38 <X> T_3_14.sp4_h_r_3
 (15 4)  (177 228)  (177 228)  routing T_3_14.bot_op_1 <X> T_3_14.lc_trk_g1_1
 (17 4)  (179 228)  (179 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (188 228)  (188 228)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (189 228)  (189 228)  routing T_3_14.lc_trk_g1_6 <X> T_3_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (191 228)  (191 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (192 228)  (192 228)  routing T_3_14.lc_trk_g1_6 <X> T_3_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (193 228)  (193 228)  routing T_3_14.lc_trk_g2_7 <X> T_3_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 228)  (194 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 228)  (195 228)  routing T_3_14.lc_trk_g2_7 <X> T_3_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (199 228)  (199 228)  LC_2 Logic Functioning bit
 (50 4)  (212 228)  (212 228)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (188 229)  (188 229)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (189 229)  (189 229)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (190 229)  (190 229)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 229)  (191 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (192 229)  (192 229)  routing T_3_14.lc_trk_g1_6 <X> T_3_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (193 229)  (193 229)  routing T_3_14.lc_trk_g2_7 <X> T_3_14.wire_logic_cluster/lc_2/in_3
 (17 6)  (179 230)  (179 230)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (180 230)  (180 230)  routing T_3_14.bnr_op_5 <X> T_3_14.lc_trk_g1_5
 (29 6)  (191 230)  (191 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 230)  (192 230)  routing T_3_14.lc_trk_g0_6 <X> T_3_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (194 230)  (194 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (196 230)  (196 230)  routing T_3_14.lc_trk_g1_1 <X> T_3_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (199 230)  (199 230)  LC_3 Logic Functioning bit
 (39 6)  (201 230)  (201 230)  LC_3 Logic Functioning bit
 (40 6)  (202 230)  (202 230)  LC_3 Logic Functioning bit
 (41 6)  (203 230)  (203 230)  LC_3 Logic Functioning bit
 (42 6)  (204 230)  (204 230)  LC_3 Logic Functioning bit
 (43 6)  (205 230)  (205 230)  LC_3 Logic Functioning bit
 (15 7)  (177 231)  (177 231)  routing T_3_14.bot_op_4 <X> T_3_14.lc_trk_g1_4
 (17 7)  (179 231)  (179 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (180 231)  (180 231)  routing T_3_14.bnr_op_5 <X> T_3_14.lc_trk_g1_5
 (22 7)  (184 231)  (184 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (187 231)  (187 231)  routing T_3_14.sp4_r_v_b_30 <X> T_3_14.lc_trk_g1_6
 (30 7)  (192 231)  (192 231)  routing T_3_14.lc_trk_g0_6 <X> T_3_14.wire_logic_cluster/lc_3/in_1
 (37 7)  (199 231)  (199 231)  LC_3 Logic Functioning bit
 (39 7)  (201 231)  (201 231)  LC_3 Logic Functioning bit
 (40 7)  (202 231)  (202 231)  LC_3 Logic Functioning bit
 (41 7)  (203 231)  (203 231)  LC_3 Logic Functioning bit
 (42 7)  (204 231)  (204 231)  LC_3 Logic Functioning bit
 (43 7)  (205 231)  (205 231)  LC_3 Logic Functioning bit
 (53 7)  (215 231)  (215 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (184 232)  (184 232)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (186 232)  (186 232)  routing T_3_14.tnr_op_3 <X> T_3_14.lc_trk_g2_3
 (25 8)  (187 232)  (187 232)  routing T_3_14.wire_logic_cluster/lc_2/out <X> T_3_14.lc_trk_g2_2
 (26 8)  (188 232)  (188 232)  routing T_3_14.lc_trk_g3_5 <X> T_3_14.wire_logic_cluster/lc_4/in_0
 (32 8)  (194 232)  (194 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 232)  (195 232)  routing T_3_14.lc_trk_g3_2 <X> T_3_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 232)  (196 232)  routing T_3_14.lc_trk_g3_2 <X> T_3_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 232)  (197 232)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.input_2_4
 (39 8)  (201 232)  (201 232)  LC_4 Logic Functioning bit
 (7 9)  (169 233)  (169 233)  Column buffer control bit: LH_colbuf_cntl_0

 (15 9)  (177 233)  (177 233)  routing T_3_14.tnr_op_0 <X> T_3_14.lc_trk_g2_0
 (17 9)  (179 233)  (179 233)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (184 233)  (184 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (189 233)  (189 233)  routing T_3_14.lc_trk_g3_5 <X> T_3_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (190 233)  (190 233)  routing T_3_14.lc_trk_g3_5 <X> T_3_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 233)  (191 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (193 233)  (193 233)  routing T_3_14.lc_trk_g3_2 <X> T_3_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (194 233)  (194 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (195 233)  (195 233)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.input_2_4
 (34 9)  (196 233)  (196 233)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.input_2_4
 (35 9)  (197 233)  (197 233)  routing T_3_14.lc_trk_g3_7 <X> T_3_14.input_2_4
 (38 9)  (200 233)  (200 233)  LC_4 Logic Functioning bit
 (46 9)  (208 233)  (208 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (177 234)  (177 234)  routing T_3_14.tnr_op_5 <X> T_3_14.lc_trk_g2_5
 (17 10)  (179 234)  (179 234)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (183 234)  (183 234)  routing T_3_14.rgt_op_7 <X> T_3_14.lc_trk_g2_7
 (22 10)  (184 234)  (184 234)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (186 234)  (186 234)  routing T_3_14.rgt_op_7 <X> T_3_14.lc_trk_g2_7
 (27 10)  (189 234)  (189 234)  routing T_3_14.lc_trk_g3_1 <X> T_3_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (190 234)  (190 234)  routing T_3_14.lc_trk_g3_1 <X> T_3_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 234)  (191 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 234)  (193 234)  routing T_3_14.lc_trk_g2_6 <X> T_3_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 234)  (194 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 234)  (195 234)  routing T_3_14.lc_trk_g2_6 <X> T_3_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (199 234)  (199 234)  LC_5 Logic Functioning bit
 (15 11)  (177 235)  (177 235)  routing T_3_14.tnr_op_4 <X> T_3_14.lc_trk_g2_4
 (17 11)  (179 235)  (179 235)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (184 235)  (184 235)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (186 235)  (186 235)  routing T_3_14.tnr_op_6 <X> T_3_14.lc_trk_g2_6
 (27 11)  (189 235)  (189 235)  routing T_3_14.lc_trk_g3_0 <X> T_3_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 235)  (190 235)  routing T_3_14.lc_trk_g3_0 <X> T_3_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 235)  (191 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (193 235)  (193 235)  routing T_3_14.lc_trk_g2_6 <X> T_3_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (194 235)  (194 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (195 235)  (195 235)  routing T_3_14.lc_trk_g2_3 <X> T_3_14.input_2_5
 (35 11)  (197 235)  (197 235)  routing T_3_14.lc_trk_g2_3 <X> T_3_14.input_2_5
 (14 12)  (176 236)  (176 236)  routing T_3_14.sp4_v_t_21 <X> T_3_14.lc_trk_g3_0
 (17 12)  (179 236)  (179 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (180 236)  (180 236)  routing T_3_14.bnl_op_1 <X> T_3_14.lc_trk_g3_1
 (22 12)  (184 236)  (184 236)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (186 236)  (186 236)  routing T_3_14.tnr_op_3 <X> T_3_14.lc_trk_g3_3
 (25 12)  (187 236)  (187 236)  routing T_3_14.rgt_op_2 <X> T_3_14.lc_trk_g3_2
 (27 12)  (189 236)  (189 236)  routing T_3_14.lc_trk_g3_0 <X> T_3_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (190 236)  (190 236)  routing T_3_14.lc_trk_g3_0 <X> T_3_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 236)  (191 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (193 236)  (193 236)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (194 236)  (194 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 236)  (195 236)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 236)  (196 236)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (197 236)  (197 236)  routing T_3_14.lc_trk_g2_6 <X> T_3_14.input_2_6
 (39 12)  (201 236)  (201 236)  LC_6 Logic Functioning bit
 (14 13)  (176 237)  (176 237)  routing T_3_14.sp4_v_t_21 <X> T_3_14.lc_trk_g3_0
 (16 13)  (178 237)  (178 237)  routing T_3_14.sp4_v_t_21 <X> T_3_14.lc_trk_g3_0
 (17 13)  (179 237)  (179 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (180 237)  (180 237)  routing T_3_14.bnl_op_1 <X> T_3_14.lc_trk_g3_1
 (22 13)  (184 237)  (184 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (186 237)  (186 237)  routing T_3_14.rgt_op_2 <X> T_3_14.lc_trk_g3_2
 (28 13)  (190 237)  (190 237)  routing T_3_14.lc_trk_g2_0 <X> T_3_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (191 237)  (191 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (193 237)  (193 237)  routing T_3_14.lc_trk_g3_6 <X> T_3_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (194 237)  (194 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (195 237)  (195 237)  routing T_3_14.lc_trk_g2_6 <X> T_3_14.input_2_6
 (35 13)  (197 237)  (197 237)  routing T_3_14.lc_trk_g2_6 <X> T_3_14.input_2_6
 (38 13)  (200 237)  (200 237)  LC_6 Logic Functioning bit
 (39 13)  (201 237)  (201 237)  LC_6 Logic Functioning bit
 (7 14)  (169 238)  (169 238)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (178 238)  (178 238)  routing T_3_14.sp12_v_b_21 <X> T_3_14.lc_trk_g3_5
 (17 14)  (179 238)  (179 238)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (22 14)  (184 238)  (184 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (185 238)  (185 238)  routing T_3_14.sp4_h_r_31 <X> T_3_14.lc_trk_g3_7
 (24 14)  (186 238)  (186 238)  routing T_3_14.sp4_h_r_31 <X> T_3_14.lc_trk_g3_7
 (25 14)  (187 238)  (187 238)  routing T_3_14.rgt_op_6 <X> T_3_14.lc_trk_g3_6
 (28 14)  (190 238)  (190 238)  routing T_3_14.lc_trk_g2_2 <X> T_3_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 238)  (191 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (193 238)  (193 238)  routing T_3_14.lc_trk_g3_5 <X> T_3_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 238)  (194 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (195 238)  (195 238)  routing T_3_14.lc_trk_g3_5 <X> T_3_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (196 238)  (196 238)  routing T_3_14.lc_trk_g3_5 <X> T_3_14.wire_logic_cluster/lc_7/in_3
 (43 14)  (205 238)  (205 238)  LC_7 Logic Functioning bit
 (50 14)  (212 238)  (212 238)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (180 239)  (180 239)  routing T_3_14.sp12_v_b_21 <X> T_3_14.lc_trk_g3_5
 (21 15)  (183 239)  (183 239)  routing T_3_14.sp4_h_r_31 <X> T_3_14.lc_trk_g3_7
 (22 15)  (184 239)  (184 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (186 239)  (186 239)  routing T_3_14.rgt_op_6 <X> T_3_14.lc_trk_g3_6
 (26 15)  (188 239)  (188 239)  routing T_3_14.lc_trk_g3_2 <X> T_3_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (189 239)  (189 239)  routing T_3_14.lc_trk_g3_2 <X> T_3_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (190 239)  (190 239)  routing T_3_14.lc_trk_g3_2 <X> T_3_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 239)  (191 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (192 239)  (192 239)  routing T_3_14.lc_trk_g2_2 <X> T_3_14.wire_logic_cluster/lc_7/in_1


LogicTile_4_14

 (10 0)  (226 224)  (226 224)  routing T_4_14.sp4_v_t_45 <X> T_4_14.sp4_h_r_1
 (26 0)  (242 224)  (242 224)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (244 224)  (244 224)  routing T_4_14.lc_trk_g2_5 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (245 224)  (245 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (246 224)  (246 224)  routing T_4_14.lc_trk_g2_5 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (247 224)  (247 224)  routing T_4_14.lc_trk_g2_7 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 224)  (248 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 224)  (249 224)  routing T_4_14.lc_trk_g2_7 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (14 1)  (230 225)  (230 225)  routing T_4_14.top_op_0 <X> T_4_14.lc_trk_g0_0
 (15 1)  (231 225)  (231 225)  routing T_4_14.top_op_0 <X> T_4_14.lc_trk_g0_0
 (17 1)  (233 225)  (233 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (238 225)  (238 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (240 225)  (240 225)  routing T_4_14.top_op_2 <X> T_4_14.lc_trk_g0_2
 (25 1)  (241 225)  (241 225)  routing T_4_14.top_op_2 <X> T_4_14.lc_trk_g0_2
 (26 1)  (242 225)  (242 225)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (243 225)  (243 225)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (244 225)  (244 225)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 225)  (245 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 225)  (247 225)  routing T_4_14.lc_trk_g2_7 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 225)  (248 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (255 225)  (255 225)  LC_0 Logic Functioning bit
 (15 2)  (231 226)  (231 226)  routing T_4_14.lft_op_5 <X> T_4_14.lc_trk_g0_5
 (17 2)  (233 226)  (233 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (234 226)  (234 226)  routing T_4_14.lft_op_5 <X> T_4_14.lc_trk_g0_5
 (22 2)  (238 226)  (238 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (240 226)  (240 226)  routing T_4_14.top_op_7 <X> T_4_14.lc_trk_g0_7
 (26 2)  (242 226)  (242 226)  routing T_4_14.lc_trk_g0_5 <X> T_4_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (243 226)  (243 226)  routing T_4_14.lc_trk_g1_5 <X> T_4_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 226)  (245 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (246 226)  (246 226)  routing T_4_14.lc_trk_g1_5 <X> T_4_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (247 226)  (247 226)  routing T_4_14.lc_trk_g0_4 <X> T_4_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 226)  (248 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (50 2)  (266 226)  (266 226)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (230 227)  (230 227)  routing T_4_14.top_op_4 <X> T_4_14.lc_trk_g0_4
 (15 3)  (231 227)  (231 227)  routing T_4_14.top_op_4 <X> T_4_14.lc_trk_g0_4
 (17 3)  (233 227)  (233 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (237 227)  (237 227)  routing T_4_14.top_op_7 <X> T_4_14.lc_trk_g0_7
 (29 3)  (245 227)  (245 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (42 3)  (258 227)  (258 227)  LC_1 Logic Functioning bit
 (4 4)  (220 228)  (220 228)  routing T_4_14.sp4_v_t_42 <X> T_4_14.sp4_v_b_3
 (6 4)  (222 228)  (222 228)  routing T_4_14.sp4_v_t_42 <X> T_4_14.sp4_v_b_3
 (15 4)  (231 228)  (231 228)  routing T_4_14.top_op_1 <X> T_4_14.lc_trk_g1_1
 (17 4)  (233 228)  (233 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (243 228)  (243 228)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (244 228)  (244 228)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 228)  (245 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (247 228)  (247 228)  routing T_4_14.lc_trk_g0_7 <X> T_4_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 228)  (248 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (251 228)  (251 228)  routing T_4_14.lc_trk_g2_4 <X> T_4_14.input_2_2
 (40 4)  (256 228)  (256 228)  LC_2 Logic Functioning bit
 (18 5)  (234 229)  (234 229)  routing T_4_14.top_op_1 <X> T_4_14.lc_trk_g1_1
 (26 5)  (242 229)  (242 229)  routing T_4_14.lc_trk_g2_2 <X> T_4_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 229)  (244 229)  routing T_4_14.lc_trk_g2_2 <X> T_4_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 229)  (245 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (247 229)  (247 229)  routing T_4_14.lc_trk_g0_7 <X> T_4_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (248 229)  (248 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (249 229)  (249 229)  routing T_4_14.lc_trk_g2_4 <X> T_4_14.input_2_2
 (11 6)  (227 230)  (227 230)  routing T_4_14.sp4_h_r_11 <X> T_4_14.sp4_v_t_40
 (13 6)  (229 230)  (229 230)  routing T_4_14.sp4_h_r_11 <X> T_4_14.sp4_v_t_40
 (15 6)  (231 230)  (231 230)  routing T_4_14.top_op_5 <X> T_4_14.lc_trk_g1_5
 (17 6)  (233 230)  (233 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (242 230)  (242 230)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (244 230)  (244 230)  routing T_4_14.lc_trk_g2_0 <X> T_4_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 230)  (245 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (247 230)  (247 230)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (248 230)  (248 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 230)  (249 230)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (250 230)  (250 230)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (253 230)  (253 230)  LC_3 Logic Functioning bit
 (40 6)  (256 230)  (256 230)  LC_3 Logic Functioning bit
 (42 6)  (258 230)  (258 230)  LC_3 Logic Functioning bit
 (50 6)  (266 230)  (266 230)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (228 231)  (228 231)  routing T_4_14.sp4_h_r_11 <X> T_4_14.sp4_v_t_40
 (18 7)  (234 231)  (234 231)  routing T_4_14.top_op_5 <X> T_4_14.lc_trk_g1_5
 (22 7)  (238 231)  (238 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (240 231)  (240 231)  routing T_4_14.top_op_6 <X> T_4_14.lc_trk_g1_6
 (25 7)  (241 231)  (241 231)  routing T_4_14.top_op_6 <X> T_4_14.lc_trk_g1_6
 (26 7)  (242 231)  (242 231)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (243 231)  (243 231)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 231)  (245 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (247 231)  (247 231)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (40 7)  (256 231)  (256 231)  LC_3 Logic Functioning bit
 (42 7)  (258 231)  (258 231)  LC_3 Logic Functioning bit
 (8 8)  (224 232)  (224 232)  routing T_4_14.sp4_v_b_7 <X> T_4_14.sp4_h_r_7
 (9 8)  (225 232)  (225 232)  routing T_4_14.sp4_v_b_7 <X> T_4_14.sp4_h_r_7
 (14 8)  (230 232)  (230 232)  routing T_4_14.sp4_v_t_21 <X> T_4_14.lc_trk_g2_0
 (7 9)  (223 233)  (223 233)  Column buffer control bit: LH_colbuf_cntl_0

 (14 9)  (230 233)  (230 233)  routing T_4_14.sp4_v_t_21 <X> T_4_14.lc_trk_g2_0
 (16 9)  (232 233)  (232 233)  routing T_4_14.sp4_v_t_21 <X> T_4_14.lc_trk_g2_0
 (17 9)  (233 233)  (233 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (238 233)  (238 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (239 233)  (239 233)  routing T_4_14.sp4_v_b_42 <X> T_4_14.lc_trk_g2_2
 (24 9)  (240 233)  (240 233)  routing T_4_14.sp4_v_b_42 <X> T_4_14.lc_trk_g2_2
 (17 10)  (233 234)  (233 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (234 234)  (234 234)  routing T_4_14.wire_logic_cluster/lc_5/out <X> T_4_14.lc_trk_g2_5
 (21 10)  (237 234)  (237 234)  routing T_4_14.wire_logic_cluster/lc_7/out <X> T_4_14.lc_trk_g2_7
 (22 10)  (238 234)  (238 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (241 234)  (241 234)  routing T_4_14.sp4_v_b_38 <X> T_4_14.lc_trk_g2_6
 (27 10)  (243 234)  (243 234)  routing T_4_14.lc_trk_g3_5 <X> T_4_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 234)  (244 234)  routing T_4_14.lc_trk_g3_5 <X> T_4_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 234)  (245 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 234)  (246 234)  routing T_4_14.lc_trk_g3_5 <X> T_4_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (247 234)  (247 234)  routing T_4_14.lc_trk_g2_6 <X> T_4_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (248 234)  (248 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (249 234)  (249 234)  routing T_4_14.lc_trk_g2_6 <X> T_4_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (251 234)  (251 234)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.input_2_5
 (37 10)  (253 234)  (253 234)  LC_5 Logic Functioning bit
 (38 10)  (254 234)  (254 234)  LC_5 Logic Functioning bit
 (39 10)  (255 234)  (255 234)  LC_5 Logic Functioning bit
 (40 10)  (256 234)  (256 234)  LC_5 Logic Functioning bit
 (41 10)  (257 234)  (257 234)  LC_5 Logic Functioning bit
 (42 10)  (258 234)  (258 234)  LC_5 Logic Functioning bit
 (43 10)  (259 234)  (259 234)  LC_5 Logic Functioning bit
 (15 11)  (231 235)  (231 235)  routing T_4_14.sp4_v_t_33 <X> T_4_14.lc_trk_g2_4
 (16 11)  (232 235)  (232 235)  routing T_4_14.sp4_v_t_33 <X> T_4_14.lc_trk_g2_4
 (17 11)  (233 235)  (233 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (238 235)  (238 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (239 235)  (239 235)  routing T_4_14.sp4_v_b_38 <X> T_4_14.lc_trk_g2_6
 (25 11)  (241 235)  (241 235)  routing T_4_14.sp4_v_b_38 <X> T_4_14.lc_trk_g2_6
 (26 11)  (242 235)  (242 235)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (243 235)  (243 235)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 235)  (244 235)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 235)  (245 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (247 235)  (247 235)  routing T_4_14.lc_trk_g2_6 <X> T_4_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (248 235)  (248 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (249 235)  (249 235)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.input_2_5
 (34 11)  (250 235)  (250 235)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.input_2_5
 (36 11)  (252 235)  (252 235)  LC_5 Logic Functioning bit
 (37 11)  (253 235)  (253 235)  LC_5 Logic Functioning bit
 (38 11)  (254 235)  (254 235)  LC_5 Logic Functioning bit
 (39 11)  (255 235)  (255 235)  LC_5 Logic Functioning bit
 (40 11)  (256 235)  (256 235)  LC_5 Logic Functioning bit
 (41 11)  (257 235)  (257 235)  LC_5 Logic Functioning bit
 (42 11)  (258 235)  (258 235)  LC_5 Logic Functioning bit
 (43 11)  (259 235)  (259 235)  LC_5 Logic Functioning bit
 (11 12)  (227 236)  (227 236)  routing T_4_14.sp4_v_t_45 <X> T_4_14.sp4_v_b_11
 (25 12)  (241 236)  (241 236)  routing T_4_14.sp4_v_t_23 <X> T_4_14.lc_trk_g3_2
 (26 12)  (242 236)  (242 236)  routing T_4_14.lc_trk_g2_6 <X> T_4_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (243 236)  (243 236)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (244 236)  (244 236)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (245 236)  (245 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (246 236)  (246 236)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (248 236)  (248 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (249 236)  (249 236)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (250 236)  (250 236)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (251 236)  (251 236)  routing T_4_14.lc_trk_g3_5 <X> T_4_14.input_2_6
 (40 12)  (256 236)  (256 236)  LC_6 Logic Functioning bit
 (12 13)  (228 237)  (228 237)  routing T_4_14.sp4_v_t_45 <X> T_4_14.sp4_v_b_11
 (15 13)  (231 237)  (231 237)  routing T_4_14.sp4_v_t_29 <X> T_4_14.lc_trk_g3_0
 (16 13)  (232 237)  (232 237)  routing T_4_14.sp4_v_t_29 <X> T_4_14.lc_trk_g3_0
 (17 13)  (233 237)  (233 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (238 237)  (238 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (239 237)  (239 237)  routing T_4_14.sp4_v_t_23 <X> T_4_14.lc_trk_g3_2
 (25 13)  (241 237)  (241 237)  routing T_4_14.sp4_v_t_23 <X> T_4_14.lc_trk_g3_2
 (26 13)  (242 237)  (242 237)  routing T_4_14.lc_trk_g2_6 <X> T_4_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (244 237)  (244 237)  routing T_4_14.lc_trk_g2_6 <X> T_4_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 237)  (245 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (247 237)  (247 237)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (248 237)  (248 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (249 237)  (249 237)  routing T_4_14.lc_trk_g3_5 <X> T_4_14.input_2_6
 (34 13)  (250 237)  (250 237)  routing T_4_14.lc_trk_g3_5 <X> T_4_14.input_2_6
 (7 14)  (223 238)  (223 238)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (230 238)  (230 238)  routing T_4_14.sp4_v_b_36 <X> T_4_14.lc_trk_g3_4
 (16 14)  (232 238)  (232 238)  routing T_4_14.sp4_v_b_37 <X> T_4_14.lc_trk_g3_5
 (17 14)  (233 238)  (233 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (234 238)  (234 238)  routing T_4_14.sp4_v_b_37 <X> T_4_14.lc_trk_g3_5
 (22 14)  (238 238)  (238 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (29 14)  (245 238)  (245 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (248 238)  (248 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (250 238)  (250 238)  routing T_4_14.lc_trk_g1_1 <X> T_4_14.wire_logic_cluster/lc_7/in_3
 (40 14)  (256 238)  (256 238)  LC_7 Logic Functioning bit
 (42 14)  (258 238)  (258 238)  LC_7 Logic Functioning bit
 (14 15)  (230 239)  (230 239)  routing T_4_14.sp4_v_b_36 <X> T_4_14.lc_trk_g3_4
 (16 15)  (232 239)  (232 239)  routing T_4_14.sp4_v_b_36 <X> T_4_14.lc_trk_g3_4
 (17 15)  (233 239)  (233 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (234 239)  (234 239)  routing T_4_14.sp4_v_b_37 <X> T_4_14.lc_trk_g3_5
 (21 15)  (237 239)  (237 239)  routing T_4_14.sp4_r_v_b_47 <X> T_4_14.lc_trk_g3_7
 (30 15)  (246 239)  (246 239)  routing T_4_14.lc_trk_g0_2 <X> T_4_14.wire_logic_cluster/lc_7/in_1
 (40 15)  (256 239)  (256 239)  LC_7 Logic Functioning bit
 (42 15)  (258 239)  (258 239)  LC_7 Logic Functioning bit


LogicTile_5_14

 (25 0)  (295 224)  (295 224)  routing T_5_14.sp4_h_l_7 <X> T_5_14.lc_trk_g0_2
 (22 1)  (292 225)  (292 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (293 225)  (293 225)  routing T_5_14.sp4_h_l_7 <X> T_5_14.lc_trk_g0_2
 (24 1)  (294 225)  (294 225)  routing T_5_14.sp4_h_l_7 <X> T_5_14.lc_trk_g0_2
 (25 1)  (295 225)  (295 225)  routing T_5_14.sp4_h_l_7 <X> T_5_14.lc_trk_g0_2
 (0 2)  (270 226)  (270 226)  routing T_5_14.glb_netwk_7 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (1 2)  (271 226)  (271 226)  routing T_5_14.glb_netwk_7 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (2 2)  (272 226)  (272 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (9 2)  (279 226)  (279 226)  routing T_5_14.sp4_v_b_1 <X> T_5_14.sp4_h_l_36
 (26 2)  (296 226)  (296 226)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (298 226)  (298 226)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 226)  (299 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (300 226)  (300 226)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (302 226)  (302 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 226)  (303 226)  routing T_5_14.lc_trk_g2_0 <X> T_5_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (305 226)  (305 226)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.input_2_1
 (36 2)  (306 226)  (306 226)  LC_1 Logic Functioning bit
 (37 2)  (307 226)  (307 226)  LC_1 Logic Functioning bit
 (40 2)  (310 226)  (310 226)  LC_1 Logic Functioning bit
 (42 2)  (312 226)  (312 226)  LC_1 Logic Functioning bit
 (43 2)  (313 226)  (313 226)  LC_1 Logic Functioning bit
 (45 2)  (315 226)  (315 226)  LC_1 Logic Functioning bit
 (0 3)  (270 227)  (270 227)  routing T_5_14.glb_netwk_7 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (27 3)  (297 227)  (297 227)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 227)  (299 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (302 227)  (302 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (303 227)  (303 227)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.input_2_1
 (34 3)  (304 227)  (304 227)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.input_2_1
 (35 3)  (305 227)  (305 227)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.input_2_1
 (36 3)  (306 227)  (306 227)  LC_1 Logic Functioning bit
 (37 3)  (307 227)  (307 227)  LC_1 Logic Functioning bit
 (42 3)  (312 227)  (312 227)  LC_1 Logic Functioning bit
 (43 3)  (313 227)  (313 227)  LC_1 Logic Functioning bit
 (48 3)  (318 227)  (318 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (321 227)  (321 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (271 228)  (271 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (28 4)  (298 228)  (298 228)  routing T_5_14.lc_trk_g2_7 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 228)  (299 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (300 228)  (300 228)  routing T_5_14.lc_trk_g2_7 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (302 228)  (302 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (303 228)  (303 228)  routing T_5_14.lc_trk_g2_1 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (306 228)  (306 228)  LC_2 Logic Functioning bit
 (38 4)  (308 228)  (308 228)  LC_2 Logic Functioning bit
 (45 4)  (315 228)  (315 228)  LC_2 Logic Functioning bit
 (47 4)  (317 228)  (317 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (271 229)  (271 229)  routing T_5_14.lc_trk_g0_2 <X> T_5_14.wire_logic_cluster/lc_7/cen
 (28 5)  (298 229)  (298 229)  routing T_5_14.lc_trk_g2_0 <X> T_5_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 229)  (299 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (300 229)  (300 229)  routing T_5_14.lc_trk_g2_7 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (302 229)  (302 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (303 229)  (303 229)  routing T_5_14.lc_trk_g2_2 <X> T_5_14.input_2_2
 (35 5)  (305 229)  (305 229)  routing T_5_14.lc_trk_g2_2 <X> T_5_14.input_2_2
 (36 5)  (306 229)  (306 229)  LC_2 Logic Functioning bit
 (37 5)  (307 229)  (307 229)  LC_2 Logic Functioning bit
 (38 5)  (308 229)  (308 229)  LC_2 Logic Functioning bit
 (53 5)  (323 229)  (323 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (282 230)  (282 230)  routing T_5_14.sp4_v_b_5 <X> T_5_14.sp4_h_l_40
 (14 6)  (284 230)  (284 230)  routing T_5_14.sp4_h_l_1 <X> T_5_14.lc_trk_g1_4
 (26 6)  (296 230)  (296 230)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (297 230)  (297 230)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (298 230)  (298 230)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 230)  (299 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 230)  (300 230)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (302 230)  (302 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 230)  (303 230)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (304 230)  (304 230)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (306 230)  (306 230)  LC_3 Logic Functioning bit
 (37 6)  (307 230)  (307 230)  LC_3 Logic Functioning bit
 (38 6)  (308 230)  (308 230)  LC_3 Logic Functioning bit
 (39 6)  (309 230)  (309 230)  LC_3 Logic Functioning bit
 (41 6)  (311 230)  (311 230)  LC_3 Logic Functioning bit
 (43 6)  (313 230)  (313 230)  LC_3 Logic Functioning bit
 (45 6)  (315 230)  (315 230)  LC_3 Logic Functioning bit
 (46 6)  (316 230)  (316 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (285 231)  (285 231)  routing T_5_14.sp4_h_l_1 <X> T_5_14.lc_trk_g1_4
 (16 7)  (286 231)  (286 231)  routing T_5_14.sp4_h_l_1 <X> T_5_14.lc_trk_g1_4
 (17 7)  (287 231)  (287 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 7)  (297 231)  (297 231)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 231)  (299 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (300 231)  (300 231)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (301 231)  (301 231)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (306 231)  (306 231)  LC_3 Logic Functioning bit
 (38 7)  (308 231)  (308 231)  LC_3 Logic Functioning bit
 (41 7)  (311 231)  (311 231)  LC_3 Logic Functioning bit
 (43 7)  (313 231)  (313 231)  LC_3 Logic Functioning bit
 (14 8)  (284 232)  (284 232)  routing T_5_14.sp4_h_l_21 <X> T_5_14.lc_trk_g2_0
 (15 8)  (285 232)  (285 232)  routing T_5_14.tnl_op_1 <X> T_5_14.lc_trk_g2_1
 (17 8)  (287 232)  (287 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (295 232)  (295 232)  routing T_5_14.sp4_h_r_42 <X> T_5_14.lc_trk_g2_2
 (27 8)  (297 232)  (297 232)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (299 232)  (299 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (300 232)  (300 232)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (301 232)  (301 232)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 232)  (302 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 232)  (303 232)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 232)  (304 232)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 232)  (306 232)  LC_4 Logic Functioning bit
 (37 8)  (307 232)  (307 232)  LC_4 Logic Functioning bit
 (38 8)  (308 232)  (308 232)  LC_4 Logic Functioning bit
 (39 8)  (309 232)  (309 232)  LC_4 Logic Functioning bit
 (45 8)  (315 232)  (315 232)  LC_4 Logic Functioning bit
 (51 8)  (321 232)  (321 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (7 9)  (277 233)  (277 233)  Column buffer control bit: LH_colbuf_cntl_0

 (15 9)  (285 233)  (285 233)  routing T_5_14.sp4_h_l_21 <X> T_5_14.lc_trk_g2_0
 (16 9)  (286 233)  (286 233)  routing T_5_14.sp4_h_l_21 <X> T_5_14.lc_trk_g2_0
 (17 9)  (287 233)  (287 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (288 233)  (288 233)  routing T_5_14.tnl_op_1 <X> T_5_14.lc_trk_g2_1
 (22 9)  (292 233)  (292 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (293 233)  (293 233)  routing T_5_14.sp4_h_r_42 <X> T_5_14.lc_trk_g2_2
 (24 9)  (294 233)  (294 233)  routing T_5_14.sp4_h_r_42 <X> T_5_14.lc_trk_g2_2
 (25 9)  (295 233)  (295 233)  routing T_5_14.sp4_h_r_42 <X> T_5_14.lc_trk_g2_2
 (26 9)  (296 233)  (296 233)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (297 233)  (297 233)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (298 233)  (298 233)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (299 233)  (299 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (306 233)  (306 233)  LC_4 Logic Functioning bit
 (37 9)  (307 233)  (307 233)  LC_4 Logic Functioning bit
 (38 9)  (308 233)  (308 233)  LC_4 Logic Functioning bit
 (39 9)  (309 233)  (309 233)  LC_4 Logic Functioning bit
 (40 9)  (310 233)  (310 233)  LC_4 Logic Functioning bit
 (42 9)  (312 233)  (312 233)  LC_4 Logic Functioning bit
 (51 9)  (321 233)  (321 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (278 234)  (278 234)  routing T_5_14.sp4_v_t_36 <X> T_5_14.sp4_h_l_42
 (9 10)  (279 234)  (279 234)  routing T_5_14.sp4_v_t_36 <X> T_5_14.sp4_h_l_42
 (10 10)  (280 234)  (280 234)  routing T_5_14.sp4_v_t_36 <X> T_5_14.sp4_h_l_42
 (14 10)  (284 234)  (284 234)  routing T_5_14.bnl_op_4 <X> T_5_14.lc_trk_g2_4
 (15 10)  (285 234)  (285 234)  routing T_5_14.sp4_v_t_32 <X> T_5_14.lc_trk_g2_5
 (16 10)  (286 234)  (286 234)  routing T_5_14.sp4_v_t_32 <X> T_5_14.lc_trk_g2_5
 (17 10)  (287 234)  (287 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (291 234)  (291 234)  routing T_5_14.bnl_op_7 <X> T_5_14.lc_trk_g2_7
 (22 10)  (292 234)  (292 234)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (296 234)  (296 234)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (297 234)  (297 234)  routing T_5_14.lc_trk_g3_5 <X> T_5_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (298 234)  (298 234)  routing T_5_14.lc_trk_g3_5 <X> T_5_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 234)  (299 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 234)  (300 234)  routing T_5_14.lc_trk_g3_5 <X> T_5_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (302 234)  (302 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (303 234)  (303 234)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (304 234)  (304 234)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (306 234)  (306 234)  LC_5 Logic Functioning bit
 (37 10)  (307 234)  (307 234)  LC_5 Logic Functioning bit
 (38 10)  (308 234)  (308 234)  LC_5 Logic Functioning bit
 (39 10)  (309 234)  (309 234)  LC_5 Logic Functioning bit
 (41 10)  (311 234)  (311 234)  LC_5 Logic Functioning bit
 (43 10)  (313 234)  (313 234)  LC_5 Logic Functioning bit
 (45 10)  (315 234)  (315 234)  LC_5 Logic Functioning bit
 (51 10)  (321 234)  (321 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (13 11)  (283 235)  (283 235)  routing T_5_14.sp4_v_b_3 <X> T_5_14.sp4_h_l_45
 (14 11)  (284 235)  (284 235)  routing T_5_14.bnl_op_4 <X> T_5_14.lc_trk_g2_4
 (17 11)  (287 235)  (287 235)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (291 235)  (291 235)  routing T_5_14.bnl_op_7 <X> T_5_14.lc_trk_g2_7
 (27 11)  (297 235)  (297 235)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (299 235)  (299 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (301 235)  (301 235)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (306 235)  (306 235)  LC_5 Logic Functioning bit
 (38 11)  (308 235)  (308 235)  LC_5 Logic Functioning bit
 (41 11)  (311 235)  (311 235)  LC_5 Logic Functioning bit
 (43 11)  (313 235)  (313 235)  LC_5 Logic Functioning bit
 (51 11)  (321 235)  (321 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (292 236)  (292 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (293 236)  (293 236)  routing T_5_14.sp4_h_r_27 <X> T_5_14.lc_trk_g3_3
 (24 12)  (294 236)  (294 236)  routing T_5_14.sp4_h_r_27 <X> T_5_14.lc_trk_g3_3
 (26 12)  (296 236)  (296 236)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 236)  (297 236)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 236)  (299 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (300 236)  (300 236)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (301 236)  (301 236)  routing T_5_14.lc_trk_g2_5 <X> T_5_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 236)  (302 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (303 236)  (303 236)  routing T_5_14.lc_trk_g2_5 <X> T_5_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (306 236)  (306 236)  LC_6 Logic Functioning bit
 (38 12)  (308 236)  (308 236)  LC_6 Logic Functioning bit
 (45 12)  (315 236)  (315 236)  LC_6 Logic Functioning bit
 (21 13)  (291 237)  (291 237)  routing T_5_14.sp4_h_r_27 <X> T_5_14.lc_trk_g3_3
 (28 13)  (298 237)  (298 237)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (299 237)  (299 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (306 237)  (306 237)  LC_6 Logic Functioning bit
 (37 13)  (307 237)  (307 237)  LC_6 Logic Functioning bit
 (38 13)  (308 237)  (308 237)  LC_6 Logic Functioning bit
 (39 13)  (309 237)  (309 237)  LC_6 Logic Functioning bit
 (48 13)  (318 237)  (318 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (321 237)  (321 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (271 238)  (271 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (277 238)  (277 238)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (284 238)  (284 238)  routing T_5_14.sp4_v_b_36 <X> T_5_14.lc_trk_g3_4
 (16 14)  (286 238)  (286 238)  routing T_5_14.sp4_v_b_37 <X> T_5_14.lc_trk_g3_5
 (17 14)  (287 238)  (287 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (288 238)  (288 238)  routing T_5_14.sp4_v_b_37 <X> T_5_14.lc_trk_g3_5
 (21 14)  (291 238)  (291 238)  routing T_5_14.sp4_v_t_26 <X> T_5_14.lc_trk_g3_7
 (22 14)  (292 238)  (292 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (293 238)  (293 238)  routing T_5_14.sp4_v_t_26 <X> T_5_14.lc_trk_g3_7
 (14 15)  (284 239)  (284 239)  routing T_5_14.sp4_v_b_36 <X> T_5_14.lc_trk_g3_4
 (16 15)  (286 239)  (286 239)  routing T_5_14.sp4_v_b_36 <X> T_5_14.lc_trk_g3_4
 (17 15)  (287 239)  (287 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (288 239)  (288 239)  routing T_5_14.sp4_v_b_37 <X> T_5_14.lc_trk_g3_5
 (21 15)  (291 239)  (291 239)  routing T_5_14.sp4_v_t_26 <X> T_5_14.lc_trk_g3_7
 (22 15)  (292 239)  (292 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (294 239)  (294 239)  routing T_5_14.tnl_op_6 <X> T_5_14.lc_trk_g3_6
 (25 15)  (295 239)  (295 239)  routing T_5_14.tnl_op_6 <X> T_5_14.lc_trk_g3_6


RAM_Tile_6_14



LogicTile_7_14

 (15 0)  (381 224)  (381 224)  routing T_7_14.bot_op_1 <X> T_7_14.lc_trk_g0_1
 (17 0)  (383 224)  (383 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (387 224)  (387 224)  routing T_7_14.wire_logic_cluster/lc_3/out <X> T_7_14.lc_trk_g0_3
 (22 0)  (388 224)  (388 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (391 224)  (391 224)  routing T_7_14.bnr_op_2 <X> T_7_14.lc_trk_g0_2
 (27 0)  (393 224)  (393 224)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 224)  (395 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 224)  (396 224)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (398 224)  (398 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (399 224)  (399 224)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (400 224)  (400 224)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (40 0)  (406 224)  (406 224)  LC_0 Logic Functioning bit
 (41 0)  (407 224)  (407 224)  LC_0 Logic Functioning bit
 (42 0)  (408 224)  (408 224)  LC_0 Logic Functioning bit
 (43 0)  (409 224)  (409 224)  LC_0 Logic Functioning bit
 (44 0)  (410 224)  (410 224)  LC_0 Logic Functioning bit
 (15 1)  (381 225)  (381 225)  routing T_7_14.bot_op_0 <X> T_7_14.lc_trk_g0_0
 (17 1)  (383 225)  (383 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (388 225)  (388 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (391 225)  (391 225)  routing T_7_14.bnr_op_2 <X> T_7_14.lc_trk_g0_2
 (31 1)  (397 225)  (397 225)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (398 225)  (398 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (399 225)  (399 225)  routing T_7_14.lc_trk_g2_0 <X> T_7_14.input_2_0
 (40 1)  (406 225)  (406 225)  LC_0 Logic Functioning bit
 (41 1)  (407 225)  (407 225)  LC_0 Logic Functioning bit
 (42 1)  (408 225)  (408 225)  LC_0 Logic Functioning bit
 (43 1)  (409 225)  (409 225)  LC_0 Logic Functioning bit
 (14 2)  (380 226)  (380 226)  routing T_7_14.bnr_op_4 <X> T_7_14.lc_trk_g0_4
 (17 2)  (383 226)  (383 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (384 226)  (384 226)  routing T_7_14.wire_logic_cluster/lc_5/out <X> T_7_14.lc_trk_g0_5
 (21 2)  (387 226)  (387 226)  routing T_7_14.bnr_op_7 <X> T_7_14.lc_trk_g0_7
 (22 2)  (388 226)  (388 226)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (391 226)  (391 226)  routing T_7_14.wire_logic_cluster/lc_6/out <X> T_7_14.lc_trk_g0_6
 (27 2)  (393 226)  (393 226)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (394 226)  (394 226)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 226)  (395 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 226)  (396 226)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (397 226)  (397 226)  routing T_7_14.lc_trk_g0_4 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (398 226)  (398 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (406 226)  (406 226)  LC_1 Logic Functioning bit
 (41 2)  (407 226)  (407 226)  LC_1 Logic Functioning bit
 (42 2)  (408 226)  (408 226)  LC_1 Logic Functioning bit
 (43 2)  (409 226)  (409 226)  LC_1 Logic Functioning bit
 (44 2)  (410 226)  (410 226)  LC_1 Logic Functioning bit
 (14 3)  (380 227)  (380 227)  routing T_7_14.bnr_op_4 <X> T_7_14.lc_trk_g0_4
 (17 3)  (383 227)  (383 227)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (387 227)  (387 227)  routing T_7_14.bnr_op_7 <X> T_7_14.lc_trk_g0_7
 (22 3)  (388 227)  (388 227)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (396 227)  (396 227)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (398 227)  (398 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (399 227)  (399 227)  routing T_7_14.lc_trk_g2_1 <X> T_7_14.input_2_1
 (40 3)  (406 227)  (406 227)  LC_1 Logic Functioning bit
 (41 3)  (407 227)  (407 227)  LC_1 Logic Functioning bit
 (42 3)  (408 227)  (408 227)  LC_1 Logic Functioning bit
 (43 3)  (409 227)  (409 227)  LC_1 Logic Functioning bit
 (14 4)  (380 228)  (380 228)  routing T_7_14.bnr_op_0 <X> T_7_14.lc_trk_g1_0
 (17 4)  (383 228)  (383 228)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (384 228)  (384 228)  routing T_7_14.bnr_op_1 <X> T_7_14.lc_trk_g1_1
 (21 4)  (387 228)  (387 228)  routing T_7_14.bnr_op_3 <X> T_7_14.lc_trk_g1_3
 (22 4)  (388 228)  (388 228)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (393 228)  (393 228)  routing T_7_14.lc_trk_g1_6 <X> T_7_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 228)  (395 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 228)  (396 228)  routing T_7_14.lc_trk_g1_6 <X> T_7_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (397 228)  (397 228)  routing T_7_14.lc_trk_g0_7 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (398 228)  (398 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (40 4)  (406 228)  (406 228)  LC_2 Logic Functioning bit
 (41 4)  (407 228)  (407 228)  LC_2 Logic Functioning bit
 (42 4)  (408 228)  (408 228)  LC_2 Logic Functioning bit
 (43 4)  (409 228)  (409 228)  LC_2 Logic Functioning bit
 (44 4)  (410 228)  (410 228)  LC_2 Logic Functioning bit
 (14 5)  (380 229)  (380 229)  routing T_7_14.bnr_op_0 <X> T_7_14.lc_trk_g1_0
 (17 5)  (383 229)  (383 229)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (384 229)  (384 229)  routing T_7_14.bnr_op_1 <X> T_7_14.lc_trk_g1_1
 (21 5)  (387 229)  (387 229)  routing T_7_14.bnr_op_3 <X> T_7_14.lc_trk_g1_3
 (30 5)  (396 229)  (396 229)  routing T_7_14.lc_trk_g1_6 <X> T_7_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (397 229)  (397 229)  routing T_7_14.lc_trk_g0_7 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (398 229)  (398 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (399 229)  (399 229)  routing T_7_14.lc_trk_g2_2 <X> T_7_14.input_2_2
 (35 5)  (401 229)  (401 229)  routing T_7_14.lc_trk_g2_2 <X> T_7_14.input_2_2
 (40 5)  (406 229)  (406 229)  LC_2 Logic Functioning bit
 (41 5)  (407 229)  (407 229)  LC_2 Logic Functioning bit
 (42 5)  (408 229)  (408 229)  LC_2 Logic Functioning bit
 (43 5)  (409 229)  (409 229)  LC_2 Logic Functioning bit
 (17 6)  (383 230)  (383 230)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (384 230)  (384 230)  routing T_7_14.bnr_op_5 <X> T_7_14.lc_trk_g1_5
 (22 6)  (388 230)  (388 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (390 230)  (390 230)  routing T_7_14.bot_op_7 <X> T_7_14.lc_trk_g1_7
 (29 6)  (395 230)  (395 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (398 230)  (398 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (406 230)  (406 230)  LC_3 Logic Functioning bit
 (41 6)  (407 230)  (407 230)  LC_3 Logic Functioning bit
 (42 6)  (408 230)  (408 230)  LC_3 Logic Functioning bit
 (43 6)  (409 230)  (409 230)  LC_3 Logic Functioning bit
 (44 6)  (410 230)  (410 230)  LC_3 Logic Functioning bit
 (15 7)  (381 231)  (381 231)  routing T_7_14.bot_op_4 <X> T_7_14.lc_trk_g1_4
 (17 7)  (383 231)  (383 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (384 231)  (384 231)  routing T_7_14.bnr_op_5 <X> T_7_14.lc_trk_g1_5
 (22 7)  (388 231)  (388 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (390 231)  (390 231)  routing T_7_14.bot_op_6 <X> T_7_14.lc_trk_g1_6
 (31 7)  (397 231)  (397 231)  routing T_7_14.lc_trk_g0_2 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (398 231)  (398 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (401 231)  (401 231)  routing T_7_14.lc_trk_g0_3 <X> T_7_14.input_2_3
 (40 7)  (406 231)  (406 231)  LC_3 Logic Functioning bit
 (41 7)  (407 231)  (407 231)  LC_3 Logic Functioning bit
 (42 7)  (408 231)  (408 231)  LC_3 Logic Functioning bit
 (43 7)  (409 231)  (409 231)  LC_3 Logic Functioning bit
 (4 8)  (370 232)  (370 232)  routing T_7_14.sp4_h_l_37 <X> T_7_14.sp4_v_b_6
 (6 8)  (372 232)  (372 232)  routing T_7_14.sp4_h_l_37 <X> T_7_14.sp4_v_b_6
 (14 8)  (380 232)  (380 232)  routing T_7_14.wire_logic_cluster/lc_0/out <X> T_7_14.lc_trk_g2_0
 (17 8)  (383 232)  (383 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (384 232)  (384 232)  routing T_7_14.wire_logic_cluster/lc_1/out <X> T_7_14.lc_trk_g2_1
 (21 8)  (387 232)  (387 232)  routing T_7_14.sp4_v_t_14 <X> T_7_14.lc_trk_g2_3
 (22 8)  (388 232)  (388 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (389 232)  (389 232)  routing T_7_14.sp4_v_t_14 <X> T_7_14.lc_trk_g2_3
 (25 8)  (391 232)  (391 232)  routing T_7_14.wire_logic_cluster/lc_2/out <X> T_7_14.lc_trk_g2_2
 (28 8)  (394 232)  (394 232)  routing T_7_14.lc_trk_g2_3 <X> T_7_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 232)  (395 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (35 8)  (401 232)  (401 232)  routing T_7_14.lc_trk_g2_4 <X> T_7_14.input_2_4
 (37 8)  (403 232)  (403 232)  LC_4 Logic Functioning bit
 (39 8)  (405 232)  (405 232)  LC_4 Logic Functioning bit
 (40 8)  (406 232)  (406 232)  LC_4 Logic Functioning bit
 (42 8)  (408 232)  (408 232)  LC_4 Logic Functioning bit
 (44 8)  (410 232)  (410 232)  LC_4 Logic Functioning bit
 (5 9)  (371 233)  (371 233)  routing T_7_14.sp4_h_l_37 <X> T_7_14.sp4_v_b_6
 (7 9)  (373 233)  (373 233)  Column buffer control bit: LH_colbuf_cntl_0

 (17 9)  (383 233)  (383 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (388 233)  (388 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (393 233)  (393 233)  routing T_7_14.lc_trk_g1_1 <X> T_7_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 233)  (395 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (396 233)  (396 233)  routing T_7_14.lc_trk_g2_3 <X> T_7_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (398 233)  (398 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (399 233)  (399 233)  routing T_7_14.lc_trk_g2_4 <X> T_7_14.input_2_4
 (36 9)  (402 233)  (402 233)  LC_4 Logic Functioning bit
 (38 9)  (404 233)  (404 233)  LC_4 Logic Functioning bit
 (41 9)  (407 233)  (407 233)  LC_4 Logic Functioning bit
 (43 9)  (409 233)  (409 233)  LC_4 Logic Functioning bit
 (14 10)  (380 234)  (380 234)  routing T_7_14.wire_logic_cluster/lc_4/out <X> T_7_14.lc_trk_g2_4
 (21 10)  (387 234)  (387 234)  routing T_7_14.wire_logic_cluster/lc_7/out <X> T_7_14.lc_trk_g2_7
 (22 10)  (388 234)  (388 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (393 234)  (393 234)  routing T_7_14.lc_trk_g1_7 <X> T_7_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 234)  (395 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 234)  (396 234)  routing T_7_14.lc_trk_g1_7 <X> T_7_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (397 234)  (397 234)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 234)  (398 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (400 234)  (400 234)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (401 234)  (401 234)  routing T_7_14.lc_trk_g0_5 <X> T_7_14.input_2_5
 (40 10)  (406 234)  (406 234)  LC_5 Logic Functioning bit
 (41 10)  (407 234)  (407 234)  LC_5 Logic Functioning bit
 (42 10)  (408 234)  (408 234)  LC_5 Logic Functioning bit
 (43 10)  (409 234)  (409 234)  LC_5 Logic Functioning bit
 (44 10)  (410 234)  (410 234)  LC_5 Logic Functioning bit
 (17 11)  (383 235)  (383 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (30 11)  (396 235)  (396 235)  routing T_7_14.lc_trk_g1_7 <X> T_7_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (398 235)  (398 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (406 235)  (406 235)  LC_5 Logic Functioning bit
 (41 11)  (407 235)  (407 235)  LC_5 Logic Functioning bit
 (42 11)  (408 235)  (408 235)  LC_5 Logic Functioning bit
 (43 11)  (409 235)  (409 235)  LC_5 Logic Functioning bit
 (16 12)  (382 236)  (382 236)  routing T_7_14.sp4_v_t_12 <X> T_7_14.lc_trk_g3_1
 (17 12)  (383 236)  (383 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (384 236)  (384 236)  routing T_7_14.sp4_v_t_12 <X> T_7_14.lc_trk_g3_1
 (29 12)  (395 236)  (395 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (35 12)  (401 236)  (401 236)  routing T_7_14.lc_trk_g0_6 <X> T_7_14.input_2_6
 (37 12)  (403 236)  (403 236)  LC_6 Logic Functioning bit
 (39 12)  (405 236)  (405 236)  LC_6 Logic Functioning bit
 (40 12)  (406 236)  (406 236)  LC_6 Logic Functioning bit
 (42 12)  (408 236)  (408 236)  LC_6 Logic Functioning bit
 (44 12)  (410 236)  (410 236)  LC_6 Logic Functioning bit
 (22 13)  (388 237)  (388 237)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (390 237)  (390 237)  routing T_7_14.tnr_op_2 <X> T_7_14.lc_trk_g3_2
 (26 13)  (392 237)  (392 237)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (393 237)  (393 237)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 237)  (395 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (398 237)  (398 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (401 237)  (401 237)  routing T_7_14.lc_trk_g0_6 <X> T_7_14.input_2_6
 (36 13)  (402 237)  (402 237)  LC_6 Logic Functioning bit
 (38 13)  (404 237)  (404 237)  LC_6 Logic Functioning bit
 (41 13)  (407 237)  (407 237)  LC_6 Logic Functioning bit
 (43 13)  (409 237)  (409 237)  LC_6 Logic Functioning bit
 (7 14)  (373 238)  (373 238)  Column buffer control bit: LH_colbuf_cntl_7

 (21 14)  (387 238)  (387 238)  routing T_7_14.sp4_v_t_18 <X> T_7_14.lc_trk_g3_7
 (22 14)  (388 238)  (388 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (389 238)  (389 238)  routing T_7_14.sp4_v_t_18 <X> T_7_14.lc_trk_g3_7
 (27 14)  (393 238)  (393 238)  routing T_7_14.lc_trk_g3_1 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (394 238)  (394 238)  routing T_7_14.lc_trk_g3_1 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 238)  (395 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (35 14)  (401 238)  (401 238)  routing T_7_14.lc_trk_g2_7 <X> T_7_14.input_2_7
 (37 14)  (403 238)  (403 238)  LC_7 Logic Functioning bit
 (39 14)  (405 238)  (405 238)  LC_7 Logic Functioning bit
 (40 14)  (406 238)  (406 238)  LC_7 Logic Functioning bit
 (42 14)  (408 238)  (408 238)  LC_7 Logic Functioning bit
 (44 14)  (410 238)  (410 238)  LC_7 Logic Functioning bit
 (27 15)  (393 239)  (393 239)  routing T_7_14.lc_trk_g1_0 <X> T_7_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 239)  (395 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (398 239)  (398 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (399 239)  (399 239)  routing T_7_14.lc_trk_g2_7 <X> T_7_14.input_2_7
 (35 15)  (401 239)  (401 239)  routing T_7_14.lc_trk_g2_7 <X> T_7_14.input_2_7
 (36 15)  (402 239)  (402 239)  LC_7 Logic Functioning bit
 (38 15)  (404 239)  (404 239)  LC_7 Logic Functioning bit
 (41 15)  (407 239)  (407 239)  LC_7 Logic Functioning bit
 (43 15)  (409 239)  (409 239)  LC_7 Logic Functioning bit


LogicTile_8_14

 (26 0)  (446 224)  (446 224)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (448 224)  (448 224)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 224)  (449 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 224)  (450 224)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (452 224)  (452 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 224)  (453 224)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (454 224)  (454 224)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (456 224)  (456 224)  LC_0 Logic Functioning bit
 (38 0)  (458 224)  (458 224)  LC_0 Logic Functioning bit
 (39 0)  (459 224)  (459 224)  LC_0 Logic Functioning bit
 (45 0)  (465 224)  (465 224)  LC_0 Logic Functioning bit
 (28 1)  (448 225)  (448 225)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 225)  (449 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (450 225)  (450 225)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (452 225)  (452 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (453 225)  (453 225)  routing T_8_14.lc_trk_g2_0 <X> T_8_14.input_2_0
 (36 1)  (456 225)  (456 225)  LC_0 Logic Functioning bit
 (37 1)  (457 225)  (457 225)  LC_0 Logic Functioning bit
 (39 1)  (459 225)  (459 225)  LC_0 Logic Functioning bit
 (45 1)  (465 225)  (465 225)  LC_0 Logic Functioning bit
 (0 2)  (420 226)  (420 226)  routing T_8_14.glb_netwk_7 <X> T_8_14.wire_logic_cluster/lc_7/clk
 (1 2)  (421 226)  (421 226)  routing T_8_14.glb_netwk_7 <X> T_8_14.wire_logic_cluster/lc_7/clk
 (2 2)  (422 226)  (422 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (446 226)  (446 226)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (448 226)  (448 226)  routing T_8_14.lc_trk_g2_0 <X> T_8_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 226)  (449 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (451 226)  (451 226)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 226)  (452 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 226)  (453 226)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 226)  (456 226)  LC_1 Logic Functioning bit
 (37 2)  (457 226)  (457 226)  LC_1 Logic Functioning bit
 (42 2)  (462 226)  (462 226)  LC_1 Logic Functioning bit
 (43 2)  (463 226)  (463 226)  LC_1 Logic Functioning bit
 (45 2)  (465 226)  (465 226)  LC_1 Logic Functioning bit
 (0 3)  (420 227)  (420 227)  routing T_8_14.glb_netwk_7 <X> T_8_14.wire_logic_cluster/lc_7/clk
 (26 3)  (446 227)  (446 227)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (448 227)  (448 227)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 227)  (449 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (452 227)  (452 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (453 227)  (453 227)  routing T_8_14.lc_trk_g2_1 <X> T_8_14.input_2_1
 (36 3)  (456 227)  (456 227)  LC_1 Logic Functioning bit
 (37 3)  (457 227)  (457 227)  LC_1 Logic Functioning bit
 (45 3)  (465 227)  (465 227)  LC_1 Logic Functioning bit
 (26 4)  (446 228)  (446 228)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (448 228)  (448 228)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 228)  (449 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 228)  (450 228)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 228)  (452 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 228)  (453 228)  routing T_8_14.lc_trk_g2_3 <X> T_8_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (456 228)  (456 228)  LC_2 Logic Functioning bit
 (38 4)  (458 228)  (458 228)  LC_2 Logic Functioning bit
 (39 4)  (459 228)  (459 228)  LC_2 Logic Functioning bit
 (45 4)  (465 228)  (465 228)  LC_2 Logic Functioning bit
 (53 4)  (473 228)  (473 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (28 5)  (448 229)  (448 229)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 229)  (449 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (450 229)  (450 229)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (451 229)  (451 229)  routing T_8_14.lc_trk_g2_3 <X> T_8_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (452 229)  (452 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (453 229)  (453 229)  routing T_8_14.lc_trk_g2_0 <X> T_8_14.input_2_2
 (36 5)  (456 229)  (456 229)  LC_2 Logic Functioning bit
 (37 5)  (457 229)  (457 229)  LC_2 Logic Functioning bit
 (39 5)  (459 229)  (459 229)  LC_2 Logic Functioning bit
 (45 5)  (465 229)  (465 229)  LC_2 Logic Functioning bit
 (26 6)  (446 230)  (446 230)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (448 230)  (448 230)  routing T_8_14.lc_trk_g2_0 <X> T_8_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 230)  (449 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (451 230)  (451 230)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 230)  (452 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 230)  (453 230)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (455 230)  (455 230)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input_2_3
 (36 6)  (456 230)  (456 230)  LC_3 Logic Functioning bit
 (37 6)  (457 230)  (457 230)  LC_3 Logic Functioning bit
 (42 6)  (462 230)  (462 230)  LC_3 Logic Functioning bit
 (43 6)  (463 230)  (463 230)  LC_3 Logic Functioning bit
 (45 6)  (465 230)  (465 230)  LC_3 Logic Functioning bit
 (10 7)  (430 231)  (430 231)  routing T_8_14.sp4_h_l_46 <X> T_8_14.sp4_v_t_41
 (17 7)  (437 231)  (437 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (446 231)  (446 231)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 231)  (448 231)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 231)  (449 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (452 231)  (452 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (453 231)  (453 231)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input_2_3
 (34 7)  (454 231)  (454 231)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input_2_3
 (35 7)  (455 231)  (455 231)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.input_2_3
 (36 7)  (456 231)  (456 231)  LC_3 Logic Functioning bit
 (37 7)  (457 231)  (457 231)  LC_3 Logic Functioning bit
 (45 7)  (465 231)  (465 231)  LC_3 Logic Functioning bit
 (14 8)  (434 232)  (434 232)  routing T_8_14.sp4_h_l_21 <X> T_8_14.lc_trk_g2_0
 (15 8)  (435 232)  (435 232)  routing T_8_14.rgt_op_1 <X> T_8_14.lc_trk_g2_1
 (17 8)  (437 232)  (437 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (438 232)  (438 232)  routing T_8_14.rgt_op_1 <X> T_8_14.lc_trk_g2_1
 (21 8)  (441 232)  (441 232)  routing T_8_14.rgt_op_3 <X> T_8_14.lc_trk_g2_3
 (22 8)  (442 232)  (442 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (444 232)  (444 232)  routing T_8_14.rgt_op_3 <X> T_8_14.lc_trk_g2_3
 (26 8)  (446 232)  (446 232)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (448 232)  (448 232)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 232)  (449 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 232)  (450 232)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 232)  (452 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 232)  (453 232)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (454 232)  (454 232)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (456 232)  (456 232)  LC_4 Logic Functioning bit
 (38 8)  (458 232)  (458 232)  LC_4 Logic Functioning bit
 (39 8)  (459 232)  (459 232)  LC_4 Logic Functioning bit
 (45 8)  (465 232)  (465 232)  LC_4 Logic Functioning bit
 (7 9)  (427 233)  (427 233)  Column buffer control bit: LH_colbuf_cntl_0

 (15 9)  (435 233)  (435 233)  routing T_8_14.sp4_h_l_21 <X> T_8_14.lc_trk_g2_0
 (16 9)  (436 233)  (436 233)  routing T_8_14.sp4_h_l_21 <X> T_8_14.lc_trk_g2_0
 (17 9)  (437 233)  (437 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (448 233)  (448 233)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 233)  (449 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (450 233)  (450 233)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (451 233)  (451 233)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (452 233)  (452 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (453 233)  (453 233)  routing T_8_14.lc_trk_g2_0 <X> T_8_14.input_2_4
 (36 9)  (456 233)  (456 233)  LC_4 Logic Functioning bit
 (37 9)  (457 233)  (457 233)  LC_4 Logic Functioning bit
 (39 9)  (459 233)  (459 233)  LC_4 Logic Functioning bit
 (45 9)  (465 233)  (465 233)  LC_4 Logic Functioning bit
 (15 10)  (435 234)  (435 234)  routing T_8_14.rgt_op_5 <X> T_8_14.lc_trk_g2_5
 (17 10)  (437 234)  (437 234)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (438 234)  (438 234)  routing T_8_14.rgt_op_5 <X> T_8_14.lc_trk_g2_5
 (22 10)  (442 234)  (442 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (443 234)  (443 234)  routing T_8_14.sp4_v_b_47 <X> T_8_14.lc_trk_g2_7
 (24 10)  (444 234)  (444 234)  routing T_8_14.sp4_v_b_47 <X> T_8_14.lc_trk_g2_7
 (26 10)  (446 234)  (446 234)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (448 234)  (448 234)  routing T_8_14.lc_trk_g2_0 <X> T_8_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 234)  (449 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (451 234)  (451 234)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 234)  (452 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 234)  (453 234)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (454 234)  (454 234)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (455 234)  (455 234)  routing T_8_14.lc_trk_g1_4 <X> T_8_14.input_2_5
 (36 10)  (456 234)  (456 234)  LC_5 Logic Functioning bit
 (37 10)  (457 234)  (457 234)  LC_5 Logic Functioning bit
 (38 10)  (458 234)  (458 234)  LC_5 Logic Functioning bit
 (39 10)  (459 234)  (459 234)  LC_5 Logic Functioning bit
 (45 10)  (465 234)  (465 234)  LC_5 Logic Functioning bit
 (14 11)  (434 235)  (434 235)  routing T_8_14.sp4_r_v_b_36 <X> T_8_14.lc_trk_g2_4
 (17 11)  (437 235)  (437 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (446 235)  (446 235)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (448 235)  (448 235)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 235)  (449 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (451 235)  (451 235)  routing T_8_14.lc_trk_g3_7 <X> T_8_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (452 235)  (452 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (454 235)  (454 235)  routing T_8_14.lc_trk_g1_4 <X> T_8_14.input_2_5
 (36 11)  (456 235)  (456 235)  LC_5 Logic Functioning bit
 (37 11)  (457 235)  (457 235)  LC_5 Logic Functioning bit
 (45 11)  (465 235)  (465 235)  LC_5 Logic Functioning bit
 (14 12)  (434 236)  (434 236)  routing T_8_14.rgt_op_0 <X> T_8_14.lc_trk_g3_0
 (25 12)  (445 236)  (445 236)  routing T_8_14.rgt_op_2 <X> T_8_14.lc_trk_g3_2
 (26 12)  (446 236)  (446 236)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (448 236)  (448 236)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (449 236)  (449 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (450 236)  (450 236)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (451 236)  (451 236)  routing T_8_14.lc_trk_g2_5 <X> T_8_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (452 236)  (452 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (453 236)  (453 236)  routing T_8_14.lc_trk_g2_5 <X> T_8_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (456 236)  (456 236)  LC_6 Logic Functioning bit
 (38 12)  (458 236)  (458 236)  LC_6 Logic Functioning bit
 (39 12)  (459 236)  (459 236)  LC_6 Logic Functioning bit
 (45 12)  (465 236)  (465 236)  LC_6 Logic Functioning bit
 (15 13)  (435 237)  (435 237)  routing T_8_14.rgt_op_0 <X> T_8_14.lc_trk_g3_0
 (17 13)  (437 237)  (437 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (442 237)  (442 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (444 237)  (444 237)  routing T_8_14.rgt_op_2 <X> T_8_14.lc_trk_g3_2
 (28 13)  (448 237)  (448 237)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (449 237)  (449 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (450 237)  (450 237)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (452 237)  (452 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (453 237)  (453 237)  routing T_8_14.lc_trk_g2_0 <X> T_8_14.input_2_6
 (36 13)  (456 237)  (456 237)  LC_6 Logic Functioning bit
 (37 13)  (457 237)  (457 237)  LC_6 Logic Functioning bit
 (39 13)  (459 237)  (459 237)  LC_6 Logic Functioning bit
 (45 13)  (465 237)  (465 237)  LC_6 Logic Functioning bit
 (1 14)  (421 238)  (421 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (7 14)  (427 238)  (427 238)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (434 238)  (434 238)  routing T_8_14.rgt_op_4 <X> T_8_14.lc_trk_g3_4
 (21 14)  (441 238)  (441 238)  routing T_8_14.rgt_op_7 <X> T_8_14.lc_trk_g3_7
 (22 14)  (442 238)  (442 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (444 238)  (444 238)  routing T_8_14.rgt_op_7 <X> T_8_14.lc_trk_g3_7
 (25 14)  (445 238)  (445 238)  routing T_8_14.rgt_op_6 <X> T_8_14.lc_trk_g3_6
 (26 14)  (446 238)  (446 238)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (448 238)  (448 238)  routing T_8_14.lc_trk_g2_0 <X> T_8_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 238)  (449 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (451 238)  (451 238)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (452 238)  (452 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 238)  (453 238)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (455 238)  (455 238)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.input_2_7
 (36 14)  (456 238)  (456 238)  LC_7 Logic Functioning bit
 (37 14)  (457 238)  (457 238)  LC_7 Logic Functioning bit
 (42 14)  (462 238)  (462 238)  LC_7 Logic Functioning bit
 (43 14)  (463 238)  (463 238)  LC_7 Logic Functioning bit
 (45 14)  (465 238)  (465 238)  LC_7 Logic Functioning bit
 (15 15)  (435 239)  (435 239)  routing T_8_14.rgt_op_4 <X> T_8_14.lc_trk_g3_4
 (17 15)  (437 239)  (437 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (442 239)  (442 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (444 239)  (444 239)  routing T_8_14.rgt_op_6 <X> T_8_14.lc_trk_g3_6
 (26 15)  (446 239)  (446 239)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (448 239)  (448 239)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 239)  (449 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (452 239)  (452 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (453 239)  (453 239)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.input_2_7
 (34 15)  (454 239)  (454 239)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.input_2_7
 (36 15)  (456 239)  (456 239)  LC_7 Logic Functioning bit
 (37 15)  (457 239)  (457 239)  LC_7 Logic Functioning bit
 (45 15)  (465 239)  (465 239)  LC_7 Logic Functioning bit


LogicTile_9_14

 (21 0)  (495 224)  (495 224)  routing T_9_14.lft_op_3 <X> T_9_14.lc_trk_g0_3
 (22 0)  (496 224)  (496 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (498 224)  (498 224)  routing T_9_14.lft_op_3 <X> T_9_14.lc_trk_g0_3
 (25 0)  (499 224)  (499 224)  routing T_9_14.lft_op_2 <X> T_9_14.lc_trk_g0_2
 (27 0)  (501 224)  (501 224)  routing T_9_14.lc_trk_g1_0 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 224)  (503 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (506 224)  (506 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (510 224)  (510 224)  LC_0 Logic Functioning bit
 (37 0)  (511 224)  (511 224)  LC_0 Logic Functioning bit
 (38 0)  (512 224)  (512 224)  LC_0 Logic Functioning bit
 (39 0)  (513 224)  (513 224)  LC_0 Logic Functioning bit
 (44 0)  (518 224)  (518 224)  LC_0 Logic Functioning bit
 (22 1)  (496 225)  (496 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (498 225)  (498 225)  routing T_9_14.lft_op_2 <X> T_9_14.lc_trk_g0_2
 (40 1)  (514 225)  (514 225)  LC_0 Logic Functioning bit
 (41 1)  (515 225)  (515 225)  LC_0 Logic Functioning bit
 (42 1)  (516 225)  (516 225)  LC_0 Logic Functioning bit
 (43 1)  (517 225)  (517 225)  LC_0 Logic Functioning bit
 (49 1)  (523 225)  (523 225)  Carry_In_Mux bit 

 (21 2)  (495 226)  (495 226)  routing T_9_14.lft_op_7 <X> T_9_14.lc_trk_g0_7
 (22 2)  (496 226)  (496 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (498 226)  (498 226)  routing T_9_14.lft_op_7 <X> T_9_14.lc_trk_g0_7
 (25 2)  (499 226)  (499 226)  routing T_9_14.lft_op_6 <X> T_9_14.lc_trk_g0_6
 (27 2)  (501 226)  (501 226)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (503 226)  (503 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (506 226)  (506 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 226)  (510 226)  LC_1 Logic Functioning bit
 (37 2)  (511 226)  (511 226)  LC_1 Logic Functioning bit
 (38 2)  (512 226)  (512 226)  LC_1 Logic Functioning bit
 (39 2)  (513 226)  (513 226)  LC_1 Logic Functioning bit
 (44 2)  (518 226)  (518 226)  LC_1 Logic Functioning bit
 (22 3)  (496 227)  (496 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (498 227)  (498 227)  routing T_9_14.lft_op_6 <X> T_9_14.lc_trk_g0_6
 (40 3)  (514 227)  (514 227)  LC_1 Logic Functioning bit
 (41 3)  (515 227)  (515 227)  LC_1 Logic Functioning bit
 (42 3)  (516 227)  (516 227)  LC_1 Logic Functioning bit
 (43 3)  (517 227)  (517 227)  LC_1 Logic Functioning bit
 (14 4)  (488 228)  (488 228)  routing T_9_14.lft_op_0 <X> T_9_14.lc_trk_g1_0
 (15 4)  (489 228)  (489 228)  routing T_9_14.lft_op_1 <X> T_9_14.lc_trk_g1_1
 (17 4)  (491 228)  (491 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (492 228)  (492 228)  routing T_9_14.lft_op_1 <X> T_9_14.lc_trk_g1_1
 (27 4)  (501 228)  (501 228)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (503 228)  (503 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 228)  (504 228)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (506 228)  (506 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (510 228)  (510 228)  LC_2 Logic Functioning bit
 (37 4)  (511 228)  (511 228)  LC_2 Logic Functioning bit
 (38 4)  (512 228)  (512 228)  LC_2 Logic Functioning bit
 (39 4)  (513 228)  (513 228)  LC_2 Logic Functioning bit
 (44 4)  (518 228)  (518 228)  LC_2 Logic Functioning bit
 (9 5)  (483 229)  (483 229)  routing T_9_14.sp4_v_t_41 <X> T_9_14.sp4_v_b_4
 (15 5)  (489 229)  (489 229)  routing T_9_14.lft_op_0 <X> T_9_14.lc_trk_g1_0
 (17 5)  (491 229)  (491 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (40 5)  (514 229)  (514 229)  LC_2 Logic Functioning bit
 (41 5)  (515 229)  (515 229)  LC_2 Logic Functioning bit
 (42 5)  (516 229)  (516 229)  LC_2 Logic Functioning bit
 (43 5)  (517 229)  (517 229)  LC_2 Logic Functioning bit
 (14 6)  (488 230)  (488 230)  routing T_9_14.lft_op_4 <X> T_9_14.lc_trk_g1_4
 (15 6)  (489 230)  (489 230)  routing T_9_14.lft_op_5 <X> T_9_14.lc_trk_g1_5
 (17 6)  (491 230)  (491 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (492 230)  (492 230)  routing T_9_14.lft_op_5 <X> T_9_14.lc_trk_g1_5
 (29 6)  (503 230)  (503 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 230)  (506 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (510 230)  (510 230)  LC_3 Logic Functioning bit
 (37 6)  (511 230)  (511 230)  LC_3 Logic Functioning bit
 (38 6)  (512 230)  (512 230)  LC_3 Logic Functioning bit
 (39 6)  (513 230)  (513 230)  LC_3 Logic Functioning bit
 (44 6)  (518 230)  (518 230)  LC_3 Logic Functioning bit
 (15 7)  (489 231)  (489 231)  routing T_9_14.lft_op_4 <X> T_9_14.lc_trk_g1_4
 (17 7)  (491 231)  (491 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (30 7)  (504 231)  (504 231)  routing T_9_14.lc_trk_g0_2 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (514 231)  (514 231)  LC_3 Logic Functioning bit
 (41 7)  (515 231)  (515 231)  LC_3 Logic Functioning bit
 (42 7)  (516 231)  (516 231)  LC_3 Logic Functioning bit
 (43 7)  (517 231)  (517 231)  LC_3 Logic Functioning bit
 (29 8)  (503 232)  (503 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (504 232)  (504 232)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (506 232)  (506 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (510 232)  (510 232)  LC_4 Logic Functioning bit
 (37 8)  (511 232)  (511 232)  LC_4 Logic Functioning bit
 (38 8)  (512 232)  (512 232)  LC_4 Logic Functioning bit
 (39 8)  (513 232)  (513 232)  LC_4 Logic Functioning bit
 (44 8)  (518 232)  (518 232)  LC_4 Logic Functioning bit
 (30 9)  (504 233)  (504 233)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (40 9)  (514 233)  (514 233)  LC_4 Logic Functioning bit
 (41 9)  (515 233)  (515 233)  LC_4 Logic Functioning bit
 (42 9)  (516 233)  (516 233)  LC_4 Logic Functioning bit
 (43 9)  (517 233)  (517 233)  LC_4 Logic Functioning bit
 (29 10)  (503 234)  (503 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 234)  (504 234)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 234)  (506 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (510 234)  (510 234)  LC_5 Logic Functioning bit
 (37 10)  (511 234)  (511 234)  LC_5 Logic Functioning bit
 (38 10)  (512 234)  (512 234)  LC_5 Logic Functioning bit
 (39 10)  (513 234)  (513 234)  LC_5 Logic Functioning bit
 (44 10)  (518 234)  (518 234)  LC_5 Logic Functioning bit
 (30 11)  (504 235)  (504 235)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (40 11)  (514 235)  (514 235)  LC_5 Logic Functioning bit
 (41 11)  (515 235)  (515 235)  LC_5 Logic Functioning bit
 (42 11)  (516 235)  (516 235)  LC_5 Logic Functioning bit
 (43 11)  (517 235)  (517 235)  LC_5 Logic Functioning bit
 (29 12)  (503 236)  (503 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (506 236)  (506 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (510 236)  (510 236)  LC_6 Logic Functioning bit
 (37 12)  (511 236)  (511 236)  LC_6 Logic Functioning bit
 (38 12)  (512 236)  (512 236)  LC_6 Logic Functioning bit
 (39 12)  (513 236)  (513 236)  LC_6 Logic Functioning bit
 (44 12)  (518 236)  (518 236)  LC_6 Logic Functioning bit
 (30 13)  (504 237)  (504 237)  routing T_9_14.lc_trk_g0_3 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (514 237)  (514 237)  LC_6 Logic Functioning bit
 (41 13)  (515 237)  (515 237)  LC_6 Logic Functioning bit
 (42 13)  (516 237)  (516 237)  LC_6 Logic Functioning bit
 (43 13)  (517 237)  (517 237)  LC_6 Logic Functioning bit
 (27 14)  (501 238)  (501 238)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (503 238)  (503 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (504 238)  (504 238)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (506 238)  (506 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (510 238)  (510 238)  LC_7 Logic Functioning bit
 (37 14)  (511 238)  (511 238)  LC_7 Logic Functioning bit
 (38 14)  (512 238)  (512 238)  LC_7 Logic Functioning bit
 (39 14)  (513 238)  (513 238)  LC_7 Logic Functioning bit
 (44 14)  (518 238)  (518 238)  LC_7 Logic Functioning bit
 (40 15)  (514 239)  (514 239)  LC_7 Logic Functioning bit
 (41 15)  (515 239)  (515 239)  LC_7 Logic Functioning bit
 (42 15)  (516 239)  (516 239)  LC_7 Logic Functioning bit
 (43 15)  (517 239)  (517 239)  LC_7 Logic Functioning bit


LogicTile_10_14

 (0 2)  (528 226)  (528 226)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (1 2)  (529 226)  (529 226)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (530 226)  (530 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (528 227)  (528 227)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (15 7)  (543 231)  (543 231)  routing T_10_14.sp4_v_t_9 <X> T_10_14.lc_trk_g1_4
 (16 7)  (544 231)  (544 231)  routing T_10_14.sp4_v_t_9 <X> T_10_14.lc_trk_g1_4
 (17 7)  (545 231)  (545 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (12 10)  (540 234)  (540 234)  routing T_10_14.sp4_v_t_45 <X> T_10_14.sp4_h_l_45
 (25 10)  (553 234)  (553 234)  routing T_10_14.wire_logic_cluster/lc_6/out <X> T_10_14.lc_trk_g2_6
 (11 11)  (539 235)  (539 235)  routing T_10_14.sp4_v_t_45 <X> T_10_14.sp4_h_l_45
 (22 11)  (550 235)  (550 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 12)  (559 236)  (559 236)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (560 236)  (560 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (562 236)  (562 236)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (564 236)  (564 236)  LC_6 Logic Functioning bit
 (37 12)  (565 236)  (565 236)  LC_6 Logic Functioning bit
 (38 12)  (566 236)  (566 236)  LC_6 Logic Functioning bit
 (39 12)  (567 236)  (567 236)  LC_6 Logic Functioning bit
 (45 12)  (573 236)  (573 236)  LC_6 Logic Functioning bit
 (36 13)  (564 237)  (564 237)  LC_6 Logic Functioning bit
 (37 13)  (565 237)  (565 237)  LC_6 Logic Functioning bit
 (38 13)  (566 237)  (566 237)  LC_6 Logic Functioning bit
 (39 13)  (567 237)  (567 237)  LC_6 Logic Functioning bit
 (7 14)  (535 238)  (535 238)  Column buffer control bit: LH_colbuf_cntl_7

 (31 14)  (559 238)  (559 238)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (560 238)  (560 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (561 238)  (561 238)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (564 238)  (564 238)  LC_7 Logic Functioning bit
 (37 14)  (565 238)  (565 238)  LC_7 Logic Functioning bit
 (38 14)  (566 238)  (566 238)  LC_7 Logic Functioning bit
 (39 14)  (567 238)  (567 238)  LC_7 Logic Functioning bit
 (45 14)  (573 238)  (573 238)  LC_7 Logic Functioning bit
 (51 14)  (579 238)  (579 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (580 238)  (580 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (31 15)  (559 239)  (559 239)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (564 239)  (564 239)  LC_7 Logic Functioning bit
 (37 15)  (565 239)  (565 239)  LC_7 Logic Functioning bit
 (38 15)  (566 239)  (566 239)  LC_7 Logic Functioning bit
 (39 15)  (567 239)  (567 239)  LC_7 Logic Functioning bit


LogicTile_11_14

 (7 9)  (589 233)  (589 233)  Column buffer control bit: LH_colbuf_cntl_0

 (7 14)  (589 238)  (589 238)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_14

 (7 14)  (643 238)  (643 238)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_14



LogicTile_14_14



LogicTile_15_14



LogicTile_16_14



LogicTile_17_14



LogicTile_18_14



RAM_Tile_19_14



LogicTile_20_14



LogicTile_21_14



LogicTile_22_14



LogicTile_23_14



LogicTile_24_14



IpCon_Tile_25_14



LogicTile_2_13

 (21 0)  (129 208)  (129 208)  routing T_2_13.sp4_h_r_11 <X> T_2_13.lc_trk_g0_3
 (22 0)  (130 208)  (130 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (131 208)  (131 208)  routing T_2_13.sp4_h_r_11 <X> T_2_13.lc_trk_g0_3
 (24 0)  (132 208)  (132 208)  routing T_2_13.sp4_h_r_11 <X> T_2_13.lc_trk_g0_3
 (0 2)  (108 210)  (108 210)  routing T_2_13.glb_netwk_7 <X> T_2_13.wire_logic_cluster/lc_7/clk
 (1 2)  (109 210)  (109 210)  routing T_2_13.glb_netwk_7 <X> T_2_13.wire_logic_cluster/lc_7/clk
 (2 2)  (110 210)  (110 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (121 210)  (121 210)  routing T_2_13.sp4_h_r_2 <X> T_2_13.sp4_v_t_39
 (31 2)  (139 210)  (139 210)  routing T_2_13.lc_trk_g2_4 <X> T_2_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (140 210)  (140 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (141 210)  (141 210)  routing T_2_13.lc_trk_g2_4 <X> T_2_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (144 210)  (144 210)  LC_1 Logic Functioning bit
 (37 2)  (145 210)  (145 210)  LC_1 Logic Functioning bit
 (38 2)  (146 210)  (146 210)  LC_1 Logic Functioning bit
 (39 2)  (147 210)  (147 210)  LC_1 Logic Functioning bit
 (45 2)  (153 210)  (153 210)  LC_1 Logic Functioning bit
 (0 3)  (108 211)  (108 211)  routing T_2_13.glb_netwk_7 <X> T_2_13.wire_logic_cluster/lc_7/clk
 (12 3)  (120 211)  (120 211)  routing T_2_13.sp4_h_r_2 <X> T_2_13.sp4_v_t_39
 (36 3)  (144 211)  (144 211)  LC_1 Logic Functioning bit
 (37 3)  (145 211)  (145 211)  LC_1 Logic Functioning bit
 (38 3)  (146 211)  (146 211)  LC_1 Logic Functioning bit
 (39 3)  (147 211)  (147 211)  LC_1 Logic Functioning bit
 (45 3)  (153 211)  (153 211)  LC_1 Logic Functioning bit
 (1 4)  (109 212)  (109 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (108 213)  (108 213)  routing T_2_13.glb_netwk_3 <X> T_2_13.wire_logic_cluster/lc_7/cen
 (15 11)  (123 219)  (123 219)  routing T_2_13.sp4_v_t_33 <X> T_2_13.lc_trk_g2_4
 (16 11)  (124 219)  (124 219)  routing T_2_13.sp4_v_t_33 <X> T_2_13.lc_trk_g2_4
 (17 11)  (125 219)  (125 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (32 12)  (140 220)  (140 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (144 220)  (144 220)  LC_6 Logic Functioning bit
 (37 12)  (145 220)  (145 220)  LC_6 Logic Functioning bit
 (38 12)  (146 220)  (146 220)  LC_6 Logic Functioning bit
 (39 12)  (147 220)  (147 220)  LC_6 Logic Functioning bit
 (45 12)  (153 220)  (153 220)  LC_6 Logic Functioning bit
 (31 13)  (139 221)  (139 221)  routing T_2_13.lc_trk_g0_3 <X> T_2_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (144 221)  (144 221)  LC_6 Logic Functioning bit
 (37 13)  (145 221)  (145 221)  LC_6 Logic Functioning bit
 (38 13)  (146 221)  (146 221)  LC_6 Logic Functioning bit
 (39 13)  (147 221)  (147 221)  LC_6 Logic Functioning bit
 (45 13)  (153 221)  (153 221)  LC_6 Logic Functioning bit
 (53 13)  (161 221)  (161 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (109 222)  (109 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_3_13

 (15 0)  (177 208)  (177 208)  routing T_3_13.lft_op_1 <X> T_3_13.lc_trk_g0_1
 (17 0)  (179 208)  (179 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (180 208)  (180 208)  routing T_3_13.lft_op_1 <X> T_3_13.lc_trk_g0_1
 (26 0)  (188 208)  (188 208)  routing T_3_13.lc_trk_g0_4 <X> T_3_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (190 208)  (190 208)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (191 208)  (191 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (192 208)  (192 208)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (193 208)  (193 208)  routing T_3_13.lc_trk_g3_4 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (194 208)  (194 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (195 208)  (195 208)  routing T_3_13.lc_trk_g3_4 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (196 208)  (196 208)  routing T_3_13.lc_trk_g3_4 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (197 208)  (197 208)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.input_2_0
 (36 0)  (198 208)  (198 208)  LC_0 Logic Functioning bit
 (38 0)  (200 208)  (200 208)  LC_0 Logic Functioning bit
 (45 0)  (207 208)  (207 208)  LC_0 Logic Functioning bit
 (46 0)  (208 208)  (208 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (29 1)  (191 209)  (191 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (192 209)  (192 209)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (194 209)  (194 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (196 209)  (196 209)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.input_2_0
 (35 1)  (197 209)  (197 209)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.input_2_0
 (36 1)  (198 209)  (198 209)  LC_0 Logic Functioning bit
 (37 1)  (199 209)  (199 209)  LC_0 Logic Functioning bit
 (38 1)  (200 209)  (200 209)  LC_0 Logic Functioning bit
 (0 2)  (162 210)  (162 210)  routing T_3_13.glb_netwk_7 <X> T_3_13.wire_logic_cluster/lc_7/clk
 (1 2)  (163 210)  (163 210)  routing T_3_13.glb_netwk_7 <X> T_3_13.wire_logic_cluster/lc_7/clk
 (2 2)  (164 210)  (164 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (166 210)  (166 210)  routing T_3_13.sp4_h_r_0 <X> T_3_13.sp4_v_t_37
 (26 2)  (188 210)  (188 210)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (189 210)  (189 210)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 210)  (191 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (192 210)  (192 210)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (193 210)  (193 210)  routing T_3_13.lc_trk_g0_4 <X> T_3_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (194 210)  (194 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (197 210)  (197 210)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.input_2_1
 (36 2)  (198 210)  (198 210)  LC_1 Logic Functioning bit
 (38 2)  (200 210)  (200 210)  LC_1 Logic Functioning bit
 (43 2)  (205 210)  (205 210)  LC_1 Logic Functioning bit
 (45 2)  (207 210)  (207 210)  LC_1 Logic Functioning bit
 (47 2)  (209 210)  (209 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (162 211)  (162 211)  routing T_3_13.glb_netwk_7 <X> T_3_13.wire_logic_cluster/lc_7/clk
 (5 3)  (167 211)  (167 211)  routing T_3_13.sp4_h_r_0 <X> T_3_13.sp4_v_t_37
 (14 3)  (176 211)  (176 211)  routing T_3_13.top_op_4 <X> T_3_13.lc_trk_g0_4
 (15 3)  (177 211)  (177 211)  routing T_3_13.top_op_4 <X> T_3_13.lc_trk_g0_4
 (17 3)  (179 211)  (179 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (188 211)  (188 211)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (189 211)  (189 211)  routing T_3_13.lc_trk_g1_6 <X> T_3_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 211)  (191 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (192 211)  (192 211)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (194 211)  (194 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (195 211)  (195 211)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.input_2_1
 (35 3)  (197 211)  (197 211)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.input_2_1
 (37 3)  (199 211)  (199 211)  LC_1 Logic Functioning bit
 (42 3)  (204 211)  (204 211)  LC_1 Logic Functioning bit
 (0 4)  (162 212)  (162 212)  routing T_3_13.lc_trk_g2_2 <X> T_3_13.wire_logic_cluster/lc_7/cen
 (1 4)  (163 212)  (163 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (188 212)  (188 212)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.wire_logic_cluster/lc_2/in_0
 (31 4)  (193 212)  (193 212)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (194 212)  (194 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (195 212)  (195 212)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (196 212)  (196 212)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (197 212)  (197 212)  routing T_3_13.lc_trk_g3_7 <X> T_3_13.input_2_2
 (36 4)  (198 212)  (198 212)  LC_2 Logic Functioning bit
 (37 4)  (199 212)  (199 212)  LC_2 Logic Functioning bit
 (41 4)  (203 212)  (203 212)  LC_2 Logic Functioning bit
 (42 4)  (204 212)  (204 212)  LC_2 Logic Functioning bit
 (43 4)  (205 212)  (205 212)  LC_2 Logic Functioning bit
 (45 4)  (207 212)  (207 212)  LC_2 Logic Functioning bit
 (46 4)  (208 212)  (208 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (163 213)  (163 213)  routing T_3_13.lc_trk_g2_2 <X> T_3_13.wire_logic_cluster/lc_7/cen
 (26 5)  (188 213)  (188 213)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (190 213)  (190 213)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (191 213)  (191 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (193 213)  (193 213)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (194 213)  (194 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (195 213)  (195 213)  routing T_3_13.lc_trk_g3_7 <X> T_3_13.input_2_2
 (34 5)  (196 213)  (196 213)  routing T_3_13.lc_trk_g3_7 <X> T_3_13.input_2_2
 (35 5)  (197 213)  (197 213)  routing T_3_13.lc_trk_g3_7 <X> T_3_13.input_2_2
 (36 5)  (198 213)  (198 213)  LC_2 Logic Functioning bit
 (37 5)  (199 213)  (199 213)  LC_2 Logic Functioning bit
 (40 5)  (202 213)  (202 213)  LC_2 Logic Functioning bit
 (42 5)  (204 213)  (204 213)  LC_2 Logic Functioning bit
 (43 5)  (205 213)  (205 213)  LC_2 Logic Functioning bit
 (53 5)  (215 213)  (215 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (183 214)  (183 214)  routing T_3_13.sp4_v_b_15 <X> T_3_13.lc_trk_g1_7
 (22 6)  (184 214)  (184 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (185 214)  (185 214)  routing T_3_13.sp4_v_b_15 <X> T_3_13.lc_trk_g1_7
 (25 6)  (187 214)  (187 214)  routing T_3_13.lft_op_6 <X> T_3_13.lc_trk_g1_6
 (26 6)  (188 214)  (188 214)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (189 214)  (189 214)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (191 214)  (191 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (192 214)  (192 214)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (193 214)  (193 214)  routing T_3_13.lc_trk_g0_4 <X> T_3_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (194 214)  (194 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (198 214)  (198 214)  LC_3 Logic Functioning bit
 (43 6)  (205 214)  (205 214)  LC_3 Logic Functioning bit
 (45 6)  (207 214)  (207 214)  LC_3 Logic Functioning bit
 (47 6)  (209 214)  (209 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (183 215)  (183 215)  routing T_3_13.sp4_v_b_15 <X> T_3_13.lc_trk_g1_7
 (22 7)  (184 215)  (184 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (186 215)  (186 215)  routing T_3_13.lft_op_6 <X> T_3_13.lc_trk_g1_6
 (26 7)  (188 215)  (188 215)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (190 215)  (190 215)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (191 215)  (191 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (192 215)  (192 215)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (194 215)  (194 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (198 215)  (198 215)  LC_3 Logic Functioning bit
 (37 7)  (199 215)  (199 215)  LC_3 Logic Functioning bit
 (42 7)  (204 215)  (204 215)  LC_3 Logic Functioning bit
 (44 7)  (206 215)  (206 215)  LC_3 Logic Functioning bit
 (8 8)  (170 216)  (170 216)  routing T_3_13.sp4_v_b_7 <X> T_3_13.sp4_h_r_7
 (9 8)  (171 216)  (171 216)  routing T_3_13.sp4_v_b_7 <X> T_3_13.sp4_h_r_7
 (21 8)  (183 216)  (183 216)  routing T_3_13.sp4_v_t_22 <X> T_3_13.lc_trk_g2_3
 (22 8)  (184 216)  (184 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (185 216)  (185 216)  routing T_3_13.sp4_v_t_22 <X> T_3_13.lc_trk_g2_3
 (26 8)  (188 216)  (188 216)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (189 216)  (189 216)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (190 216)  (190 216)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (191 216)  (191 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (193 216)  (193 216)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (194 216)  (194 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (195 216)  (195 216)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (196 216)  (196 216)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (197 216)  (197 216)  routing T_3_13.lc_trk_g3_5 <X> T_3_13.input_2_4
 (37 8)  (199 216)  (199 216)  LC_4 Logic Functioning bit
 (42 8)  (204 216)  (204 216)  LC_4 Logic Functioning bit
 (45 8)  (207 216)  (207 216)  LC_4 Logic Functioning bit
 (47 8)  (209 216)  (209 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (213 216)  (213 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (183 217)  (183 217)  routing T_3_13.sp4_v_t_22 <X> T_3_13.lc_trk_g2_3
 (22 9)  (184 217)  (184 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (187 217)  (187 217)  routing T_3_13.sp4_r_v_b_34 <X> T_3_13.lc_trk_g2_2
 (26 9)  (188 217)  (188 217)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (190 217)  (190 217)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (191 217)  (191 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (192 217)  (192 217)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (193 217)  (193 217)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (194 217)  (194 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (195 217)  (195 217)  routing T_3_13.lc_trk_g3_5 <X> T_3_13.input_2_4
 (34 9)  (196 217)  (196 217)  routing T_3_13.lc_trk_g3_5 <X> T_3_13.input_2_4
 (37 9)  (199 217)  (199 217)  LC_4 Logic Functioning bit
 (53 9)  (215 217)  (215 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (183 218)  (183 218)  routing T_3_13.rgt_op_7 <X> T_3_13.lc_trk_g2_7
 (22 10)  (184 218)  (184 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (186 218)  (186 218)  routing T_3_13.rgt_op_7 <X> T_3_13.lc_trk_g2_7
 (26 10)  (188 218)  (188 218)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (189 218)  (189 218)  routing T_3_13.lc_trk_g3_3 <X> T_3_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (190 218)  (190 218)  routing T_3_13.lc_trk_g3_3 <X> T_3_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 218)  (191 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 218)  (193 218)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 218)  (194 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 218)  (195 218)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (198 218)  (198 218)  LC_5 Logic Functioning bit
 (37 10)  (199 218)  (199 218)  LC_5 Logic Functioning bit
 (38 10)  (200 218)  (200 218)  LC_5 Logic Functioning bit
 (39 10)  (201 218)  (201 218)  LC_5 Logic Functioning bit
 (41 10)  (203 218)  (203 218)  LC_5 Logic Functioning bit
 (42 10)  (204 218)  (204 218)  LC_5 Logic Functioning bit
 (43 10)  (205 218)  (205 218)  LC_5 Logic Functioning bit
 (45 10)  (207 218)  (207 218)  LC_5 Logic Functioning bit
 (51 10)  (213 218)  (213 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (184 219)  (184 219)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (185 219)  (185 219)  routing T_3_13.sp12_v_t_21 <X> T_3_13.lc_trk_g2_6
 (25 11)  (187 219)  (187 219)  routing T_3_13.sp12_v_t_21 <X> T_3_13.lc_trk_g2_6
 (26 11)  (188 219)  (188 219)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (189 219)  (189 219)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 219)  (190 219)  routing T_3_13.lc_trk_g3_6 <X> T_3_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 219)  (191 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (192 219)  (192 219)  routing T_3_13.lc_trk_g3_3 <X> T_3_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (193 219)  (193 219)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (194 219)  (194 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (195 219)  (195 219)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.input_2_5
 (34 11)  (196 219)  (196 219)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.input_2_5
 (35 11)  (197 219)  (197 219)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.input_2_5
 (36 11)  (198 219)  (198 219)  LC_5 Logic Functioning bit
 (37 11)  (199 219)  (199 219)  LC_5 Logic Functioning bit
 (38 11)  (200 219)  (200 219)  LC_5 Logic Functioning bit
 (41 11)  (203 219)  (203 219)  LC_5 Logic Functioning bit
 (42 11)  (204 219)  (204 219)  LC_5 Logic Functioning bit
 (43 11)  (205 219)  (205 219)  LC_5 Logic Functioning bit
 (46 11)  (208 219)  (208 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (184 220)  (184 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (187 220)  (187 220)  routing T_3_13.rgt_op_2 <X> T_3_13.lc_trk_g3_2
 (26 12)  (188 220)  (188 220)  routing T_3_13.lc_trk_g0_4 <X> T_3_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (190 220)  (190 220)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (191 220)  (191 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (192 220)  (192 220)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (194 220)  (194 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (195 220)  (195 220)  routing T_3_13.lc_trk_g3_0 <X> T_3_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (196 220)  (196 220)  routing T_3_13.lc_trk_g3_0 <X> T_3_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (197 220)  (197 220)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.input_2_6
 (36 12)  (198 220)  (198 220)  LC_6 Logic Functioning bit
 (38 12)  (200 220)  (200 220)  LC_6 Logic Functioning bit
 (45 12)  (207 220)  (207 220)  LC_6 Logic Functioning bit
 (14 13)  (176 221)  (176 221)  routing T_3_13.sp4_r_v_b_40 <X> T_3_13.lc_trk_g3_0
 (17 13)  (179 221)  (179 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (183 221)  (183 221)  routing T_3_13.sp4_r_v_b_43 <X> T_3_13.lc_trk_g3_3
 (22 13)  (184 221)  (184 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (186 221)  (186 221)  routing T_3_13.rgt_op_2 <X> T_3_13.lc_trk_g3_2
 (29 13)  (191 221)  (191 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (192 221)  (192 221)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (194 221)  (194 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (196 221)  (196 221)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.input_2_6
 (35 13)  (197 221)  (197 221)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.input_2_6
 (36 13)  (198 221)  (198 221)  LC_6 Logic Functioning bit
 (37 13)  (199 221)  (199 221)  LC_6 Logic Functioning bit
 (38 13)  (200 221)  (200 221)  LC_6 Logic Functioning bit
 (44 13)  (206 221)  (206 221)  LC_6 Logic Functioning bit
 (46 13)  (208 221)  (208 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (163 222)  (163 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (17 14)  (179 222)  (179 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (184 222)  (184 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (188 222)  (188 222)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (189 222)  (189 222)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (191 222)  (191 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (192 222)  (192 222)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (193 222)  (193 222)  routing T_3_13.lc_trk_g0_4 <X> T_3_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (194 222)  (194 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (199 222)  (199 222)  LC_7 Logic Functioning bit
 (39 14)  (201 222)  (201 222)  LC_7 Logic Functioning bit
 (40 14)  (202 222)  (202 222)  LC_7 Logic Functioning bit
 (42 14)  (204 222)  (204 222)  LC_7 Logic Functioning bit
 (43 14)  (205 222)  (205 222)  LC_7 Logic Functioning bit
 (45 14)  (207 222)  (207 222)  LC_7 Logic Functioning bit
 (14 15)  (176 223)  (176 223)  routing T_3_13.sp4_r_v_b_44 <X> T_3_13.lc_trk_g3_4
 (17 15)  (179 223)  (179 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (180 223)  (180 223)  routing T_3_13.sp4_r_v_b_45 <X> T_3_13.lc_trk_g3_5
 (21 15)  (183 223)  (183 223)  routing T_3_13.sp4_r_v_b_47 <X> T_3_13.lc_trk_g3_7
 (22 15)  (184 223)  (184 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (188 223)  (188 223)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (190 223)  (190 223)  routing T_3_13.lc_trk_g2_7 <X> T_3_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (191 223)  (191 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (192 223)  (192 223)  routing T_3_13.lc_trk_g1_7 <X> T_3_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (194 223)  (194 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (195 223)  (195 223)  routing T_3_13.lc_trk_g2_3 <X> T_3_13.input_2_7
 (35 15)  (197 223)  (197 223)  routing T_3_13.lc_trk_g2_3 <X> T_3_13.input_2_7
 (37 15)  (199 223)  (199 223)  LC_7 Logic Functioning bit
 (41 15)  (203 223)  (203 223)  LC_7 Logic Functioning bit
 (42 15)  (204 223)  (204 223)  LC_7 Logic Functioning bit
 (43 15)  (205 223)  (205 223)  LC_7 Logic Functioning bit
 (46 15)  (208 223)  (208 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_4_13

 (15 0)  (231 208)  (231 208)  routing T_4_13.top_op_1 <X> T_4_13.lc_trk_g0_1
 (17 0)  (233 208)  (233 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (238 208)  (238 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (240 208)  (240 208)  routing T_4_13.bot_op_3 <X> T_4_13.lc_trk_g0_3
 (25 0)  (241 208)  (241 208)  routing T_4_13.lft_op_2 <X> T_4_13.lc_trk_g0_2
 (26 0)  (242 208)  (242 208)  routing T_4_13.lc_trk_g2_4 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (245 208)  (245 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (247 208)  (247 208)  routing T_4_13.lc_trk_g2_7 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (248 208)  (248 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (249 208)  (249 208)  routing T_4_13.lc_trk_g2_7 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (40 0)  (256 208)  (256 208)  LC_0 Logic Functioning bit
 (18 1)  (234 209)  (234 209)  routing T_4_13.top_op_1 <X> T_4_13.lc_trk_g0_1
 (22 1)  (238 209)  (238 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (240 209)  (240 209)  routing T_4_13.lft_op_2 <X> T_4_13.lc_trk_g0_2
 (28 1)  (244 209)  (244 209)  routing T_4_13.lc_trk_g2_4 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (245 209)  (245 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (247 209)  (247 209)  routing T_4_13.lc_trk_g2_7 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (248 209)  (248 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (249 209)  (249 209)  routing T_4_13.lc_trk_g2_0 <X> T_4_13.input_2_0
 (40 1)  (256 209)  (256 209)  LC_0 Logic Functioning bit
 (41 1)  (257 209)  (257 209)  LC_0 Logic Functioning bit
 (15 2)  (231 210)  (231 210)  routing T_4_13.top_op_5 <X> T_4_13.lc_trk_g0_5
 (17 2)  (233 210)  (233 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (31 2)  (247 210)  (247 210)  routing T_4_13.lc_trk_g0_4 <X> T_4_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (248 210)  (248 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (252 210)  (252 210)  LC_1 Logic Functioning bit
 (37 2)  (253 210)  (253 210)  LC_1 Logic Functioning bit
 (38 2)  (254 210)  (254 210)  LC_1 Logic Functioning bit
 (39 2)  (255 210)  (255 210)  LC_1 Logic Functioning bit
 (42 2)  (258 210)  (258 210)  LC_1 Logic Functioning bit
 (43 2)  (259 210)  (259 210)  LC_1 Logic Functioning bit
 (50 2)  (266 210)  (266 210)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (233 211)  (233 211)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (234 211)  (234 211)  routing T_4_13.top_op_5 <X> T_4_13.lc_trk_g0_5
 (22 3)  (238 211)  (238 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (239 211)  (239 211)  routing T_4_13.sp4_v_b_22 <X> T_4_13.lc_trk_g0_6
 (24 3)  (240 211)  (240 211)  routing T_4_13.sp4_v_b_22 <X> T_4_13.lc_trk_g0_6
 (36 3)  (252 211)  (252 211)  LC_1 Logic Functioning bit
 (37 3)  (253 211)  (253 211)  LC_1 Logic Functioning bit
 (38 3)  (254 211)  (254 211)  LC_1 Logic Functioning bit
 (39 3)  (255 211)  (255 211)  LC_1 Logic Functioning bit
 (42 3)  (258 211)  (258 211)  LC_1 Logic Functioning bit
 (43 3)  (259 211)  (259 211)  LC_1 Logic Functioning bit
 (46 3)  (262 211)  (262 211)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (264 211)  (264 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (267 211)  (267 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (231 212)  (231 212)  routing T_4_13.bot_op_1 <X> T_4_13.lc_trk_g1_1
 (17 4)  (233 212)  (233 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (238 212)  (238 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (240 212)  (240 212)  routing T_4_13.top_op_3 <X> T_4_13.lc_trk_g1_3
 (26 4)  (242 212)  (242 212)  routing T_4_13.lc_trk_g0_6 <X> T_4_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (244 212)  (244 212)  routing T_4_13.lc_trk_g2_5 <X> T_4_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 212)  (245 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 212)  (246 212)  routing T_4_13.lc_trk_g2_5 <X> T_4_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (247 212)  (247 212)  routing T_4_13.lc_trk_g0_5 <X> T_4_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 212)  (248 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (21 5)  (237 213)  (237 213)  routing T_4_13.top_op_3 <X> T_4_13.lc_trk_g1_3
 (22 5)  (238 213)  (238 213)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (240 213)  (240 213)  routing T_4_13.bot_op_2 <X> T_4_13.lc_trk_g1_2
 (26 5)  (242 213)  (242 213)  routing T_4_13.lc_trk_g0_6 <X> T_4_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 213)  (245 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (41 5)  (257 213)  (257 213)  LC_2 Logic Functioning bit
 (43 5)  (259 213)  (259 213)  LC_2 Logic Functioning bit
 (1 6)  (217 214)  (217 214)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_0 glb2local_0
 (15 6)  (231 214)  (231 214)  routing T_4_13.top_op_5 <X> T_4_13.lc_trk_g1_5
 (17 6)  (233 214)  (233 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (234 215)  (234 215)  routing T_4_13.top_op_5 <X> T_4_13.lc_trk_g1_5
 (10 8)  (226 216)  (226 216)  routing T_4_13.sp4_v_t_39 <X> T_4_13.sp4_h_r_7
 (14 8)  (230 216)  (230 216)  routing T_4_13.sp4_h_l_21 <X> T_4_13.lc_trk_g2_0
 (22 8)  (238 216)  (238 216)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (240 216)  (240 216)  routing T_4_13.tnr_op_3 <X> T_4_13.lc_trk_g2_3
 (28 8)  (244 216)  (244 216)  routing T_4_13.lc_trk_g2_5 <X> T_4_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (245 216)  (245 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (246 216)  (246 216)  routing T_4_13.lc_trk_g2_5 <X> T_4_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (247 216)  (247 216)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (248 216)  (248 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (249 216)  (249 216)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (250 216)  (250 216)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (251 216)  (251 216)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.input_2_4
 (40 8)  (256 216)  (256 216)  LC_4 Logic Functioning bit
 (42 8)  (258 216)  (258 216)  LC_4 Logic Functioning bit
 (43 8)  (259 216)  (259 216)  LC_4 Logic Functioning bit
 (10 9)  (226 217)  (226 217)  routing T_4_13.sp4_h_r_2 <X> T_4_13.sp4_v_b_7
 (15 9)  (231 217)  (231 217)  routing T_4_13.sp4_h_l_21 <X> T_4_13.lc_trk_g2_0
 (16 9)  (232 217)  (232 217)  routing T_4_13.sp4_h_l_21 <X> T_4_13.lc_trk_g2_0
 (17 9)  (233 217)  (233 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (242 217)  (242 217)  routing T_4_13.lc_trk_g3_3 <X> T_4_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (243 217)  (243 217)  routing T_4_13.lc_trk_g3_3 <X> T_4_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (244 217)  (244 217)  routing T_4_13.lc_trk_g3_3 <X> T_4_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (245 217)  (245 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (248 217)  (248 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (250 217)  (250 217)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.input_2_4
 (42 9)  (258 217)  (258 217)  LC_4 Logic Functioning bit
 (43 9)  (259 217)  (259 217)  LC_4 Logic Functioning bit
 (15 10)  (231 218)  (231 218)  routing T_4_13.sp4_v_t_32 <X> T_4_13.lc_trk_g2_5
 (16 10)  (232 218)  (232 218)  routing T_4_13.sp4_v_t_32 <X> T_4_13.lc_trk_g2_5
 (17 10)  (233 218)  (233 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (238 218)  (238 218)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (240 218)  (240 218)  routing T_4_13.tnl_op_7 <X> T_4_13.lc_trk_g2_7
 (27 10)  (243 218)  (243 218)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (244 218)  (244 218)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (245 218)  (245 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (246 218)  (246 218)  routing T_4_13.lc_trk_g3_5 <X> T_4_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (248 218)  (248 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (251 218)  (251 218)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.input_2_5
 (37 10)  (253 218)  (253 218)  LC_5 Logic Functioning bit
 (38 10)  (254 218)  (254 218)  LC_5 Logic Functioning bit
 (39 10)  (255 218)  (255 218)  LC_5 Logic Functioning bit
 (40 10)  (256 218)  (256 218)  LC_5 Logic Functioning bit
 (41 10)  (257 218)  (257 218)  LC_5 Logic Functioning bit
 (42 10)  (258 218)  (258 218)  LC_5 Logic Functioning bit
 (43 10)  (259 218)  (259 218)  LC_5 Logic Functioning bit
 (46 10)  (262 218)  (262 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (267 218)  (267 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (230 219)  (230 219)  routing T_4_13.tnl_op_4 <X> T_4_13.lc_trk_g2_4
 (15 11)  (231 219)  (231 219)  routing T_4_13.tnl_op_4 <X> T_4_13.lc_trk_g2_4
 (17 11)  (233 219)  (233 219)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (237 219)  (237 219)  routing T_4_13.tnl_op_7 <X> T_4_13.lc_trk_g2_7
 (22 11)  (238 219)  (238 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (240 219)  (240 219)  routing T_4_13.tnr_op_6 <X> T_4_13.lc_trk_g2_6
 (26 11)  (242 219)  (242 219)  routing T_4_13.lc_trk_g2_3 <X> T_4_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (244 219)  (244 219)  routing T_4_13.lc_trk_g2_3 <X> T_4_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (245 219)  (245 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (247 219)  (247 219)  routing T_4_13.lc_trk_g0_2 <X> T_4_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (248 219)  (248 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (249 219)  (249 219)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.input_2_5
 (34 11)  (250 219)  (250 219)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.input_2_5
 (35 11)  (251 219)  (251 219)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.input_2_5
 (36 11)  (252 219)  (252 219)  LC_5 Logic Functioning bit
 (37 11)  (253 219)  (253 219)  LC_5 Logic Functioning bit
 (38 11)  (254 219)  (254 219)  LC_5 Logic Functioning bit
 (39 11)  (255 219)  (255 219)  LC_5 Logic Functioning bit
 (40 11)  (256 219)  (256 219)  LC_5 Logic Functioning bit
 (41 11)  (257 219)  (257 219)  LC_5 Logic Functioning bit
 (42 11)  (258 219)  (258 219)  LC_5 Logic Functioning bit
 (43 11)  (259 219)  (259 219)  LC_5 Logic Functioning bit
 (46 11)  (262 219)  (262 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (267 219)  (267 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (238 220)  (238 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (239 220)  (239 220)  routing T_4_13.sp4_v_t_30 <X> T_4_13.lc_trk_g3_3
 (24 12)  (240 220)  (240 220)  routing T_4_13.sp4_v_t_30 <X> T_4_13.lc_trk_g3_3
 (29 12)  (245 220)  (245 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (248 220)  (248 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (250 220)  (250 220)  routing T_4_13.lc_trk_g1_2 <X> T_4_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (251 220)  (251 220)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.input_2_6
 (40 12)  (256 220)  (256 220)  LC_6 Logic Functioning bit
 (27 13)  (243 221)  (243 221)  routing T_4_13.lc_trk_g1_1 <X> T_4_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (245 221)  (245 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (246 221)  (246 221)  routing T_4_13.lc_trk_g0_3 <X> T_4_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (247 221)  (247 221)  routing T_4_13.lc_trk_g1_2 <X> T_4_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (248 221)  (248 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (249 221)  (249 221)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.input_2_6
 (35 13)  (251 221)  (251 221)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.input_2_6
 (51 13)  (267 221)  (267 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (269 221)  (269 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (11 14)  (227 222)  (227 222)  routing T_4_13.sp4_h_r_5 <X> T_4_13.sp4_v_t_46
 (13 14)  (229 222)  (229 222)  routing T_4_13.sp4_h_r_5 <X> T_4_13.sp4_v_t_46
 (14 14)  (230 222)  (230 222)  routing T_4_13.sp4_v_b_36 <X> T_4_13.lc_trk_g3_4
 (15 14)  (231 222)  (231 222)  routing T_4_13.tnr_op_5 <X> T_4_13.lc_trk_g3_5
 (17 14)  (233 222)  (233 222)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (241 222)  (241 222)  routing T_4_13.sp4_h_r_46 <X> T_4_13.lc_trk_g3_6
 (26 14)  (242 222)  (242 222)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (245 222)  (245 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (246 222)  (246 222)  routing T_4_13.lc_trk_g0_6 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (248 222)  (248 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (250 222)  (250 222)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (251 222)  (251 222)  routing T_4_13.lc_trk_g0_5 <X> T_4_13.input_2_7
 (36 14)  (252 222)  (252 222)  LC_7 Logic Functioning bit
 (37 14)  (253 222)  (253 222)  LC_7 Logic Functioning bit
 (38 14)  (254 222)  (254 222)  LC_7 Logic Functioning bit
 (39 14)  (255 222)  (255 222)  LC_7 Logic Functioning bit
 (41 14)  (257 222)  (257 222)  LC_7 Logic Functioning bit
 (42 14)  (258 222)  (258 222)  LC_7 Logic Functioning bit
 (43 14)  (259 222)  (259 222)  LC_7 Logic Functioning bit
 (12 15)  (228 223)  (228 223)  routing T_4_13.sp4_h_r_5 <X> T_4_13.sp4_v_t_46
 (14 15)  (230 223)  (230 223)  routing T_4_13.sp4_v_b_36 <X> T_4_13.lc_trk_g3_4
 (16 15)  (232 223)  (232 223)  routing T_4_13.sp4_v_b_36 <X> T_4_13.lc_trk_g3_4
 (17 15)  (233 223)  (233 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (238 223)  (238 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (239 223)  (239 223)  routing T_4_13.sp4_h_r_46 <X> T_4_13.lc_trk_g3_6
 (24 15)  (240 223)  (240 223)  routing T_4_13.sp4_h_r_46 <X> T_4_13.lc_trk_g3_6
 (25 15)  (241 223)  (241 223)  routing T_4_13.sp4_h_r_46 <X> T_4_13.lc_trk_g3_6
 (27 15)  (243 223)  (243 223)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (244 223)  (244 223)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (245 223)  (245 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (246 223)  (246 223)  routing T_4_13.lc_trk_g0_6 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (247 223)  (247 223)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (248 223)  (248 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (252 223)  (252 223)  LC_7 Logic Functioning bit
 (38 15)  (254 223)  (254 223)  LC_7 Logic Functioning bit
 (41 15)  (257 223)  (257 223)  LC_7 Logic Functioning bit
 (43 15)  (259 223)  (259 223)  LC_7 Logic Functioning bit


LogicTile_5_13

 (15 0)  (285 208)  (285 208)  routing T_5_13.top_op_1 <X> T_5_13.lc_trk_g0_1
 (17 0)  (287 208)  (287 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (292 208)  (292 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (294 208)  (294 208)  routing T_5_13.top_op_3 <X> T_5_13.lc_trk_g0_3
 (29 0)  (299 208)  (299 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (301 208)  (301 208)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (302 208)  (302 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (304 208)  (304 208)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (305 208)  (305 208)  routing T_5_13.lc_trk_g0_4 <X> T_5_13.input_2_0
 (39 0)  (309 208)  (309 208)  LC_0 Logic Functioning bit
 (40 0)  (310 208)  (310 208)  LC_0 Logic Functioning bit
 (46 0)  (316 208)  (316 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (288 209)  (288 209)  routing T_5_13.top_op_1 <X> T_5_13.lc_trk_g0_1
 (21 1)  (291 209)  (291 209)  routing T_5_13.top_op_3 <X> T_5_13.lc_trk_g0_3
 (26 1)  (296 209)  (296 209)  routing T_5_13.lc_trk_g2_2 <X> T_5_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (298 209)  (298 209)  routing T_5_13.lc_trk_g2_2 <X> T_5_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (299 209)  (299 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (301 209)  (301 209)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (302 209)  (302 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (308 209)  (308 209)  LC_0 Logic Functioning bit
 (39 1)  (309 209)  (309 209)  LC_0 Logic Functioning bit
 (41 1)  (311 209)  (311 209)  LC_0 Logic Functioning bit
 (48 1)  (318 209)  (318 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (14 2)  (284 210)  (284 210)  routing T_5_13.sp12_h_l_3 <X> T_5_13.lc_trk_g0_4
 (15 2)  (285 210)  (285 210)  routing T_5_13.lft_op_5 <X> T_5_13.lc_trk_g0_5
 (17 2)  (287 210)  (287 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (288 210)  (288 210)  routing T_5_13.lft_op_5 <X> T_5_13.lc_trk_g0_5
 (27 2)  (297 210)  (297 210)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (299 210)  (299 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (300 210)  (300 210)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (301 210)  (301 210)  routing T_5_13.lc_trk_g2_4 <X> T_5_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (302 210)  (302 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (303 210)  (303 210)  routing T_5_13.lc_trk_g2_4 <X> T_5_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (305 210)  (305 210)  routing T_5_13.lc_trk_g1_4 <X> T_5_13.input_2_1
 (40 2)  (310 210)  (310 210)  LC_1 Logic Functioning bit
 (14 3)  (284 211)  (284 211)  routing T_5_13.sp12_h_l_3 <X> T_5_13.lc_trk_g0_4
 (15 3)  (285 211)  (285 211)  routing T_5_13.sp12_h_l_3 <X> T_5_13.lc_trk_g0_4
 (17 3)  (287 211)  (287 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (296 211)  (296 211)  routing T_5_13.lc_trk_g0_3 <X> T_5_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (299 211)  (299 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (302 211)  (302 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (304 211)  (304 211)  routing T_5_13.lc_trk_g1_4 <X> T_5_13.input_2_1
 (27 4)  (297 212)  (297 212)  routing T_5_13.lc_trk_g3_0 <X> T_5_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (298 212)  (298 212)  routing T_5_13.lc_trk_g3_0 <X> T_5_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (299 212)  (299 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (302 212)  (302 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (304 212)  (304 212)  routing T_5_13.lc_trk_g1_2 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (305 212)  (305 212)  routing T_5_13.lc_trk_g0_4 <X> T_5_13.input_2_2
 (40 4)  (310 212)  (310 212)  LC_2 Logic Functioning bit
 (22 5)  (292 213)  (292 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (294 213)  (294 213)  routing T_5_13.top_op_2 <X> T_5_13.lc_trk_g1_2
 (25 5)  (295 213)  (295 213)  routing T_5_13.top_op_2 <X> T_5_13.lc_trk_g1_2
 (26 5)  (296 213)  (296 213)  routing T_5_13.lc_trk_g2_2 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (298 213)  (298 213)  routing T_5_13.lc_trk_g2_2 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 213)  (299 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (301 213)  (301 213)  routing T_5_13.lc_trk_g1_2 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (302 213)  (302 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (15 6)  (285 214)  (285 214)  routing T_5_13.top_op_5 <X> T_5_13.lc_trk_g1_5
 (17 6)  (287 214)  (287 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (295 214)  (295 214)  routing T_5_13.lft_op_6 <X> T_5_13.lc_trk_g1_6
 (27 6)  (297 214)  (297 214)  routing T_5_13.lc_trk_g3_5 <X> T_5_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (298 214)  (298 214)  routing T_5_13.lc_trk_g3_5 <X> T_5_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (299 214)  (299 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (300 214)  (300 214)  routing T_5_13.lc_trk_g3_5 <X> T_5_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (302 214)  (302 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (303 214)  (303 214)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (304 214)  (304 214)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (50 6)  (320 214)  (320 214)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (284 215)  (284 215)  routing T_5_13.top_op_4 <X> T_5_13.lc_trk_g1_4
 (15 7)  (285 215)  (285 215)  routing T_5_13.top_op_4 <X> T_5_13.lc_trk_g1_4
 (17 7)  (287 215)  (287 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (288 215)  (288 215)  routing T_5_13.top_op_5 <X> T_5_13.lc_trk_g1_5
 (22 7)  (292 215)  (292 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (294 215)  (294 215)  routing T_5_13.lft_op_6 <X> T_5_13.lc_trk_g1_6
 (26 7)  (296 215)  (296 215)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (297 215)  (297 215)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (298 215)  (298 215)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (299 215)  (299 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (306 215)  (306 215)  LC_3 Logic Functioning bit
 (14 8)  (284 216)  (284 216)  routing T_5_13.wire_logic_cluster/lc_0/out <X> T_5_13.lc_trk_g2_0
 (25 8)  (295 216)  (295 216)  routing T_5_13.sp4_h_r_34 <X> T_5_13.lc_trk_g2_2
 (29 8)  (299 216)  (299 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (301 216)  (301 216)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (302 216)  (302 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (304 216)  (304 216)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (307 216)  (307 216)  LC_4 Logic Functioning bit
 (46 8)  (316 216)  (316 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (320 216)  (320 216)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (287 217)  (287 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (292 217)  (292 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (293 217)  (293 217)  routing T_5_13.sp4_h_r_34 <X> T_5_13.lc_trk_g2_2
 (24 9)  (294 217)  (294 217)  routing T_5_13.sp4_h_r_34 <X> T_5_13.lc_trk_g2_2
 (31 9)  (301 217)  (301 217)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (307 217)  (307 217)  LC_4 Logic Functioning bit
 (46 9)  (316 217)  (316 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (284 218)  (284 218)  routing T_5_13.sp4_h_r_44 <X> T_5_13.lc_trk_g2_4
 (25 10)  (295 218)  (295 218)  routing T_5_13.sp4_h_r_38 <X> T_5_13.lc_trk_g2_6
 (27 10)  (297 218)  (297 218)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (298 218)  (298 218)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (299 218)  (299 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (300 218)  (300 218)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (301 218)  (301 218)  routing T_5_13.lc_trk_g2_6 <X> T_5_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (302 218)  (302 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (303 218)  (303 218)  routing T_5_13.lc_trk_g2_6 <X> T_5_13.wire_logic_cluster/lc_5/in_3
 (40 10)  (310 218)  (310 218)  LC_5 Logic Functioning bit
 (42 10)  (312 218)  (312 218)  LC_5 Logic Functioning bit
 (14 11)  (284 219)  (284 219)  routing T_5_13.sp4_h_r_44 <X> T_5_13.lc_trk_g2_4
 (15 11)  (285 219)  (285 219)  routing T_5_13.sp4_h_r_44 <X> T_5_13.lc_trk_g2_4
 (16 11)  (286 219)  (286 219)  routing T_5_13.sp4_h_r_44 <X> T_5_13.lc_trk_g2_4
 (17 11)  (287 219)  (287 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (292 219)  (292 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (293 219)  (293 219)  routing T_5_13.sp4_h_r_38 <X> T_5_13.lc_trk_g2_6
 (24 11)  (294 219)  (294 219)  routing T_5_13.sp4_h_r_38 <X> T_5_13.lc_trk_g2_6
 (30 11)  (300 219)  (300 219)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (301 219)  (301 219)  routing T_5_13.lc_trk_g2_6 <X> T_5_13.wire_logic_cluster/lc_5/in_3
 (40 11)  (310 219)  (310 219)  LC_5 Logic Functioning bit
 (42 11)  (312 219)  (312 219)  LC_5 Logic Functioning bit
 (14 12)  (284 220)  (284 220)  routing T_5_13.sp4_h_r_40 <X> T_5_13.lc_trk_g3_0
 (17 12)  (287 220)  (287 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (288 220)  (288 220)  routing T_5_13.wire_logic_cluster/lc_1/out <X> T_5_13.lc_trk_g3_1
 (26 12)  (296 220)  (296 220)  routing T_5_13.lc_trk_g0_4 <X> T_5_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (297 220)  (297 220)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (298 220)  (298 220)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (299 220)  (299 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (301 220)  (301 220)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (302 220)  (302 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (304 220)  (304 220)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (307 220)  (307 220)  LC_6 Logic Functioning bit
 (50 12)  (320 220)  (320 220)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (284 221)  (284 221)  routing T_5_13.sp4_h_r_40 <X> T_5_13.lc_trk_g3_0
 (15 13)  (285 221)  (285 221)  routing T_5_13.sp4_h_r_40 <X> T_5_13.lc_trk_g3_0
 (16 13)  (286 221)  (286 221)  routing T_5_13.sp4_h_r_40 <X> T_5_13.lc_trk_g3_0
 (17 13)  (287 221)  (287 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (292 221)  (292 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (293 221)  (293 221)  routing T_5_13.sp4_v_b_42 <X> T_5_13.lc_trk_g3_2
 (24 13)  (294 221)  (294 221)  routing T_5_13.sp4_v_b_42 <X> T_5_13.lc_trk_g3_2
 (29 13)  (299 221)  (299 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (300 221)  (300 221)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (301 221)  (301 221)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (46 13)  (316 221)  (316 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (318 221)  (318 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (282 222)  (282 222)  routing T_5_13.sp4_v_t_40 <X> T_5_13.sp4_h_l_46
 (17 14)  (287 222)  (287 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (288 222)  (288 222)  routing T_5_13.wire_logic_cluster/lc_5/out <X> T_5_13.lc_trk_g3_5
 (22 14)  (292 222)  (292 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (293 222)  (293 222)  routing T_5_13.sp4_h_r_31 <X> T_5_13.lc_trk_g3_7
 (24 14)  (294 222)  (294 222)  routing T_5_13.sp4_h_r_31 <X> T_5_13.lc_trk_g3_7
 (26 14)  (296 222)  (296 222)  routing T_5_13.lc_trk_g0_5 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (32 14)  (302 222)  (302 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (303 222)  (303 222)  routing T_5_13.lc_trk_g2_0 <X> T_5_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (306 222)  (306 222)  LC_7 Logic Functioning bit
 (37 14)  (307 222)  (307 222)  LC_7 Logic Functioning bit
 (38 14)  (308 222)  (308 222)  LC_7 Logic Functioning bit
 (39 14)  (309 222)  (309 222)  LC_7 Logic Functioning bit
 (41 14)  (311 222)  (311 222)  LC_7 Logic Functioning bit
 (42 14)  (312 222)  (312 222)  LC_7 Logic Functioning bit
 (43 14)  (313 222)  (313 222)  LC_7 Logic Functioning bit
 (50 14)  (320 222)  (320 222)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (281 223)  (281 223)  routing T_5_13.sp4_v_t_40 <X> T_5_13.sp4_h_l_46
 (13 15)  (283 223)  (283 223)  routing T_5_13.sp4_v_t_40 <X> T_5_13.sp4_h_l_46
 (21 15)  (291 223)  (291 223)  routing T_5_13.sp4_h_r_31 <X> T_5_13.lc_trk_g3_7
 (29 15)  (299 223)  (299 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (306 223)  (306 223)  LC_7 Logic Functioning bit
 (37 15)  (307 223)  (307 223)  LC_7 Logic Functioning bit
 (38 15)  (308 223)  (308 223)  LC_7 Logic Functioning bit
 (39 15)  (309 223)  (309 223)  LC_7 Logic Functioning bit
 (40 15)  (310 223)  (310 223)  LC_7 Logic Functioning bit
 (42 15)  (312 223)  (312 223)  LC_7 Logic Functioning bit
 (43 15)  (313 223)  (313 223)  LC_7 Logic Functioning bit
 (46 15)  (316 223)  (316 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (318 223)  (318 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_6_13

 (8 0)  (332 208)  (332 208)  routing T_6_13.sp4_h_l_40 <X> T_6_13.sp4_h_r_1
 (10 0)  (334 208)  (334 208)  routing T_6_13.sp4_h_l_40 <X> T_6_13.sp4_h_r_1
 (9 4)  (333 212)  (333 212)  routing T_6_13.sp4_h_l_36 <X> T_6_13.sp4_h_r_4
 (10 4)  (334 212)  (334 212)  routing T_6_13.sp4_h_l_36 <X> T_6_13.sp4_h_r_4
 (13 5)  (337 213)  (337 213)  routing T_6_13.sp4_v_t_37 <X> T_6_13.sp4_h_r_5
 (5 8)  (329 216)  (329 216)  routing T_6_13.sp4_h_l_38 <X> T_6_13.sp4_h_r_6
 (4 9)  (328 217)  (328 217)  routing T_6_13.sp4_h_l_38 <X> T_6_13.sp4_h_r_6
 (11 11)  (335 219)  (335 219)  routing T_6_13.sp4_h_r_8 <X> T_6_13.sp4_h_l_45
 (12 14)  (336 222)  (336 222)  routing T_6_13.sp4_v_t_46 <X> T_6_13.sp4_h_l_46
 (5 15)  (329 223)  (329 223)  routing T_6_13.sp4_h_l_44 <X> T_6_13.sp4_v_t_44
 (11 15)  (335 223)  (335 223)  routing T_6_13.sp4_v_t_46 <X> T_6_13.sp4_h_l_46


LogicTile_7_13

 (21 0)  (387 208)  (387 208)  routing T_7_13.sp4_h_r_19 <X> T_7_13.lc_trk_g0_3
 (22 0)  (388 208)  (388 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (389 208)  (389 208)  routing T_7_13.sp4_h_r_19 <X> T_7_13.lc_trk_g0_3
 (24 0)  (390 208)  (390 208)  routing T_7_13.sp4_h_r_19 <X> T_7_13.lc_trk_g0_3
 (28 0)  (394 208)  (394 208)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (395 208)  (395 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (396 208)  (396 208)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (398 208)  (398 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (400 208)  (400 208)  routing T_7_13.lc_trk_g1_0 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (401 208)  (401 208)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.input_2_0
 (36 0)  (402 208)  (402 208)  LC_0 Logic Functioning bit
 (37 0)  (403 208)  (403 208)  LC_0 Logic Functioning bit
 (38 0)  (404 208)  (404 208)  LC_0 Logic Functioning bit
 (45 0)  (411 208)  (411 208)  LC_0 Logic Functioning bit
 (21 1)  (387 209)  (387 209)  routing T_7_13.sp4_h_r_19 <X> T_7_13.lc_trk_g0_3
 (22 1)  (388 209)  (388 209)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (389 209)  (389 209)  routing T_7_13.sp12_h_l_17 <X> T_7_13.lc_trk_g0_2
 (25 1)  (391 209)  (391 209)  routing T_7_13.sp12_h_l_17 <X> T_7_13.lc_trk_g0_2
 (28 1)  (394 209)  (394 209)  routing T_7_13.lc_trk_g2_0 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (395 209)  (395 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (396 209)  (396 209)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (398 209)  (398 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (399 209)  (399 209)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.input_2_0
 (36 1)  (402 209)  (402 209)  LC_0 Logic Functioning bit
 (37 1)  (403 209)  (403 209)  LC_0 Logic Functioning bit
 (38 1)  (404 209)  (404 209)  LC_0 Logic Functioning bit
 (39 1)  (405 209)  (405 209)  LC_0 Logic Functioning bit
 (45 1)  (411 209)  (411 209)  LC_0 Logic Functioning bit
 (0 2)  (366 210)  (366 210)  routing T_7_13.glb_netwk_7 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (1 2)  (367 210)  (367 210)  routing T_7_13.glb_netwk_7 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (2 2)  (368 210)  (368 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (380 210)  (380 210)  routing T_7_13.sp4_h_l_1 <X> T_7_13.lc_trk_g0_4
 (26 2)  (392 210)  (392 210)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (393 210)  (393 210)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (394 210)  (394 210)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (395 210)  (395 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (396 210)  (396 210)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (398 210)  (398 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (399 210)  (399 210)  routing T_7_13.lc_trk_g2_0 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (402 210)  (402 210)  LC_1 Logic Functioning bit
 (38 2)  (404 210)  (404 210)  LC_1 Logic Functioning bit
 (41 2)  (407 210)  (407 210)  LC_1 Logic Functioning bit
 (43 2)  (409 210)  (409 210)  LC_1 Logic Functioning bit
 (45 2)  (411 210)  (411 210)  LC_1 Logic Functioning bit
 (0 3)  (366 211)  (366 211)  routing T_7_13.glb_netwk_7 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (15 3)  (381 211)  (381 211)  routing T_7_13.sp4_h_l_1 <X> T_7_13.lc_trk_g0_4
 (16 3)  (382 211)  (382 211)  routing T_7_13.sp4_h_l_1 <X> T_7_13.lc_trk_g0_4
 (17 3)  (383 211)  (383 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (388 211)  (388 211)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (389 211)  (389 211)  routing T_7_13.sp12_h_l_21 <X> T_7_13.lc_trk_g0_6
 (25 3)  (391 211)  (391 211)  routing T_7_13.sp12_h_l_21 <X> T_7_13.lc_trk_g0_6
 (28 3)  (394 211)  (394 211)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (395 211)  (395 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (396 211)  (396 211)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.wire_logic_cluster/lc_1/in_1
 (37 3)  (403 211)  (403 211)  LC_1 Logic Functioning bit
 (39 3)  (405 211)  (405 211)  LC_1 Logic Functioning bit
 (45 3)  (411 211)  (411 211)  LC_1 Logic Functioning bit
 (1 4)  (367 212)  (367 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (380 212)  (380 212)  routing T_7_13.sp4_h_l_5 <X> T_7_13.lc_trk_g1_0
 (15 4)  (381 212)  (381 212)  routing T_7_13.sp4_h_l_4 <X> T_7_13.lc_trk_g1_1
 (16 4)  (382 212)  (382 212)  routing T_7_13.sp4_h_l_4 <X> T_7_13.lc_trk_g1_1
 (17 4)  (383 212)  (383 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (384 212)  (384 212)  routing T_7_13.sp4_h_l_4 <X> T_7_13.lc_trk_g1_1
 (22 4)  (388 212)  (388 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (391 212)  (391 212)  routing T_7_13.sp4_h_r_10 <X> T_7_13.lc_trk_g1_2
 (28 4)  (394 212)  (394 212)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (395 212)  (395 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (396 212)  (396 212)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (398 212)  (398 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (400 212)  (400 212)  routing T_7_13.lc_trk_g1_2 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 212)  (402 212)  LC_2 Logic Functioning bit
 (38 4)  (404 212)  (404 212)  LC_2 Logic Functioning bit
 (45 4)  (411 212)  (411 212)  LC_2 Logic Functioning bit
 (0 5)  (366 213)  (366 213)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_7/cen
 (1 5)  (367 213)  (367 213)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_7/cen
 (14 5)  (380 213)  (380 213)  routing T_7_13.sp4_h_l_5 <X> T_7_13.lc_trk_g1_0
 (15 5)  (381 213)  (381 213)  routing T_7_13.sp4_h_l_5 <X> T_7_13.lc_trk_g1_0
 (16 5)  (382 213)  (382 213)  routing T_7_13.sp4_h_l_5 <X> T_7_13.lc_trk_g1_0
 (17 5)  (383 213)  (383 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (384 213)  (384 213)  routing T_7_13.sp4_h_l_4 <X> T_7_13.lc_trk_g1_1
 (21 5)  (387 213)  (387 213)  routing T_7_13.sp4_r_v_b_27 <X> T_7_13.lc_trk_g1_3
 (22 5)  (388 213)  (388 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (389 213)  (389 213)  routing T_7_13.sp4_h_r_10 <X> T_7_13.lc_trk_g1_2
 (24 5)  (390 213)  (390 213)  routing T_7_13.sp4_h_r_10 <X> T_7_13.lc_trk_g1_2
 (28 5)  (394 213)  (394 213)  routing T_7_13.lc_trk_g2_0 <X> T_7_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 213)  (395 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (396 213)  (396 213)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (397 213)  (397 213)  routing T_7_13.lc_trk_g1_2 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (402 213)  (402 213)  LC_2 Logic Functioning bit
 (37 5)  (403 213)  (403 213)  LC_2 Logic Functioning bit
 (38 5)  (404 213)  (404 213)  LC_2 Logic Functioning bit
 (39 5)  (405 213)  (405 213)  LC_2 Logic Functioning bit
 (45 5)  (411 213)  (411 213)  LC_2 Logic Functioning bit
 (51 5)  (417 213)  (417 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (392 214)  (392 214)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (395 214)  (395 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 214)  (396 214)  routing T_7_13.lc_trk_g0_4 <X> T_7_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (398 214)  (398 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 214)  (399 214)  routing T_7_13.lc_trk_g2_0 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (401 214)  (401 214)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.input_2_3
 (36 6)  (402 214)  (402 214)  LC_3 Logic Functioning bit
 (38 6)  (404 214)  (404 214)  LC_3 Logic Functioning bit
 (41 6)  (407 214)  (407 214)  LC_3 Logic Functioning bit
 (43 6)  (409 214)  (409 214)  LC_3 Logic Functioning bit
 (45 6)  (411 214)  (411 214)  LC_3 Logic Functioning bit
 (26 7)  (392 215)  (392 215)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 215)  (394 215)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 215)  (395 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (398 215)  (398 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (399 215)  (399 215)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.input_2_3
 (34 7)  (400 215)  (400 215)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.input_2_3
 (36 7)  (402 215)  (402 215)  LC_3 Logic Functioning bit
 (38 7)  (404 215)  (404 215)  LC_3 Logic Functioning bit
 (43 7)  (409 215)  (409 215)  LC_3 Logic Functioning bit
 (45 7)  (411 215)  (411 215)  LC_3 Logic Functioning bit
 (51 7)  (417 215)  (417 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (380 216)  (380 216)  routing T_7_13.sp4_h_r_40 <X> T_7_13.lc_trk_g2_0
 (25 8)  (391 216)  (391 216)  routing T_7_13.sp4_h_r_42 <X> T_7_13.lc_trk_g2_2
 (27 8)  (393 216)  (393 216)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (394 216)  (394 216)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (395 216)  (395 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (397 216)  (397 216)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 216)  (398 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 216)  (399 216)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (400 216)  (400 216)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (401 216)  (401 216)  routing T_7_13.lc_trk_g0_6 <X> T_7_13.input_2_4
 (36 8)  (402 216)  (402 216)  LC_4 Logic Functioning bit
 (37 8)  (403 216)  (403 216)  LC_4 Logic Functioning bit
 (38 8)  (404 216)  (404 216)  LC_4 Logic Functioning bit
 (41 8)  (407 216)  (407 216)  LC_4 Logic Functioning bit
 (43 8)  (409 216)  (409 216)  LC_4 Logic Functioning bit
 (45 8)  (411 216)  (411 216)  LC_4 Logic Functioning bit
 (14 9)  (380 217)  (380 217)  routing T_7_13.sp4_h_r_40 <X> T_7_13.lc_trk_g2_0
 (15 9)  (381 217)  (381 217)  routing T_7_13.sp4_h_r_40 <X> T_7_13.lc_trk_g2_0
 (16 9)  (382 217)  (382 217)  routing T_7_13.sp4_h_r_40 <X> T_7_13.lc_trk_g2_0
 (17 9)  (383 217)  (383 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (388 217)  (388 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (389 217)  (389 217)  routing T_7_13.sp4_h_r_42 <X> T_7_13.lc_trk_g2_2
 (24 9)  (390 217)  (390 217)  routing T_7_13.sp4_h_r_42 <X> T_7_13.lc_trk_g2_2
 (25 9)  (391 217)  (391 217)  routing T_7_13.sp4_h_r_42 <X> T_7_13.lc_trk_g2_2
 (26 9)  (392 217)  (392 217)  routing T_7_13.lc_trk_g2_2 <X> T_7_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (394 217)  (394 217)  routing T_7_13.lc_trk_g2_2 <X> T_7_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 217)  (395 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (397 217)  (397 217)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (398 217)  (398 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (401 217)  (401 217)  routing T_7_13.lc_trk_g0_6 <X> T_7_13.input_2_4
 (36 9)  (402 217)  (402 217)  LC_4 Logic Functioning bit
 (37 9)  (403 217)  (403 217)  LC_4 Logic Functioning bit
 (45 9)  (411 217)  (411 217)  LC_4 Logic Functioning bit
 (14 10)  (380 218)  (380 218)  routing T_7_13.sp4_h_r_36 <X> T_7_13.lc_trk_g2_4
 (16 10)  (382 218)  (382 218)  routing T_7_13.sp4_v_t_16 <X> T_7_13.lc_trk_g2_5
 (17 10)  (383 218)  (383 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (384 218)  (384 218)  routing T_7_13.sp4_v_t_16 <X> T_7_13.lc_trk_g2_5
 (21 10)  (387 218)  (387 218)  routing T_7_13.sp4_h_l_34 <X> T_7_13.lc_trk_g2_7
 (22 10)  (388 218)  (388 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (389 218)  (389 218)  routing T_7_13.sp4_h_l_34 <X> T_7_13.lc_trk_g2_7
 (24 10)  (390 218)  (390 218)  routing T_7_13.sp4_h_l_34 <X> T_7_13.lc_trk_g2_7
 (26 10)  (392 218)  (392 218)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (393 218)  (393 218)  routing T_7_13.lc_trk_g1_1 <X> T_7_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 218)  (395 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (398 218)  (398 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (402 218)  (402 218)  LC_5 Logic Functioning bit
 (38 10)  (404 218)  (404 218)  LC_5 Logic Functioning bit
 (45 10)  (411 218)  (411 218)  LC_5 Logic Functioning bit
 (51 10)  (417 218)  (417 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (381 219)  (381 219)  routing T_7_13.sp4_h_r_36 <X> T_7_13.lc_trk_g2_4
 (16 11)  (382 219)  (382 219)  routing T_7_13.sp4_h_r_36 <X> T_7_13.lc_trk_g2_4
 (17 11)  (383 219)  (383 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (387 219)  (387 219)  routing T_7_13.sp4_h_l_34 <X> T_7_13.lc_trk_g2_7
 (26 11)  (392 219)  (392 219)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (393 219)  (393 219)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (394 219)  (394 219)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (395 219)  (395 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (397 219)  (397 219)  routing T_7_13.lc_trk_g0_2 <X> T_7_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (398 219)  (398 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (399 219)  (399 219)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.input_2_5
 (34 11)  (400 219)  (400 219)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.input_2_5
 (39 11)  (405 219)  (405 219)  LC_5 Logic Functioning bit
 (45 11)  (411 219)  (411 219)  LC_5 Logic Functioning bit
 (9 12)  (375 220)  (375 220)  routing T_7_13.sp4_h_l_42 <X> T_7_13.sp4_h_r_10
 (10 12)  (376 220)  (376 220)  routing T_7_13.sp4_h_l_42 <X> T_7_13.sp4_h_r_10
 (14 12)  (380 220)  (380 220)  routing T_7_13.sp4_h_l_21 <X> T_7_13.lc_trk_g3_0
 (27 12)  (393 220)  (393 220)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 220)  (394 220)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 220)  (395 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (397 220)  (397 220)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 220)  (398 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (399 220)  (399 220)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (400 220)  (400 220)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (402 220)  (402 220)  LC_6 Logic Functioning bit
 (38 12)  (404 220)  (404 220)  LC_6 Logic Functioning bit
 (41 12)  (407 220)  (407 220)  LC_6 Logic Functioning bit
 (43 12)  (409 220)  (409 220)  LC_6 Logic Functioning bit
 (45 12)  (411 220)  (411 220)  LC_6 Logic Functioning bit
 (8 13)  (374 221)  (374 221)  routing T_7_13.sp4_h_l_47 <X> T_7_13.sp4_v_b_10
 (9 13)  (375 221)  (375 221)  routing T_7_13.sp4_h_l_47 <X> T_7_13.sp4_v_b_10
 (15 13)  (381 221)  (381 221)  routing T_7_13.sp4_h_l_21 <X> T_7_13.lc_trk_g3_0
 (16 13)  (382 221)  (382 221)  routing T_7_13.sp4_h_l_21 <X> T_7_13.lc_trk_g3_0
 (17 13)  (383 221)  (383 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (27 13)  (393 221)  (393 221)  routing T_7_13.lc_trk_g1_1 <X> T_7_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 221)  (395 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (397 221)  (397 221)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (402 221)  (402 221)  LC_6 Logic Functioning bit
 (37 13)  (403 221)  (403 221)  LC_6 Logic Functioning bit
 (38 13)  (404 221)  (404 221)  LC_6 Logic Functioning bit
 (39 13)  (405 221)  (405 221)  LC_6 Logic Functioning bit
 (41 13)  (407 221)  (407 221)  LC_6 Logic Functioning bit
 (43 13)  (409 221)  (409 221)  LC_6 Logic Functioning bit
 (45 13)  (411 221)  (411 221)  LC_6 Logic Functioning bit
 (1 14)  (367 222)  (367 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (380 222)  (380 222)  routing T_7_13.sp4_h_r_36 <X> T_7_13.lc_trk_g3_4
 (21 14)  (387 222)  (387 222)  routing T_7_13.sp4_h_l_34 <X> T_7_13.lc_trk_g3_7
 (22 14)  (388 222)  (388 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (389 222)  (389 222)  routing T_7_13.sp4_h_l_34 <X> T_7_13.lc_trk_g3_7
 (24 14)  (390 222)  (390 222)  routing T_7_13.sp4_h_l_34 <X> T_7_13.lc_trk_g3_7
 (25 14)  (391 222)  (391 222)  routing T_7_13.sp4_h_r_38 <X> T_7_13.lc_trk_g3_6
 (26 14)  (392 222)  (392 222)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (394 222)  (394 222)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 222)  (395 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 222)  (396 222)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (398 222)  (398 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 222)  (399 222)  routing T_7_13.lc_trk_g2_0 <X> T_7_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (403 222)  (403 222)  LC_7 Logic Functioning bit
 (40 14)  (406 222)  (406 222)  LC_7 Logic Functioning bit
 (42 14)  (408 222)  (408 222)  LC_7 Logic Functioning bit
 (45 14)  (411 222)  (411 222)  LC_7 Logic Functioning bit
 (15 15)  (381 223)  (381 223)  routing T_7_13.sp4_h_r_36 <X> T_7_13.lc_trk_g3_4
 (16 15)  (382 223)  (382 223)  routing T_7_13.sp4_h_r_36 <X> T_7_13.lc_trk_g3_4
 (17 15)  (383 223)  (383 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (387 223)  (387 223)  routing T_7_13.sp4_h_l_34 <X> T_7_13.lc_trk_g3_7
 (22 15)  (388 223)  (388 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (389 223)  (389 223)  routing T_7_13.sp4_h_r_38 <X> T_7_13.lc_trk_g3_6
 (24 15)  (390 223)  (390 223)  routing T_7_13.sp4_h_r_38 <X> T_7_13.lc_trk_g3_6
 (26 15)  (392 223)  (392 223)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (394 223)  (394 223)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (395 223)  (395 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (398 223)  (398 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (401 223)  (401 223)  routing T_7_13.lc_trk_g0_3 <X> T_7_13.input_2_7
 (37 15)  (403 223)  (403 223)  LC_7 Logic Functioning bit
 (42 15)  (408 223)  (408 223)  LC_7 Logic Functioning bit
 (45 15)  (411 223)  (411 223)  LC_7 Logic Functioning bit


LogicTile_8_13

 (22 0)  (442 208)  (442 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (443 208)  (443 208)  routing T_8_13.sp4_h_r_3 <X> T_8_13.lc_trk_g0_3
 (24 0)  (444 208)  (444 208)  routing T_8_13.sp4_h_r_3 <X> T_8_13.lc_trk_g0_3
 (27 0)  (447 208)  (447 208)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (448 208)  (448 208)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (449 208)  (449 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (450 208)  (450 208)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (451 208)  (451 208)  routing T_8_13.lc_trk_g2_7 <X> T_8_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (452 208)  (452 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (453 208)  (453 208)  routing T_8_13.lc_trk_g2_7 <X> T_8_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (455 208)  (455 208)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input_2_0
 (36 0)  (456 208)  (456 208)  LC_0 Logic Functioning bit
 (38 0)  (458 208)  (458 208)  LC_0 Logic Functioning bit
 (39 0)  (459 208)  (459 208)  LC_0 Logic Functioning bit
 (45 0)  (465 208)  (465 208)  LC_0 Logic Functioning bit
 (21 1)  (441 209)  (441 209)  routing T_8_13.sp4_h_r_3 <X> T_8_13.lc_trk_g0_3
 (26 1)  (446 209)  (446 209)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (447 209)  (447 209)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (449 209)  (449 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (451 209)  (451 209)  routing T_8_13.lc_trk_g2_7 <X> T_8_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (452 209)  (452 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (453 209)  (453 209)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input_2_0
 (34 1)  (454 209)  (454 209)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input_2_0
 (35 1)  (455 209)  (455 209)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input_2_0
 (36 1)  (456 209)  (456 209)  LC_0 Logic Functioning bit
 (37 1)  (457 209)  (457 209)  LC_0 Logic Functioning bit
 (38 1)  (458 209)  (458 209)  LC_0 Logic Functioning bit
 (45 1)  (465 209)  (465 209)  LC_0 Logic Functioning bit
 (0 2)  (420 210)  (420 210)  routing T_8_13.glb_netwk_7 <X> T_8_13.wire_logic_cluster/lc_7/clk
 (1 2)  (421 210)  (421 210)  routing T_8_13.glb_netwk_7 <X> T_8_13.wire_logic_cluster/lc_7/clk
 (2 2)  (422 210)  (422 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (446 210)  (446 210)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (447 210)  (447 210)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (448 210)  (448 210)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (449 210)  (449 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (450 210)  (450 210)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (451 210)  (451 210)  routing T_8_13.lc_trk_g2_4 <X> T_8_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (452 210)  (452 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (453 210)  (453 210)  routing T_8_13.lc_trk_g2_4 <X> T_8_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (456 210)  (456 210)  LC_1 Logic Functioning bit
 (38 2)  (458 210)  (458 210)  LC_1 Logic Functioning bit
 (39 2)  (459 210)  (459 210)  LC_1 Logic Functioning bit
 (45 2)  (465 210)  (465 210)  LC_1 Logic Functioning bit
 (0 3)  (420 211)  (420 211)  routing T_8_13.glb_netwk_7 <X> T_8_13.wire_logic_cluster/lc_7/clk
 (27 3)  (447 211)  (447 211)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (448 211)  (448 211)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (449 211)  (449 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (450 211)  (450 211)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (452 211)  (452 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (455 211)  (455 211)  routing T_8_13.lc_trk_g0_3 <X> T_8_13.input_2_1
 (36 3)  (456 211)  (456 211)  LC_1 Logic Functioning bit
 (37 3)  (457 211)  (457 211)  LC_1 Logic Functioning bit
 (39 3)  (459 211)  (459 211)  LC_1 Logic Functioning bit
 (45 3)  (465 211)  (465 211)  LC_1 Logic Functioning bit
 (12 4)  (432 212)  (432 212)  routing T_8_13.sp4_v_t_40 <X> T_8_13.sp4_h_r_5
 (22 4)  (442 212)  (442 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (443 212)  (443 212)  routing T_8_13.sp4_h_r_3 <X> T_8_13.lc_trk_g1_3
 (24 4)  (444 212)  (444 212)  routing T_8_13.sp4_h_r_3 <X> T_8_13.lc_trk_g1_3
 (27 4)  (447 212)  (447 212)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (448 212)  (448 212)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (449 212)  (449 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (450 212)  (450 212)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (452 212)  (452 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (453 212)  (453 212)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (455 212)  (455 212)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input_2_2
 (36 4)  (456 212)  (456 212)  LC_2 Logic Functioning bit
 (38 4)  (458 212)  (458 212)  LC_2 Logic Functioning bit
 (39 4)  (459 212)  (459 212)  LC_2 Logic Functioning bit
 (45 4)  (465 212)  (465 212)  LC_2 Logic Functioning bit
 (4 5)  (424 213)  (424 213)  routing T_8_13.sp4_v_t_47 <X> T_8_13.sp4_h_r_3
 (21 5)  (441 213)  (441 213)  routing T_8_13.sp4_h_r_3 <X> T_8_13.lc_trk_g1_3
 (26 5)  (446 213)  (446 213)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (447 213)  (447 213)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (449 213)  (449 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (451 213)  (451 213)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (452 213)  (452 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (453 213)  (453 213)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input_2_2
 (34 5)  (454 213)  (454 213)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input_2_2
 (35 5)  (455 213)  (455 213)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input_2_2
 (36 5)  (456 213)  (456 213)  LC_2 Logic Functioning bit
 (37 5)  (457 213)  (457 213)  LC_2 Logic Functioning bit
 (38 5)  (458 213)  (458 213)  LC_2 Logic Functioning bit
 (45 5)  (465 213)  (465 213)  LC_2 Logic Functioning bit
 (26 6)  (446 214)  (446 214)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (447 214)  (447 214)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (448 214)  (448 214)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (449 214)  (449 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (450 214)  (450 214)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (451 214)  (451 214)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (452 214)  (452 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (453 214)  (453 214)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (456 214)  (456 214)  LC_3 Logic Functioning bit
 (38 6)  (458 214)  (458 214)  LC_3 Logic Functioning bit
 (39 6)  (459 214)  (459 214)  LC_3 Logic Functioning bit
 (45 6)  (465 214)  (465 214)  LC_3 Logic Functioning bit
 (27 7)  (447 215)  (447 215)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (448 215)  (448 215)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (449 215)  (449 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (450 215)  (450 215)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (451 215)  (451 215)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (452 215)  (452 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (455 215)  (455 215)  routing T_8_13.lc_trk_g0_3 <X> T_8_13.input_2_3
 (36 7)  (456 215)  (456 215)  LC_3 Logic Functioning bit
 (37 7)  (457 215)  (457 215)  LC_3 Logic Functioning bit
 (39 7)  (459 215)  (459 215)  LC_3 Logic Functioning bit
 (45 7)  (465 215)  (465 215)  LC_3 Logic Functioning bit
 (15 8)  (435 216)  (435 216)  routing T_8_13.rgt_op_1 <X> T_8_13.lc_trk_g2_1
 (17 8)  (437 216)  (437 216)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (438 216)  (438 216)  routing T_8_13.rgt_op_1 <X> T_8_13.lc_trk_g2_1
 (21 8)  (441 216)  (441 216)  routing T_8_13.rgt_op_3 <X> T_8_13.lc_trk_g2_3
 (22 8)  (442 216)  (442 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (444 216)  (444 216)  routing T_8_13.rgt_op_3 <X> T_8_13.lc_trk_g2_3
 (25 8)  (445 216)  (445 216)  routing T_8_13.rgt_op_2 <X> T_8_13.lc_trk_g2_2
 (27 8)  (447 216)  (447 216)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (448 216)  (448 216)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (449 216)  (449 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (450 216)  (450 216)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (452 216)  (452 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (453 216)  (453 216)  routing T_8_13.lc_trk_g2_1 <X> T_8_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (455 216)  (455 216)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input_2_4
 (36 8)  (456 216)  (456 216)  LC_4 Logic Functioning bit
 (38 8)  (458 216)  (458 216)  LC_4 Logic Functioning bit
 (39 8)  (459 216)  (459 216)  LC_4 Logic Functioning bit
 (45 8)  (465 216)  (465 216)  LC_4 Logic Functioning bit
 (22 9)  (442 217)  (442 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (444 217)  (444 217)  routing T_8_13.rgt_op_2 <X> T_8_13.lc_trk_g2_2
 (26 9)  (446 217)  (446 217)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (447 217)  (447 217)  routing T_8_13.lc_trk_g1_3 <X> T_8_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (449 217)  (449 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (452 217)  (452 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (453 217)  (453 217)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input_2_4
 (34 9)  (454 217)  (454 217)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input_2_4
 (35 9)  (455 217)  (455 217)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.input_2_4
 (36 9)  (456 217)  (456 217)  LC_4 Logic Functioning bit
 (37 9)  (457 217)  (457 217)  LC_4 Logic Functioning bit
 (38 9)  (458 217)  (458 217)  LC_4 Logic Functioning bit
 (45 9)  (465 217)  (465 217)  LC_4 Logic Functioning bit
 (14 10)  (434 218)  (434 218)  routing T_8_13.rgt_op_4 <X> T_8_13.lc_trk_g2_4
 (21 10)  (441 218)  (441 218)  routing T_8_13.rgt_op_7 <X> T_8_13.lc_trk_g2_7
 (22 10)  (442 218)  (442 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (444 218)  (444 218)  routing T_8_13.rgt_op_7 <X> T_8_13.lc_trk_g2_7
 (25 10)  (445 218)  (445 218)  routing T_8_13.rgt_op_6 <X> T_8_13.lc_trk_g2_6
 (26 10)  (446 218)  (446 218)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (447 218)  (447 218)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (448 218)  (448 218)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (449 218)  (449 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (450 218)  (450 218)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (451 218)  (451 218)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (452 218)  (452 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (453 218)  (453 218)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (454 218)  (454 218)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (456 218)  (456 218)  LC_5 Logic Functioning bit
 (38 10)  (458 218)  (458 218)  LC_5 Logic Functioning bit
 (39 10)  (459 218)  (459 218)  LC_5 Logic Functioning bit
 (45 10)  (465 218)  (465 218)  LC_5 Logic Functioning bit
 (15 11)  (435 219)  (435 219)  routing T_8_13.rgt_op_4 <X> T_8_13.lc_trk_g2_4
 (17 11)  (437 219)  (437 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (442 219)  (442 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (444 219)  (444 219)  routing T_8_13.rgt_op_6 <X> T_8_13.lc_trk_g2_6
 (27 11)  (447 219)  (447 219)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (448 219)  (448 219)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (449 219)  (449 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (450 219)  (450 219)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (452 219)  (452 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (455 219)  (455 219)  routing T_8_13.lc_trk_g0_3 <X> T_8_13.input_2_5
 (36 11)  (456 219)  (456 219)  LC_5 Logic Functioning bit
 (37 11)  (457 219)  (457 219)  LC_5 Logic Functioning bit
 (39 11)  (459 219)  (459 219)  LC_5 Logic Functioning bit
 (45 11)  (465 219)  (465 219)  LC_5 Logic Functioning bit
 (1 14)  (421 222)  (421 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (434 222)  (434 222)  routing T_8_13.sp4_h_r_36 <X> T_8_13.lc_trk_g3_4
 (15 14)  (435 222)  (435 222)  routing T_8_13.rgt_op_5 <X> T_8_13.lc_trk_g3_5
 (17 14)  (437 222)  (437 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (438 222)  (438 222)  routing T_8_13.rgt_op_5 <X> T_8_13.lc_trk_g3_5
 (22 14)  (442 222)  (442 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (443 222)  (443 222)  routing T_8_13.sp4_h_r_31 <X> T_8_13.lc_trk_g3_7
 (24 14)  (444 222)  (444 222)  routing T_8_13.sp4_h_r_31 <X> T_8_13.lc_trk_g3_7
 (26 14)  (446 222)  (446 222)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (447 222)  (447 222)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (448 222)  (448 222)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (449 222)  (449 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (450 222)  (450 222)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (452 222)  (452 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (453 222)  (453 222)  routing T_8_13.lc_trk_g2_2 <X> T_8_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (456 222)  (456 222)  LC_7 Logic Functioning bit
 (38 14)  (458 222)  (458 222)  LC_7 Logic Functioning bit
 (39 14)  (459 222)  (459 222)  LC_7 Logic Functioning bit
 (45 14)  (465 222)  (465 222)  LC_7 Logic Functioning bit
 (15 15)  (435 223)  (435 223)  routing T_8_13.sp4_h_r_36 <X> T_8_13.lc_trk_g3_4
 (16 15)  (436 223)  (436 223)  routing T_8_13.sp4_h_r_36 <X> T_8_13.lc_trk_g3_4
 (17 15)  (437 223)  (437 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (441 223)  (441 223)  routing T_8_13.sp4_h_r_31 <X> T_8_13.lc_trk_g3_7
 (27 15)  (447 223)  (447 223)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (448 223)  (448 223)  routing T_8_13.lc_trk_g3_4 <X> T_8_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (449 223)  (449 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (450 223)  (450 223)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (451 223)  (451 223)  routing T_8_13.lc_trk_g2_2 <X> T_8_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (452 223)  (452 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (455 223)  (455 223)  routing T_8_13.lc_trk_g0_3 <X> T_8_13.input_2_7
 (36 15)  (456 223)  (456 223)  LC_7 Logic Functioning bit
 (37 15)  (457 223)  (457 223)  LC_7 Logic Functioning bit
 (39 15)  (459 223)  (459 223)  LC_7 Logic Functioning bit
 (45 15)  (465 223)  (465 223)  LC_7 Logic Functioning bit


LogicTile_9_13

 (14 0)  (488 208)  (488 208)  routing T_9_13.lft_op_0 <X> T_9_13.lc_trk_g0_0
 (15 0)  (489 208)  (489 208)  routing T_9_13.lft_op_1 <X> T_9_13.lc_trk_g0_1
 (17 0)  (491 208)  (491 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (492 208)  (492 208)  routing T_9_13.lft_op_1 <X> T_9_13.lc_trk_g0_1
 (21 0)  (495 208)  (495 208)  routing T_9_13.lft_op_3 <X> T_9_13.lc_trk_g0_3
 (22 0)  (496 208)  (496 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (498 208)  (498 208)  routing T_9_13.lft_op_3 <X> T_9_13.lc_trk_g0_3
 (25 0)  (499 208)  (499 208)  routing T_9_13.lft_op_2 <X> T_9_13.lc_trk_g0_2
 (28 0)  (502 208)  (502 208)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (503 208)  (503 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (504 208)  (504 208)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (44 0)  (518 208)  (518 208)  LC_0 Logic Functioning bit
 (15 1)  (489 209)  (489 209)  routing T_9_13.lft_op_0 <X> T_9_13.lc_trk_g0_0
 (17 1)  (491 209)  (491 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (496 209)  (496 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (498 209)  (498 209)  routing T_9_13.lft_op_2 <X> T_9_13.lc_trk_g0_2
 (32 1)  (506 209)  (506 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (507 209)  (507 209)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.input_2_0
 (34 1)  (508 209)  (508 209)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.input_2_0
 (35 1)  (509 209)  (509 209)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.input_2_0
 (8 2)  (482 210)  (482 210)  routing T_9_13.sp4_v_t_36 <X> T_9_13.sp4_h_l_36
 (9 2)  (483 210)  (483 210)  routing T_9_13.sp4_v_t_36 <X> T_9_13.sp4_h_l_36
 (14 2)  (488 210)  (488 210)  routing T_9_13.lft_op_4 <X> T_9_13.lc_trk_g0_4
 (21 2)  (495 210)  (495 210)  routing T_9_13.lft_op_7 <X> T_9_13.lc_trk_g0_7
 (22 2)  (496 210)  (496 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (498 210)  (498 210)  routing T_9_13.lft_op_7 <X> T_9_13.lc_trk_g0_7
 (29 2)  (503 210)  (503 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (504 210)  (504 210)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (506 210)  (506 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (510 210)  (510 210)  LC_1 Logic Functioning bit
 (37 2)  (511 210)  (511 210)  LC_1 Logic Functioning bit
 (38 2)  (512 210)  (512 210)  LC_1 Logic Functioning bit
 (39 2)  (513 210)  (513 210)  LC_1 Logic Functioning bit
 (44 2)  (518 210)  (518 210)  LC_1 Logic Functioning bit
 (15 3)  (489 211)  (489 211)  routing T_9_13.lft_op_4 <X> T_9_13.lc_trk_g0_4
 (17 3)  (491 211)  (491 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (40 3)  (514 211)  (514 211)  LC_1 Logic Functioning bit
 (41 3)  (515 211)  (515 211)  LC_1 Logic Functioning bit
 (42 3)  (516 211)  (516 211)  LC_1 Logic Functioning bit
 (43 3)  (517 211)  (517 211)  LC_1 Logic Functioning bit
 (29 4)  (503 212)  (503 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (504 212)  (504 212)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (506 212)  (506 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (509 212)  (509 212)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.input_2_2
 (36 4)  (510 212)  (510 212)  LC_2 Logic Functioning bit
 (39 4)  (513 212)  (513 212)  LC_2 Logic Functioning bit
 (41 4)  (515 212)  (515 212)  LC_2 Logic Functioning bit
 (42 4)  (516 212)  (516 212)  LC_2 Logic Functioning bit
 (44 4)  (518 212)  (518 212)  LC_2 Logic Functioning bit
 (30 5)  (504 213)  (504 213)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (506 213)  (506 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (507 213)  (507 213)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.input_2_2
 (35 5)  (509 213)  (509 213)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.input_2_2
 (36 5)  (510 213)  (510 213)  LC_2 Logic Functioning bit
 (39 5)  (513 213)  (513 213)  LC_2 Logic Functioning bit
 (41 5)  (515 213)  (515 213)  LC_2 Logic Functioning bit
 (42 5)  (516 213)  (516 213)  LC_2 Logic Functioning bit
 (15 6)  (489 214)  (489 214)  routing T_9_13.lft_op_5 <X> T_9_13.lc_trk_g1_5
 (17 6)  (491 214)  (491 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (492 214)  (492 214)  routing T_9_13.lft_op_5 <X> T_9_13.lc_trk_g1_5
 (29 6)  (503 214)  (503 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (506 214)  (506 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (510 214)  (510 214)  LC_3 Logic Functioning bit
 (37 6)  (511 214)  (511 214)  LC_3 Logic Functioning bit
 (38 6)  (512 214)  (512 214)  LC_3 Logic Functioning bit
 (39 6)  (513 214)  (513 214)  LC_3 Logic Functioning bit
 (44 6)  (518 214)  (518 214)  LC_3 Logic Functioning bit
 (30 7)  (504 215)  (504 215)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (514 215)  (514 215)  LC_3 Logic Functioning bit
 (41 7)  (515 215)  (515 215)  LC_3 Logic Functioning bit
 (42 7)  (516 215)  (516 215)  LC_3 Logic Functioning bit
 (43 7)  (517 215)  (517 215)  LC_3 Logic Functioning bit
 (9 8)  (483 216)  (483 216)  routing T_9_13.sp4_v_t_42 <X> T_9_13.sp4_h_r_7
 (29 8)  (503 216)  (503 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (506 216)  (506 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (510 216)  (510 216)  LC_4 Logic Functioning bit
 (37 8)  (511 216)  (511 216)  LC_4 Logic Functioning bit
 (38 8)  (512 216)  (512 216)  LC_4 Logic Functioning bit
 (39 8)  (513 216)  (513 216)  LC_4 Logic Functioning bit
 (44 8)  (518 216)  (518 216)  LC_4 Logic Functioning bit
 (40 9)  (514 217)  (514 217)  LC_4 Logic Functioning bit
 (41 9)  (515 217)  (515 217)  LC_4 Logic Functioning bit
 (42 9)  (516 217)  (516 217)  LC_4 Logic Functioning bit
 (43 9)  (517 217)  (517 217)  LC_4 Logic Functioning bit
 (15 10)  (489 218)  (489 218)  routing T_9_13.sp4_v_t_32 <X> T_9_13.lc_trk_g2_5
 (16 10)  (490 218)  (490 218)  routing T_9_13.sp4_v_t_32 <X> T_9_13.lc_trk_g2_5
 (17 10)  (491 218)  (491 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (501 218)  (501 218)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (503 218)  (503 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (504 218)  (504 218)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (506 218)  (506 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (510 218)  (510 218)  LC_5 Logic Functioning bit
 (37 10)  (511 218)  (511 218)  LC_5 Logic Functioning bit
 (38 10)  (512 218)  (512 218)  LC_5 Logic Functioning bit
 (39 10)  (513 218)  (513 218)  LC_5 Logic Functioning bit
 (44 10)  (518 218)  (518 218)  LC_5 Logic Functioning bit
 (22 11)  (496 219)  (496 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (497 219)  (497 219)  routing T_9_13.sp4_v_b_46 <X> T_9_13.lc_trk_g2_6
 (24 11)  (498 219)  (498 219)  routing T_9_13.sp4_v_b_46 <X> T_9_13.lc_trk_g2_6
 (40 11)  (514 219)  (514 219)  LC_5 Logic Functioning bit
 (41 11)  (515 219)  (515 219)  LC_5 Logic Functioning bit
 (42 11)  (516 219)  (516 219)  LC_5 Logic Functioning bit
 (43 11)  (517 219)  (517 219)  LC_5 Logic Functioning bit
 (22 12)  (496 220)  (496 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (497 220)  (497 220)  routing T_9_13.sp4_v_t_30 <X> T_9_13.lc_trk_g3_3
 (24 12)  (498 220)  (498 220)  routing T_9_13.sp4_v_t_30 <X> T_9_13.lc_trk_g3_3
 (29 12)  (503 220)  (503 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (506 220)  (506 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (510 220)  (510 220)  LC_6 Logic Functioning bit
 (37 12)  (511 220)  (511 220)  LC_6 Logic Functioning bit
 (38 12)  (512 220)  (512 220)  LC_6 Logic Functioning bit
 (39 12)  (513 220)  (513 220)  LC_6 Logic Functioning bit
 (44 12)  (518 220)  (518 220)  LC_6 Logic Functioning bit
 (30 13)  (504 221)  (504 221)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (514 221)  (514 221)  LC_6 Logic Functioning bit
 (41 13)  (515 221)  (515 221)  LC_6 Logic Functioning bit
 (42 13)  (516 221)  (516 221)  LC_6 Logic Functioning bit
 (43 13)  (517 221)  (517 221)  LC_6 Logic Functioning bit
 (29 14)  (503 222)  (503 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (506 222)  (506 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (510 222)  (510 222)  LC_7 Logic Functioning bit
 (37 14)  (511 222)  (511 222)  LC_7 Logic Functioning bit
 (38 14)  (512 222)  (512 222)  LC_7 Logic Functioning bit
 (39 14)  (513 222)  (513 222)  LC_7 Logic Functioning bit
 (44 14)  (518 222)  (518 222)  LC_7 Logic Functioning bit
 (40 15)  (514 223)  (514 223)  LC_7 Logic Functioning bit
 (41 15)  (515 223)  (515 223)  LC_7 Logic Functioning bit
 (42 15)  (516 223)  (516 223)  LC_7 Logic Functioning bit
 (43 15)  (517 223)  (517 223)  LC_7 Logic Functioning bit


LogicTile_10_13

 (0 2)  (528 210)  (528 210)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (529 210)  (529 210)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (530 210)  (530 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (528 211)  (528 211)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (15 6)  (543 214)  (543 214)  routing T_10_13.bot_op_5 <X> T_10_13.lc_trk_g1_5
 (17 6)  (545 214)  (545 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (31 6)  (559 214)  (559 214)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (560 214)  (560 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (562 214)  (562 214)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (564 214)  (564 214)  LC_3 Logic Functioning bit
 (37 6)  (565 214)  (565 214)  LC_3 Logic Functioning bit
 (38 6)  (566 214)  (566 214)  LC_3 Logic Functioning bit
 (39 6)  (567 214)  (567 214)  LC_3 Logic Functioning bit
 (45 6)  (573 214)  (573 214)  LC_3 Logic Functioning bit
 (52 6)  (580 214)  (580 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (36 7)  (564 215)  (564 215)  LC_3 Logic Functioning bit
 (37 7)  (565 215)  (565 215)  LC_3 Logic Functioning bit
 (38 7)  (566 215)  (566 215)  LC_3 Logic Functioning bit
 (39 7)  (567 215)  (567 215)  LC_3 Logic Functioning bit
 (8 10)  (536 218)  (536 218)  routing T_10_13.sp4_v_t_36 <X> T_10_13.sp4_h_l_42
 (9 10)  (537 218)  (537 218)  routing T_10_13.sp4_v_t_36 <X> T_10_13.sp4_h_l_42
 (10 10)  (538 218)  (538 218)  routing T_10_13.sp4_v_t_36 <X> T_10_13.sp4_h_l_42
 (12 10)  (540 218)  (540 218)  routing T_10_13.sp4_h_r_5 <X> T_10_13.sp4_h_l_45
 (13 11)  (541 219)  (541 219)  routing T_10_13.sp4_h_r_5 <X> T_10_13.sp4_h_l_45
 (4 14)  (532 222)  (532 222)  routing T_10_13.sp4_h_r_9 <X> T_10_13.sp4_v_t_44
 (5 15)  (533 223)  (533 223)  routing T_10_13.sp4_h_r_9 <X> T_10_13.sp4_v_t_44


LogicTile_11_13

 (14 0)  (596 208)  (596 208)  routing T_11_13.bnr_op_0 <X> T_11_13.lc_trk_g0_0
 (27 0)  (609 208)  (609 208)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (611 208)  (611 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (612 208)  (612 208)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (614 208)  (614 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (615 208)  (615 208)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (616 208)  (616 208)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (618 208)  (618 208)  LC_0 Logic Functioning bit
 (37 0)  (619 208)  (619 208)  LC_0 Logic Functioning bit
 (38 0)  (620 208)  (620 208)  LC_0 Logic Functioning bit
 (39 0)  (621 208)  (621 208)  LC_0 Logic Functioning bit
 (40 0)  (622 208)  (622 208)  LC_0 Logic Functioning bit
 (41 0)  (623 208)  (623 208)  LC_0 Logic Functioning bit
 (42 0)  (624 208)  (624 208)  LC_0 Logic Functioning bit
 (43 0)  (625 208)  (625 208)  LC_0 Logic Functioning bit
 (46 0)  (628 208)  (628 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (596 209)  (596 209)  routing T_11_13.bnr_op_0 <X> T_11_13.lc_trk_g0_0
 (17 1)  (599 209)  (599 209)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (26 1)  (608 209)  (608 209)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (610 209)  (610 209)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (611 209)  (611 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (612 209)  (612 209)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (614 209)  (614 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (618 209)  (618 209)  LC_0 Logic Functioning bit
 (37 1)  (619 209)  (619 209)  LC_0 Logic Functioning bit
 (38 1)  (620 209)  (620 209)  LC_0 Logic Functioning bit
 (39 1)  (621 209)  (621 209)  LC_0 Logic Functioning bit
 (40 1)  (622 209)  (622 209)  LC_0 Logic Functioning bit
 (41 1)  (623 209)  (623 209)  LC_0 Logic Functioning bit
 (43 1)  (625 209)  (625 209)  LC_0 Logic Functioning bit
 (22 7)  (604 215)  (604 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (606 215)  (606 215)  routing T_11_13.bot_op_6 <X> T_11_13.lc_trk_g1_6
 (2 8)  (584 216)  (584 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (25 8)  (607 216)  (607 216)  routing T_11_13.rgt_op_2 <X> T_11_13.lc_trk_g2_2
 (22 9)  (604 217)  (604 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (606 217)  (606 217)  routing T_11_13.rgt_op_2 <X> T_11_13.lc_trk_g2_2
 (14 12)  (596 220)  (596 220)  routing T_11_13.sp4_h_r_40 <X> T_11_13.lc_trk_g3_0
 (14 13)  (596 221)  (596 221)  routing T_11_13.sp4_h_r_40 <X> T_11_13.lc_trk_g3_0
 (15 13)  (597 221)  (597 221)  routing T_11_13.sp4_h_r_40 <X> T_11_13.lc_trk_g3_0
 (16 13)  (598 221)  (598 221)  routing T_11_13.sp4_h_r_40 <X> T_11_13.lc_trk_g3_0
 (17 13)  (599 221)  (599 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0


LogicTile_12_13

 (15 1)  (651 209)  (651 209)  routing T_12_13.bot_op_0 <X> T_12_13.lc_trk_g0_0
 (17 1)  (653 209)  (653 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (636 210)  (636 210)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (637 210)  (637 210)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (638 210)  (638 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 211)  (636 211)  routing T_12_13.glb_netwk_7 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (0 4)  (636 212)  (636 212)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 4)  (637 212)  (637 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (27 4)  (663 212)  (663 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (664 212)  (664 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 212)  (665 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (667 212)  (667 212)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (668 212)  (668 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 212)  (669 212)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (670 212)  (670 212)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (672 212)  (672 212)  LC_2 Logic Functioning bit
 (38 4)  (674 212)  (674 212)  LC_2 Logic Functioning bit
 (45 4)  (681 212)  (681 212)  LC_2 Logic Functioning bit
 (1 5)  (637 213)  (637 213)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (29 5)  (665 213)  (665 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (666 213)  (666 213)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (667 213)  (667 213)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (672 213)  (672 213)  LC_2 Logic Functioning bit
 (38 5)  (674 213)  (674 213)  LC_2 Logic Functioning bit
 (40 5)  (676 213)  (676 213)  LC_2 Logic Functioning bit
 (41 5)  (677 213)  (677 213)  LC_2 Logic Functioning bit
 (42 5)  (678 213)  (678 213)  LC_2 Logic Functioning bit
 (43 5)  (679 213)  (679 213)  LC_2 Logic Functioning bit
 (25 8)  (661 216)  (661 216)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g2_2
 (22 9)  (658 217)  (658 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (659 217)  (659 217)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g2_2
 (24 9)  (660 217)  (660 217)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g2_2
 (25 9)  (661 217)  (661 217)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g2_2
 (25 12)  (661 220)  (661 220)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g3_2
 (22 13)  (658 221)  (658 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (25 14)  (661 222)  (661 222)  routing T_12_13.bnl_op_6 <X> T_12_13.lc_trk_g3_6
 (22 15)  (658 223)  (658 223)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (661 223)  (661 223)  routing T_12_13.bnl_op_6 <X> T_12_13.lc_trk_g3_6


LogicTile_3_12

 (17 0)  (179 192)  (179 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (180 192)  (180 192)  routing T_3_12.wire_logic_cluster/lc_1/out <X> T_3_12.lc_trk_g0_1
 (0 2)  (162 194)  (162 194)  routing T_3_12.glb_netwk_7 <X> T_3_12.wire_logic_cluster/lc_7/clk
 (1 2)  (163 194)  (163 194)  routing T_3_12.glb_netwk_7 <X> T_3_12.wire_logic_cluster/lc_7/clk
 (2 2)  (164 194)  (164 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (188 194)  (188 194)  routing T_3_12.lc_trk_g2_7 <X> T_3_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (190 194)  (190 194)  routing T_3_12.lc_trk_g2_0 <X> T_3_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (191 194)  (191 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (194 194)  (194 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (196 194)  (196 194)  routing T_3_12.lc_trk_g1_3 <X> T_3_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (198 194)  (198 194)  LC_1 Logic Functioning bit
 (37 2)  (199 194)  (199 194)  LC_1 Logic Functioning bit
 (38 2)  (200 194)  (200 194)  LC_1 Logic Functioning bit
 (42 2)  (204 194)  (204 194)  LC_1 Logic Functioning bit
 (45 2)  (207 194)  (207 194)  LC_1 Logic Functioning bit
 (52 2)  (214 194)  (214 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (162 195)  (162 195)  routing T_3_12.glb_netwk_7 <X> T_3_12.wire_logic_cluster/lc_7/clk
 (26 3)  (188 195)  (188 195)  routing T_3_12.lc_trk_g2_7 <X> T_3_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (190 195)  (190 195)  routing T_3_12.lc_trk_g2_7 <X> T_3_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (191 195)  (191 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (193 195)  (193 195)  routing T_3_12.lc_trk_g1_3 <X> T_3_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (194 195)  (194 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (199 195)  (199 195)  LC_1 Logic Functioning bit
 (42 3)  (204 195)  (204 195)  LC_1 Logic Functioning bit
 (48 3)  (210 195)  (210 195)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (184 196)  (184 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (183 197)  (183 197)  routing T_3_12.sp4_r_v_b_27 <X> T_3_12.lc_trk_g1_3
 (15 9)  (177 201)  (177 201)  routing T_3_12.tnr_op_0 <X> T_3_12.lc_trk_g2_0
 (17 9)  (179 201)  (179 201)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (17 10)  (179 202)  (179 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (180 202)  (180 202)  routing T_3_12.wire_logic_cluster/lc_5/out <X> T_3_12.lc_trk_g2_5
 (22 10)  (184 202)  (184 202)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (186 202)  (186 202)  routing T_3_12.tnr_op_7 <X> T_3_12.lc_trk_g2_7
 (26 10)  (188 202)  (188 202)  routing T_3_12.lc_trk_g2_7 <X> T_3_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (190 202)  (190 202)  routing T_3_12.lc_trk_g2_0 <X> T_3_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (191 202)  (191 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (193 202)  (193 202)  routing T_3_12.lc_trk_g3_5 <X> T_3_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (194 202)  (194 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (195 202)  (195 202)  routing T_3_12.lc_trk_g3_5 <X> T_3_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (196 202)  (196 202)  routing T_3_12.lc_trk_g3_5 <X> T_3_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (197 202)  (197 202)  routing T_3_12.lc_trk_g2_5 <X> T_3_12.input_2_5
 (36 10)  (198 202)  (198 202)  LC_5 Logic Functioning bit
 (37 10)  (199 202)  (199 202)  LC_5 Logic Functioning bit
 (38 10)  (200 202)  (200 202)  LC_5 Logic Functioning bit
 (42 10)  (204 202)  (204 202)  LC_5 Logic Functioning bit
 (45 10)  (207 202)  (207 202)  LC_5 Logic Functioning bit
 (46 10)  (208 202)  (208 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (213 202)  (213 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (188 203)  (188 203)  routing T_3_12.lc_trk_g2_7 <X> T_3_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (190 203)  (190 203)  routing T_3_12.lc_trk_g2_7 <X> T_3_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (191 203)  (191 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (194 203)  (194 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (195 203)  (195 203)  routing T_3_12.lc_trk_g2_5 <X> T_3_12.input_2_5
 (37 11)  (199 203)  (199 203)  LC_5 Logic Functioning bit
 (42 11)  (204 203)  (204 203)  LC_5 Logic Functioning bit
 (1 14)  (163 206)  (163 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (17 14)  (179 206)  (179 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (180 207)  (180 207)  routing T_3_12.sp4_r_v_b_45 <X> T_3_12.lc_trk_g3_5


LogicTile_4_12

 (22 1)  (238 193)  (238 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (239 193)  (239 193)  routing T_4_12.sp4_v_b_18 <X> T_4_12.lc_trk_g0_2
 (24 1)  (240 193)  (240 193)  routing T_4_12.sp4_v_b_18 <X> T_4_12.lc_trk_g0_2
 (0 2)  (216 194)  (216 194)  routing T_4_12.glb_netwk_7 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (1 2)  (217 194)  (217 194)  routing T_4_12.glb_netwk_7 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (2 2)  (218 194)  (218 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (229 194)  (229 194)  routing T_4_12.sp4_h_r_2 <X> T_4_12.sp4_v_t_39
 (26 2)  (242 194)  (242 194)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (243 194)  (243 194)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (244 194)  (244 194)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (245 194)  (245 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (248 194)  (248 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (249 194)  (249 194)  routing T_4_12.lc_trk_g2_2 <X> T_4_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (252 194)  (252 194)  LC_1 Logic Functioning bit
 (38 2)  (254 194)  (254 194)  LC_1 Logic Functioning bit
 (45 2)  (261 194)  (261 194)  LC_1 Logic Functioning bit
 (0 3)  (216 195)  (216 195)  routing T_4_12.glb_netwk_7 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (12 3)  (228 195)  (228 195)  routing T_4_12.sp4_h_r_2 <X> T_4_12.sp4_v_t_39
 (27 3)  (243 195)  (243 195)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (245 195)  (245 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (246 195)  (246 195)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (247 195)  (247 195)  routing T_4_12.lc_trk_g2_2 <X> T_4_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (252 195)  (252 195)  LC_1 Logic Functioning bit
 (37 3)  (253 195)  (253 195)  LC_1 Logic Functioning bit
 (38 3)  (254 195)  (254 195)  LC_1 Logic Functioning bit
 (39 3)  (255 195)  (255 195)  LC_1 Logic Functioning bit
 (46 3)  (262 195)  (262 195)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (217 196)  (217 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (27 4)  (243 196)  (243 196)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (245 196)  (245 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (246 196)  (246 196)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (247 196)  (247 196)  routing T_4_12.lc_trk_g2_5 <X> T_4_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (248 196)  (248 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (249 196)  (249 196)  routing T_4_12.lc_trk_g2_5 <X> T_4_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (252 196)  (252 196)  LC_2 Logic Functioning bit
 (38 4)  (254 196)  (254 196)  LC_2 Logic Functioning bit
 (45 4)  (261 196)  (261 196)  LC_2 Logic Functioning bit
 (1 5)  (217 197)  (217 197)  routing T_4_12.lc_trk_g0_2 <X> T_4_12.wire_logic_cluster/lc_7/cen
 (26 5)  (242 197)  (242 197)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (243 197)  (243 197)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (244 197)  (244 197)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (245 197)  (245 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (252 197)  (252 197)  LC_2 Logic Functioning bit
 (37 5)  (253 197)  (253 197)  LC_2 Logic Functioning bit
 (38 5)  (254 197)  (254 197)  LC_2 Logic Functioning bit
 (39 5)  (255 197)  (255 197)  LC_2 Logic Functioning bit
 (46 5)  (262 197)  (262 197)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (267 197)  (267 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (242 198)  (242 198)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (243 198)  (243 198)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (244 198)  (244 198)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (245 198)  (245 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (248 198)  (248 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (249 198)  (249 198)  routing T_4_12.lc_trk_g2_0 <X> T_4_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (252 198)  (252 198)  LC_3 Logic Functioning bit
 (38 6)  (254 198)  (254 198)  LC_3 Logic Functioning bit
 (45 6)  (261 198)  (261 198)  LC_3 Logic Functioning bit
 (14 7)  (230 199)  (230 199)  routing T_4_12.top_op_4 <X> T_4_12.lc_trk_g1_4
 (15 7)  (231 199)  (231 199)  routing T_4_12.top_op_4 <X> T_4_12.lc_trk_g1_4
 (17 7)  (233 199)  (233 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (243 199)  (243 199)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (245 199)  (245 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (246 199)  (246 199)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (252 199)  (252 199)  LC_3 Logic Functioning bit
 (37 7)  (253 199)  (253 199)  LC_3 Logic Functioning bit
 (38 7)  (254 199)  (254 199)  LC_3 Logic Functioning bit
 (39 7)  (255 199)  (255 199)  LC_3 Logic Functioning bit
 (46 7)  (262 199)  (262 199)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (267 199)  (267 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (225 200)  (225 200)  routing T_4_12.sp4_v_t_42 <X> T_4_12.sp4_h_r_7
 (16 9)  (232 201)  (232 201)  routing T_4_12.sp12_v_b_8 <X> T_4_12.lc_trk_g2_0
 (17 9)  (233 201)  (233 201)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (238 201)  (238 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (239 201)  (239 201)  routing T_4_12.sp12_v_t_9 <X> T_4_12.lc_trk_g2_2
 (16 10)  (232 202)  (232 202)  routing T_4_12.sp12_v_b_21 <X> T_4_12.lc_trk_g2_5
 (17 10)  (233 202)  (233 202)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (234 203)  (234 203)  routing T_4_12.sp12_v_b_21 <X> T_4_12.lc_trk_g2_5
 (21 12)  (237 204)  (237 204)  routing T_4_12.sp4_v_t_22 <X> T_4_12.lc_trk_g3_3
 (22 12)  (238 204)  (238 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (239 204)  (239 204)  routing T_4_12.sp4_v_t_22 <X> T_4_12.lc_trk_g3_3
 (4 13)  (220 205)  (220 205)  routing T_4_12.sp4_v_t_41 <X> T_4_12.sp4_h_r_9
 (21 13)  (237 205)  (237 205)  routing T_4_12.sp4_v_t_22 <X> T_4_12.lc_trk_g3_3
 (1 14)  (217 206)  (217 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_5_12

 (14 0)  (284 192)  (284 192)  routing T_5_12.sp12_h_r_0 <X> T_5_12.lc_trk_g0_0
 (14 1)  (284 193)  (284 193)  routing T_5_12.sp12_h_r_0 <X> T_5_12.lc_trk_g0_0
 (15 1)  (285 193)  (285 193)  routing T_5_12.sp12_h_r_0 <X> T_5_12.lc_trk_g0_0
 (17 1)  (287 193)  (287 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (270 194)  (270 194)  routing T_5_12.glb_netwk_7 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (1 2)  (271 194)  (271 194)  routing T_5_12.glb_netwk_7 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (2 2)  (272 194)  (272 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (270 195)  (270 195)  routing T_5_12.glb_netwk_7 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (9 4)  (279 196)  (279 196)  routing T_5_12.sp4_v_t_41 <X> T_5_12.sp4_h_r_4
 (36 4)  (306 196)  (306 196)  LC_2 Logic Functioning bit
 (38 4)  (308 196)  (308 196)  LC_2 Logic Functioning bit
 (41 4)  (311 196)  (311 196)  LC_2 Logic Functioning bit
 (43 4)  (313 196)  (313 196)  LC_2 Logic Functioning bit
 (45 4)  (315 196)  (315 196)  LC_2 Logic Functioning bit
 (26 5)  (296 197)  (296 197)  routing T_5_12.lc_trk_g3_3 <X> T_5_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (297 197)  (297 197)  routing T_5_12.lc_trk_g3_3 <X> T_5_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (298 197)  (298 197)  routing T_5_12.lc_trk_g3_3 <X> T_5_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (299 197)  (299 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (307 197)  (307 197)  LC_2 Logic Functioning bit
 (39 5)  (309 197)  (309 197)  LC_2 Logic Functioning bit
 (40 5)  (310 197)  (310 197)  LC_2 Logic Functioning bit
 (42 5)  (312 197)  (312 197)  LC_2 Logic Functioning bit
 (12 8)  (282 200)  (282 200)  routing T_5_12.sp4_v_t_45 <X> T_5_12.sp4_h_r_8
 (32 8)  (302 200)  (302 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (303 200)  (303 200)  routing T_5_12.lc_trk_g3_2 <X> T_5_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (304 200)  (304 200)  routing T_5_12.lc_trk_g3_2 <X> T_5_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (306 200)  (306 200)  LC_4 Logic Functioning bit
 (37 8)  (307 200)  (307 200)  LC_4 Logic Functioning bit
 (38 8)  (308 200)  (308 200)  LC_4 Logic Functioning bit
 (39 8)  (309 200)  (309 200)  LC_4 Logic Functioning bit
 (45 8)  (315 200)  (315 200)  LC_4 Logic Functioning bit
 (48 8)  (318 200)  (318 200)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (31 9)  (301 201)  (301 201)  routing T_5_12.lc_trk_g3_2 <X> T_5_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (306 201)  (306 201)  LC_4 Logic Functioning bit
 (37 9)  (307 201)  (307 201)  LC_4 Logic Functioning bit
 (38 9)  (308 201)  (308 201)  LC_4 Logic Functioning bit
 (39 9)  (309 201)  (309 201)  LC_4 Logic Functioning bit
 (10 11)  (280 203)  (280 203)  routing T_5_12.sp4_h_l_39 <X> T_5_12.sp4_v_t_42
 (9 12)  (279 204)  (279 204)  routing T_5_12.sp4_v_t_47 <X> T_5_12.sp4_h_r_10
 (22 12)  (292 204)  (292 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (293 204)  (293 204)  routing T_5_12.sp12_v_b_19 <X> T_5_12.lc_trk_g3_3
 (25 12)  (295 204)  (295 204)  routing T_5_12.wire_logic_cluster/lc_2/out <X> T_5_12.lc_trk_g3_2
 (21 13)  (291 205)  (291 205)  routing T_5_12.sp12_v_b_19 <X> T_5_12.lc_trk_g3_3
 (22 13)  (292 205)  (292 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 14)  (299 206)  (299 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (37 14)  (307 206)  (307 206)  LC_7 Logic Functioning bit
 (39 14)  (309 206)  (309 206)  LC_7 Logic Functioning bit
 (40 14)  (310 206)  (310 206)  LC_7 Logic Functioning bit
 (42 14)  (312 206)  (312 206)  LC_7 Logic Functioning bit
 (52 14)  (322 206)  (322 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (37 15)  (307 207)  (307 207)  LC_7 Logic Functioning bit
 (39 15)  (309 207)  (309 207)  LC_7 Logic Functioning bit
 (40 15)  (310 207)  (310 207)  LC_7 Logic Functioning bit
 (42 15)  (312 207)  (312 207)  LC_7 Logic Functioning bit
 (53 15)  (323 207)  (323 207)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_6_12

 (3 6)  (327 198)  (327 198)  routing T_6_12.sp12_h_r_0 <X> T_6_12.sp12_v_t_23
 (3 7)  (327 199)  (327 199)  routing T_6_12.sp12_h_r_0 <X> T_6_12.sp12_v_t_23


LogicTile_7_12

 (0 2)  (366 194)  (366 194)  routing T_7_12.glb_netwk_7 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (1 2)  (367 194)  (367 194)  routing T_7_12.glb_netwk_7 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (2 2)  (368 194)  (368 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (388 194)  (388 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (389 194)  (389 194)  routing T_7_12.sp4_v_b_23 <X> T_7_12.lc_trk_g0_7
 (24 2)  (390 194)  (390 194)  routing T_7_12.sp4_v_b_23 <X> T_7_12.lc_trk_g0_7
 (0 3)  (366 195)  (366 195)  routing T_7_12.glb_netwk_7 <X> T_7_12.wire_logic_cluster/lc_7/clk
 (0 4)  (366 196)  (366 196)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_7/cen
 (1 4)  (367 196)  (367 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (392 196)  (392 196)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_2/in_0
 (32 4)  (398 196)  (398 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (399 196)  (399 196)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (402 196)  (402 196)  LC_2 Logic Functioning bit
 (38 4)  (404 196)  (404 196)  LC_2 Logic Functioning bit
 (45 4)  (411 196)  (411 196)  LC_2 Logic Functioning bit
 (0 5)  (366 197)  (366 197)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_7/cen
 (1 5)  (367 197)  (367 197)  routing T_7_12.lc_trk_g3_3 <X> T_7_12.wire_logic_cluster/lc_7/cen
 (26 5)  (392 197)  (392 197)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (394 197)  (394 197)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (395 197)  (395 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (397 197)  (397 197)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (403 197)  (403 197)  LC_2 Logic Functioning bit
 (39 5)  (405 197)  (405 197)  LC_2 Logic Functioning bit
 (45 5)  (411 197)  (411 197)  LC_2 Logic Functioning bit
 (51 5)  (417 197)  (417 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (392 198)  (392 198)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (394 198)  (394 198)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (395 198)  (395 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (396 198)  (396 198)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (398 198)  (398 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (399 198)  (399 198)  routing T_7_12.lc_trk_g2_0 <X> T_7_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (402 198)  (402 198)  LC_3 Logic Functioning bit
 (37 6)  (403 198)  (403 198)  LC_3 Logic Functioning bit
 (40 6)  (406 198)  (406 198)  LC_3 Logic Functioning bit
 (42 6)  (408 198)  (408 198)  LC_3 Logic Functioning bit
 (43 6)  (409 198)  (409 198)  LC_3 Logic Functioning bit
 (45 6)  (411 198)  (411 198)  LC_3 Logic Functioning bit
 (27 7)  (393 199)  (393 199)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (394 199)  (394 199)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (395 199)  (395 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (396 199)  (396 199)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (398 199)  (398 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (399 199)  (399 199)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.input_2_3
 (34 7)  (400 199)  (400 199)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.input_2_3
 (35 7)  (401 199)  (401 199)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.input_2_3
 (36 7)  (402 199)  (402 199)  LC_3 Logic Functioning bit
 (37 7)  (403 199)  (403 199)  LC_3 Logic Functioning bit
 (39 7)  (405 199)  (405 199)  LC_3 Logic Functioning bit
 (40 7)  (406 199)  (406 199)  LC_3 Logic Functioning bit
 (42 7)  (408 199)  (408 199)  LC_3 Logic Functioning bit
 (43 7)  (409 199)  (409 199)  LC_3 Logic Functioning bit
 (45 7)  (411 199)  (411 199)  LC_3 Logic Functioning bit
 (53 7)  (419 199)  (419 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (380 200)  (380 200)  routing T_7_12.sp4_h_l_21 <X> T_7_12.lc_trk_g2_0
 (21 8)  (387 200)  (387 200)  routing T_7_12.sp4_h_r_43 <X> T_7_12.lc_trk_g2_3
 (22 8)  (388 200)  (388 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (389 200)  (389 200)  routing T_7_12.sp4_h_r_43 <X> T_7_12.lc_trk_g2_3
 (24 8)  (390 200)  (390 200)  routing T_7_12.sp4_h_r_43 <X> T_7_12.lc_trk_g2_3
 (25 8)  (391 200)  (391 200)  routing T_7_12.sp4_h_r_42 <X> T_7_12.lc_trk_g2_2
 (26 8)  (392 200)  (392 200)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_4/in_0
 (31 8)  (397 200)  (397 200)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (398 200)  (398 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (399 200)  (399 200)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (402 200)  (402 200)  LC_4 Logic Functioning bit
 (38 8)  (404 200)  (404 200)  LC_4 Logic Functioning bit
 (45 8)  (411 200)  (411 200)  LC_4 Logic Functioning bit
 (52 8)  (418 200)  (418 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (381 201)  (381 201)  routing T_7_12.sp4_h_l_21 <X> T_7_12.lc_trk_g2_0
 (16 9)  (382 201)  (382 201)  routing T_7_12.sp4_h_l_21 <X> T_7_12.lc_trk_g2_0
 (17 9)  (383 201)  (383 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (387 201)  (387 201)  routing T_7_12.sp4_h_r_43 <X> T_7_12.lc_trk_g2_3
 (22 9)  (388 201)  (388 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (389 201)  (389 201)  routing T_7_12.sp4_h_r_42 <X> T_7_12.lc_trk_g2_2
 (24 9)  (390 201)  (390 201)  routing T_7_12.sp4_h_r_42 <X> T_7_12.lc_trk_g2_2
 (25 9)  (391 201)  (391 201)  routing T_7_12.sp4_h_r_42 <X> T_7_12.lc_trk_g2_2
 (26 9)  (392 201)  (392 201)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (394 201)  (394 201)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (395 201)  (395 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (397 201)  (397 201)  routing T_7_12.lc_trk_g2_7 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (403 201)  (403 201)  LC_4 Logic Functioning bit
 (39 9)  (405 201)  (405 201)  LC_4 Logic Functioning bit
 (45 9)  (411 201)  (411 201)  LC_4 Logic Functioning bit
 (21 10)  (387 202)  (387 202)  routing T_7_12.sp4_h_r_39 <X> T_7_12.lc_trk_g2_7
 (22 10)  (388 202)  (388 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (389 202)  (389 202)  routing T_7_12.sp4_h_r_39 <X> T_7_12.lc_trk_g2_7
 (24 10)  (390 202)  (390 202)  routing T_7_12.sp4_h_r_39 <X> T_7_12.lc_trk_g2_7
 (25 10)  (391 202)  (391 202)  routing T_7_12.sp4_v_b_30 <X> T_7_12.lc_trk_g2_6
 (28 10)  (394 202)  (394 202)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (395 202)  (395 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (396 202)  (396 202)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (397 202)  (397 202)  routing T_7_12.lc_trk_g2_4 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (398 202)  (398 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (399 202)  (399 202)  routing T_7_12.lc_trk_g2_4 <X> T_7_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (402 202)  (402 202)  LC_5 Logic Functioning bit
 (38 10)  (404 202)  (404 202)  LC_5 Logic Functioning bit
 (45 10)  (411 202)  (411 202)  LC_5 Logic Functioning bit
 (14 11)  (380 203)  (380 203)  routing T_7_12.sp4_h_l_17 <X> T_7_12.lc_trk_g2_4
 (15 11)  (381 203)  (381 203)  routing T_7_12.sp4_h_l_17 <X> T_7_12.lc_trk_g2_4
 (16 11)  (382 203)  (382 203)  routing T_7_12.sp4_h_l_17 <X> T_7_12.lc_trk_g2_4
 (17 11)  (383 203)  (383 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (388 203)  (388 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (389 203)  (389 203)  routing T_7_12.sp4_v_b_30 <X> T_7_12.lc_trk_g2_6
 (30 11)  (396 203)  (396 203)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_5/in_1
 (36 11)  (402 203)  (402 203)  LC_5 Logic Functioning bit
 (38 11)  (404 203)  (404 203)  LC_5 Logic Functioning bit
 (45 11)  (411 203)  (411 203)  LC_5 Logic Functioning bit
 (53 11)  (419 203)  (419 203)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (381 204)  (381 204)  routing T_7_12.sp4_h_r_41 <X> T_7_12.lc_trk_g3_1
 (16 12)  (382 204)  (382 204)  routing T_7_12.sp4_h_r_41 <X> T_7_12.lc_trk_g3_1
 (17 12)  (383 204)  (383 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (384 204)  (384 204)  routing T_7_12.sp4_h_r_41 <X> T_7_12.lc_trk_g3_1
 (21 12)  (387 204)  (387 204)  routing T_7_12.sp4_h_r_35 <X> T_7_12.lc_trk_g3_3
 (22 12)  (388 204)  (388 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (389 204)  (389 204)  routing T_7_12.sp4_h_r_35 <X> T_7_12.lc_trk_g3_3
 (24 12)  (390 204)  (390 204)  routing T_7_12.sp4_h_r_35 <X> T_7_12.lc_trk_g3_3
 (25 12)  (391 204)  (391 204)  routing T_7_12.sp4_h_r_34 <X> T_7_12.lc_trk_g3_2
 (27 12)  (393 204)  (393 204)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (394 204)  (394 204)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (395 204)  (395 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (396 204)  (396 204)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (397 204)  (397 204)  routing T_7_12.lc_trk_g0_7 <X> T_7_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (398 204)  (398 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (402 204)  (402 204)  LC_6 Logic Functioning bit
 (37 12)  (403 204)  (403 204)  LC_6 Logic Functioning bit
 (38 12)  (404 204)  (404 204)  LC_6 Logic Functioning bit
 (39 12)  (405 204)  (405 204)  LC_6 Logic Functioning bit
 (45 12)  (411 204)  (411 204)  LC_6 Logic Functioning bit
 (18 13)  (384 205)  (384 205)  routing T_7_12.sp4_h_r_41 <X> T_7_12.lc_trk_g3_1
 (22 13)  (388 205)  (388 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (389 205)  (389 205)  routing T_7_12.sp4_h_r_34 <X> T_7_12.lc_trk_g3_2
 (24 13)  (390 205)  (390 205)  routing T_7_12.sp4_h_r_34 <X> T_7_12.lc_trk_g3_2
 (26 13)  (392 205)  (392 205)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (394 205)  (394 205)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (395 205)  (395 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (397 205)  (397 205)  routing T_7_12.lc_trk_g0_7 <X> T_7_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (402 205)  (402 205)  LC_6 Logic Functioning bit
 (37 13)  (403 205)  (403 205)  LC_6 Logic Functioning bit
 (38 13)  (404 205)  (404 205)  LC_6 Logic Functioning bit
 (39 13)  (405 205)  (405 205)  LC_6 Logic Functioning bit
 (41 13)  (407 205)  (407 205)  LC_6 Logic Functioning bit
 (43 13)  (409 205)  (409 205)  LC_6 Logic Functioning bit
 (45 13)  (411 205)  (411 205)  LC_6 Logic Functioning bit
 (53 13)  (419 205)  (419 205)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (367 206)  (367 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (380 206)  (380 206)  routing T_7_12.sp4_h_r_44 <X> T_7_12.lc_trk_g3_4
 (28 14)  (394 206)  (394 206)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (395 206)  (395 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (396 206)  (396 206)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (398 206)  (398 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (399 206)  (399 206)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (400 206)  (400 206)  routing T_7_12.lc_trk_g3_1 <X> T_7_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (402 206)  (402 206)  LC_7 Logic Functioning bit
 (38 14)  (404 206)  (404 206)  LC_7 Logic Functioning bit
 (45 14)  (411 206)  (411 206)  LC_7 Logic Functioning bit
 (51 14)  (417 206)  (417 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (380 207)  (380 207)  routing T_7_12.sp4_h_r_44 <X> T_7_12.lc_trk_g3_4
 (15 15)  (381 207)  (381 207)  routing T_7_12.sp4_h_r_44 <X> T_7_12.lc_trk_g3_4
 (16 15)  (382 207)  (382 207)  routing T_7_12.sp4_h_r_44 <X> T_7_12.lc_trk_g3_4
 (17 15)  (383 207)  (383 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (30 15)  (396 207)  (396 207)  routing T_7_12.lc_trk_g2_6 <X> T_7_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (402 207)  (402 207)  LC_7 Logic Functioning bit
 (38 15)  (404 207)  (404 207)  LC_7 Logic Functioning bit
 (45 15)  (411 207)  (411 207)  LC_7 Logic Functioning bit


LogicTile_8_12

 (0 2)  (420 194)  (420 194)  routing T_8_12.glb_netwk_7 <X> T_8_12.wire_logic_cluster/lc_7/clk
 (1 2)  (421 194)  (421 194)  routing T_8_12.glb_netwk_7 <X> T_8_12.wire_logic_cluster/lc_7/clk
 (2 2)  (422 194)  (422 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (420 195)  (420 195)  routing T_8_12.glb_netwk_7 <X> T_8_12.wire_logic_cluster/lc_7/clk
 (15 7)  (435 199)  (435 199)  routing T_8_12.sp4_v_t_9 <X> T_8_12.lc_trk_g1_4
 (16 7)  (436 199)  (436 199)  routing T_8_12.sp4_v_t_9 <X> T_8_12.lc_trk_g1_4
 (17 7)  (437 199)  (437 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (31 8)  (451 200)  (451 200)  routing T_8_12.lc_trk_g1_4 <X> T_8_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (452 200)  (452 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (454 200)  (454 200)  routing T_8_12.lc_trk_g1_4 <X> T_8_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (456 200)  (456 200)  LC_4 Logic Functioning bit
 (37 8)  (457 200)  (457 200)  LC_4 Logic Functioning bit
 (38 8)  (458 200)  (458 200)  LC_4 Logic Functioning bit
 (39 8)  (459 200)  (459 200)  LC_4 Logic Functioning bit
 (45 8)  (465 200)  (465 200)  LC_4 Logic Functioning bit
 (46 8)  (466 200)  (466 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (456 201)  (456 201)  LC_4 Logic Functioning bit
 (37 9)  (457 201)  (457 201)  LC_4 Logic Functioning bit
 (38 9)  (458 201)  (458 201)  LC_4 Logic Functioning bit
 (39 9)  (459 201)  (459 201)  LC_4 Logic Functioning bit
 (5 12)  (425 204)  (425 204)  routing T_8_12.sp4_v_b_9 <X> T_8_12.sp4_h_r_9
 (6 13)  (426 205)  (426 205)  routing T_8_12.sp4_v_b_9 <X> T_8_12.sp4_h_r_9


LogicTile_9_12

 (3 7)  (477 199)  (477 199)  routing T_9_12.sp12_h_l_23 <X> T_9_12.sp12_v_t_23
 (12 14)  (486 206)  (486 206)  routing T_9_12.sp4_v_t_40 <X> T_9_12.sp4_h_l_46
 (11 15)  (485 207)  (485 207)  routing T_9_12.sp4_v_t_40 <X> T_9_12.sp4_h_l_46
 (13 15)  (487 207)  (487 207)  routing T_9_12.sp4_v_t_40 <X> T_9_12.sp4_h_l_46


LogicTile_10_12

 (27 0)  (555 192)  (555 192)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (556 192)  (556 192)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (557 192)  (557 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (558 192)  (558 192)  routing T_10_12.lc_trk_g3_4 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (560 192)  (560 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (561 192)  (561 192)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (562 192)  (562 192)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (564 192)  (564 192)  LC_0 Logic Functioning bit
 (38 0)  (566 192)  (566 192)  LC_0 Logic Functioning bit
 (47 0)  (575 192)  (575 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (559 193)  (559 193)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (564 193)  (564 193)  LC_0 Logic Functioning bit
 (38 1)  (566 193)  (566 193)  LC_0 Logic Functioning bit
 (0 2)  (528 194)  (528 194)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (1 2)  (529 194)  (529 194)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (530 194)  (530 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (528 195)  (528 195)  routing T_10_12.glb_netwk_7 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (11 6)  (539 198)  (539 198)  routing T_10_12.sp4_h_l_37 <X> T_10_12.sp4_v_t_40
 (15 8)  (543 200)  (543 200)  routing T_10_12.sp4_h_r_33 <X> T_10_12.lc_trk_g2_1
 (16 8)  (544 200)  (544 200)  routing T_10_12.sp4_h_r_33 <X> T_10_12.lc_trk_g2_1
 (17 8)  (545 200)  (545 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (546 200)  (546 200)  routing T_10_12.sp4_h_r_33 <X> T_10_12.lc_trk_g2_1
 (36 10)  (564 202)  (564 202)  LC_5 Logic Functioning bit
 (38 10)  (566 202)  (566 202)  LC_5 Logic Functioning bit
 (41 10)  (569 202)  (569 202)  LC_5 Logic Functioning bit
 (43 10)  (571 202)  (571 202)  LC_5 Logic Functioning bit
 (45 10)  (573 202)  (573 202)  LC_5 Logic Functioning bit
 (28 11)  (556 203)  (556 203)  routing T_10_12.lc_trk_g2_1 <X> T_10_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (557 203)  (557 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (565 203)  (565 203)  LC_5 Logic Functioning bit
 (39 11)  (567 203)  (567 203)  LC_5 Logic Functioning bit
 (40 11)  (568 203)  (568 203)  LC_5 Logic Functioning bit
 (42 11)  (570 203)  (570 203)  LC_5 Logic Functioning bit
 (25 12)  (553 204)  (553 204)  routing T_10_12.rgt_op_2 <X> T_10_12.lc_trk_g3_2
 (22 13)  (550 205)  (550 205)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (552 205)  (552 205)  routing T_10_12.rgt_op_2 <X> T_10_12.lc_trk_g3_2
 (14 14)  (542 206)  (542 206)  routing T_10_12.rgt_op_4 <X> T_10_12.lc_trk_g3_4
 (15 15)  (543 207)  (543 207)  routing T_10_12.rgt_op_4 <X> T_10_12.lc_trk_g3_4
 (17 15)  (545 207)  (545 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_11_12

 (0 2)  (582 194)  (582 194)  routing T_11_12.glb_netwk_7 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (583 194)  (583 194)  routing T_11_12.glb_netwk_7 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (584 194)  (584 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (596 194)  (596 194)  routing T_11_12.wire_logic_cluster/lc_4/out <X> T_11_12.lc_trk_g0_4
 (0 3)  (582 195)  (582 195)  routing T_11_12.glb_netwk_7 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (17 3)  (599 195)  (599 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (25 4)  (607 196)  (607 196)  routing T_11_12.wire_logic_cluster/lc_2/out <X> T_11_12.lc_trk_g1_2
 (26 4)  (608 196)  (608 196)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (610 196)  (610 196)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (611 196)  (611 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (612 196)  (612 196)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (614 196)  (614 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (616 196)  (616 196)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (619 196)  (619 196)  LC_2 Logic Functioning bit
 (39 4)  (621 196)  (621 196)  LC_2 Logic Functioning bit
 (41 4)  (623 196)  (623 196)  LC_2 Logic Functioning bit
 (43 4)  (625 196)  (625 196)  LC_2 Logic Functioning bit
 (45 4)  (627 196)  (627 196)  LC_2 Logic Functioning bit
 (47 4)  (629 196)  (629 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (604 197)  (604 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (611 197)  (611 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (613 197)  (613 197)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (618 197)  (618 197)  LC_2 Logic Functioning bit
 (38 5)  (620 197)  (620 197)  LC_2 Logic Functioning bit
 (41 5)  (623 197)  (623 197)  LC_2 Logic Functioning bit
 (43 5)  (625 197)  (625 197)  LC_2 Logic Functioning bit
 (45 5)  (627 197)  (627 197)  LC_2 Logic Functioning bit
 (26 8)  (608 200)  (608 200)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (609 200)  (609 200)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (610 200)  (610 200)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (611 200)  (611 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (614 200)  (614 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (615 200)  (615 200)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (616 200)  (616 200)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (45 8)  (627 200)  (627 200)  LC_4 Logic Functioning bit
 (22 9)  (604 201)  (604 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (606 201)  (606 201)  routing T_11_12.tnr_op_2 <X> T_11_12.lc_trk_g2_2
 (26 9)  (608 201)  (608 201)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (610 201)  (610 201)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (611 201)  (611 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (613 201)  (613 201)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (618 201)  (618 201)  LC_4 Logic Functioning bit
 (38 9)  (620 201)  (620 201)  LC_4 Logic Functioning bit
 (17 10)  (599 202)  (599 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (600 202)  (600 202)  routing T_11_12.wire_logic_cluster/lc_5/out <X> T_11_12.lc_trk_g2_5
 (25 10)  (607 202)  (607 202)  routing T_11_12.wire_logic_cluster/lc_6/out <X> T_11_12.lc_trk_g2_6
 (28 10)  (610 202)  (610 202)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (611 202)  (611 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (613 202)  (613 202)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (614 202)  (614 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (615 202)  (615 202)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (45 10)  (627 202)  (627 202)  LC_5 Logic Functioning bit
 (22 11)  (604 203)  (604 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (609 203)  (609 203)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (610 203)  (610 203)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (611 203)  (611 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (612 203)  (612 203)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (613 203)  (613 203)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (40 11)  (622 203)  (622 203)  LC_5 Logic Functioning bit
 (42 11)  (624 203)  (624 203)  LC_5 Logic Functioning bit
 (14 12)  (596 204)  (596 204)  routing T_11_12.rgt_op_0 <X> T_11_12.lc_trk_g3_0
 (32 12)  (614 204)  (614 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (615 204)  (615 204)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (616 204)  (616 204)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (618 204)  (618 204)  LC_6 Logic Functioning bit
 (37 12)  (619 204)  (619 204)  LC_6 Logic Functioning bit
 (38 12)  (620 204)  (620 204)  LC_6 Logic Functioning bit
 (39 12)  (621 204)  (621 204)  LC_6 Logic Functioning bit
 (45 12)  (627 204)  (627 204)  LC_6 Logic Functioning bit
 (15 13)  (597 205)  (597 205)  routing T_11_12.rgt_op_0 <X> T_11_12.lc_trk_g3_0
 (17 13)  (599 205)  (599 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (604 205)  (604 205)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (606 205)  (606 205)  routing T_11_12.tnr_op_2 <X> T_11_12.lc_trk_g3_2
 (36 13)  (618 205)  (618 205)  LC_6 Logic Functioning bit
 (37 13)  (619 205)  (619 205)  LC_6 Logic Functioning bit
 (38 13)  (620 205)  (620 205)  LC_6 Logic Functioning bit
 (39 13)  (621 205)  (621 205)  LC_6 Logic Functioning bit
 (1 14)  (583 206)  (583 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_12_12

 (25 0)  (661 192)  (661 192)  routing T_12_12.lft_op_2 <X> T_12_12.lc_trk_g0_2
 (31 0)  (667 192)  (667 192)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (668 192)  (668 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (669 192)  (669 192)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (672 192)  (672 192)  LC_0 Logic Functioning bit
 (37 0)  (673 192)  (673 192)  LC_0 Logic Functioning bit
 (38 0)  (674 192)  (674 192)  LC_0 Logic Functioning bit
 (39 0)  (675 192)  (675 192)  LC_0 Logic Functioning bit
 (45 0)  (681 192)  (681 192)  LC_0 Logic Functioning bit
 (22 1)  (658 193)  (658 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (660 193)  (660 193)  routing T_12_12.lft_op_2 <X> T_12_12.lc_trk_g0_2
 (36 1)  (672 193)  (672 193)  LC_0 Logic Functioning bit
 (37 1)  (673 193)  (673 193)  LC_0 Logic Functioning bit
 (38 1)  (674 193)  (674 193)  LC_0 Logic Functioning bit
 (39 1)  (675 193)  (675 193)  LC_0 Logic Functioning bit
 (0 2)  (636 194)  (636 194)  routing T_12_12.glb_netwk_7 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 2)  (637 194)  (637 194)  routing T_12_12.glb_netwk_7 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (638 194)  (638 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (650 194)  (650 194)  routing T_12_12.sp4_h_l_1 <X> T_12_12.lc_trk_g0_4
 (0 3)  (636 195)  (636 195)  routing T_12_12.glb_netwk_7 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (15 3)  (651 195)  (651 195)  routing T_12_12.sp4_h_l_1 <X> T_12_12.lc_trk_g0_4
 (16 3)  (652 195)  (652 195)  routing T_12_12.sp4_h_l_1 <X> T_12_12.lc_trk_g0_4
 (17 3)  (653 195)  (653 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (14 6)  (650 198)  (650 198)  routing T_12_12.lft_op_4 <X> T_12_12.lc_trk_g1_4
 (15 6)  (651 198)  (651 198)  routing T_12_12.lft_op_5 <X> T_12_12.lc_trk_g1_5
 (17 6)  (653 198)  (653 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (654 198)  (654 198)  routing T_12_12.lft_op_5 <X> T_12_12.lc_trk_g1_5
 (26 6)  (662 198)  (662 198)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (663 198)  (663 198)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (665 198)  (665 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (666 198)  (666 198)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (668 198)  (668 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (673 198)  (673 198)  LC_3 Logic Functioning bit
 (39 6)  (675 198)  (675 198)  LC_3 Logic Functioning bit
 (41 6)  (677 198)  (677 198)  LC_3 Logic Functioning bit
 (43 6)  (679 198)  (679 198)  LC_3 Logic Functioning bit
 (51 6)  (687 198)  (687 198)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (651 199)  (651 199)  routing T_12_12.lft_op_4 <X> T_12_12.lc_trk_g1_4
 (17 7)  (653 199)  (653 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (663 199)  (663 199)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (665 199)  (665 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (667 199)  (667 199)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (672 199)  (672 199)  LC_3 Logic Functioning bit
 (38 7)  (674 199)  (674 199)  LC_3 Logic Functioning bit
 (41 7)  (677 199)  (677 199)  LC_3 Logic Functioning bit
 (43 7)  (679 199)  (679 199)  LC_3 Logic Functioning bit
 (17 10)  (653 202)  (653 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (654 202)  (654 202)  routing T_12_12.wire_logic_cluster/lc_5/out <X> T_12_12.lc_trk_g2_5
 (31 10)  (667 202)  (667 202)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (668 202)  (668 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (672 202)  (672 202)  LC_5 Logic Functioning bit
 (37 10)  (673 202)  (673 202)  LC_5 Logic Functioning bit
 (38 10)  (674 202)  (674 202)  LC_5 Logic Functioning bit
 (39 10)  (675 202)  (675 202)  LC_5 Logic Functioning bit
 (45 10)  (681 202)  (681 202)  LC_5 Logic Functioning bit
 (36 11)  (672 203)  (672 203)  LC_5 Logic Functioning bit
 (37 11)  (673 203)  (673 203)  LC_5 Logic Functioning bit
 (38 11)  (674 203)  (674 203)  LC_5 Logic Functioning bit
 (39 11)  (675 203)  (675 203)  LC_5 Logic Functioning bit


LogicTile_15_12

 (9 2)  (811 194)  (811 194)  routing T_15_12.sp4_v_b_1 <X> T_15_12.sp4_h_l_36


LogicTile_3_11

 (4 1)  (166 177)  (166 177)  routing T_3_11.sp4_v_t_42 <X> T_3_11.sp4_h_r_0


LogicTile_7_11

 (11 6)  (377 182)  (377 182)  routing T_7_11.sp4_h_l_37 <X> T_7_11.sp4_v_t_40


LogicTile_9_11

 (3 4)  (477 180)  (477 180)  routing T_9_11.sp12_v_b_0 <X> T_9_11.sp12_h_r_0
 (3 5)  (477 181)  (477 181)  routing T_9_11.sp12_v_b_0 <X> T_9_11.sp12_h_r_0


LogicTile_10_11

 (4 14)  (532 190)  (532 190)  routing T_10_11.sp4_h_r_3 <X> T_10_11.sp4_v_t_44
 (6 14)  (534 190)  (534 190)  routing T_10_11.sp4_h_r_3 <X> T_10_11.sp4_v_t_44
 (5 15)  (533 191)  (533 191)  routing T_10_11.sp4_h_r_3 <X> T_10_11.sp4_v_t_44


LogicTile_11_11

 (19 15)  (601 191)  (601 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


IpCon_Tile_0_9

 (36 0)  (36 144)  (36 144)  LC_0 Logic Functioning bit
 (37 0)  (37 144)  (37 144)  LC_0 Logic Functioning bit
 (42 0)  (42 144)  (42 144)  LC_0 Logic Functioning bit
 (43 0)  (43 144)  (43 144)  LC_0 Logic Functioning bit
 (50 0)  (50 144)  (50 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 145)  (36 145)  LC_0 Logic Functioning bit
 (37 1)  (37 145)  (37 145)  LC_0 Logic Functioning bit
 (42 1)  (42 145)  (42 145)  LC_0 Logic Functioning bit
 (43 1)  (43 145)  (43 145)  LC_0 Logic Functioning bit
 (36 2)  (36 146)  (36 146)  LC_1 Logic Functioning bit
 (37 2)  (37 146)  (37 146)  LC_1 Logic Functioning bit
 (42 2)  (42 146)  (42 146)  LC_1 Logic Functioning bit
 (43 2)  (43 146)  (43 146)  LC_1 Logic Functioning bit
 (50 2)  (50 146)  (50 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 147)  (36 147)  LC_1 Logic Functioning bit
 (37 3)  (37 147)  (37 147)  LC_1 Logic Functioning bit
 (42 3)  (42 147)  (42 147)  LC_1 Logic Functioning bit
 (43 3)  (43 147)  (43 147)  LC_1 Logic Functioning bit
 (36 4)  (36 148)  (36 148)  LC_2 Logic Functioning bit
 (37 4)  (37 148)  (37 148)  LC_2 Logic Functioning bit
 (42 4)  (42 148)  (42 148)  LC_2 Logic Functioning bit
 (43 4)  (43 148)  (43 148)  LC_2 Logic Functioning bit
 (50 4)  (50 148)  (50 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 149)  (36 149)  LC_2 Logic Functioning bit
 (37 5)  (37 149)  (37 149)  LC_2 Logic Functioning bit
 (42 5)  (42 149)  (42 149)  LC_2 Logic Functioning bit
 (43 5)  (43 149)  (43 149)  LC_2 Logic Functioning bit
 (36 6)  (36 150)  (36 150)  LC_3 Logic Functioning bit
 (37 6)  (37 150)  (37 150)  LC_3 Logic Functioning bit
 (42 6)  (42 150)  (42 150)  LC_3 Logic Functioning bit
 (43 6)  (43 150)  (43 150)  LC_3 Logic Functioning bit
 (50 6)  (50 150)  (50 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 151)  (36 151)  LC_3 Logic Functioning bit
 (37 7)  (37 151)  (37 151)  LC_3 Logic Functioning bit
 (42 7)  (42 151)  (42 151)  LC_3 Logic Functioning bit
 (43 7)  (43 151)  (43 151)  LC_3 Logic Functioning bit
 (36 8)  (36 152)  (36 152)  LC_4 Logic Functioning bit
 (37 8)  (37 152)  (37 152)  LC_4 Logic Functioning bit
 (42 8)  (42 152)  (42 152)  LC_4 Logic Functioning bit
 (43 8)  (43 152)  (43 152)  LC_4 Logic Functioning bit
 (50 8)  (50 152)  (50 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 153)  (36 153)  LC_4 Logic Functioning bit
 (37 9)  (37 153)  (37 153)  LC_4 Logic Functioning bit
 (42 9)  (42 153)  (42 153)  LC_4 Logic Functioning bit
 (43 9)  (43 153)  (43 153)  LC_4 Logic Functioning bit
 (36 10)  (36 154)  (36 154)  LC_5 Logic Functioning bit
 (37 10)  (37 154)  (37 154)  LC_5 Logic Functioning bit
 (42 10)  (42 154)  (42 154)  LC_5 Logic Functioning bit
 (43 10)  (43 154)  (43 154)  LC_5 Logic Functioning bit
 (50 10)  (50 154)  (50 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 155)  (36 155)  LC_5 Logic Functioning bit
 (37 11)  (37 155)  (37 155)  LC_5 Logic Functioning bit
 (42 11)  (42 155)  (42 155)  LC_5 Logic Functioning bit
 (43 11)  (43 155)  (43 155)  LC_5 Logic Functioning bit
 (36 12)  (36 156)  (36 156)  LC_6 Logic Functioning bit
 (37 12)  (37 156)  (37 156)  LC_6 Logic Functioning bit
 (42 12)  (42 156)  (42 156)  LC_6 Logic Functioning bit
 (43 12)  (43 156)  (43 156)  LC_6 Logic Functioning bit
 (50 12)  (50 156)  (50 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 157)  (36 157)  LC_6 Logic Functioning bit
 (37 13)  (37 157)  (37 157)  LC_6 Logic Functioning bit
 (42 13)  (42 157)  (42 157)  LC_6 Logic Functioning bit
 (43 13)  (43 157)  (43 157)  LC_6 Logic Functioning bit
 (36 14)  (36 158)  (36 158)  LC_7 Logic Functioning bit
 (37 14)  (37 158)  (37 158)  LC_7 Logic Functioning bit
 (42 14)  (42 158)  (42 158)  LC_7 Logic Functioning bit
 (43 14)  (43 158)  (43 158)  LC_7 Logic Functioning bit
 (50 14)  (50 158)  (50 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 159)  (36 159)  LC_7 Logic Functioning bit
 (37 15)  (37 159)  (37 159)  LC_7 Logic Functioning bit
 (42 15)  (42 159)  (42 159)  LC_7 Logic Functioning bit
 (43 15)  (43 159)  (43 159)  LC_7 Logic Functioning bit


LogicTile_5_9

 (3 6)  (273 150)  (273 150)  routing T_5_9.sp12_v_b_0 <X> T_5_9.sp12_v_t_23


LogicTile_7_9

 (3 4)  (369 148)  (369 148)  routing T_7_9.sp12_v_b_0 <X> T_7_9.sp12_h_r_0
 (3 5)  (369 149)  (369 149)  routing T_7_9.sp12_v_b_0 <X> T_7_9.sp12_h_r_0


LogicTile_8_9

 (4 14)  (424 158)  (424 158)  routing T_8_9.sp4_h_r_3 <X> T_8_9.sp4_v_t_44
 (6 14)  (426 158)  (426 158)  routing T_8_9.sp4_h_r_3 <X> T_8_9.sp4_v_t_44
 (5 15)  (425 159)  (425 159)  routing T_8_9.sp4_h_r_3 <X> T_8_9.sp4_v_t_44


LogicTile_9_9

 (19 15)  (493 159)  (493 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


IpCon_Tile_25_9

 (36 0)  (1366 144)  (1366 144)  LC_0 Logic Functioning bit
 (37 0)  (1367 144)  (1367 144)  LC_0 Logic Functioning bit
 (42 0)  (1372 144)  (1372 144)  LC_0 Logic Functioning bit
 (43 0)  (1373 144)  (1373 144)  LC_0 Logic Functioning bit
 (50 0)  (1380 144)  (1380 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 145)  (1366 145)  LC_0 Logic Functioning bit
 (37 1)  (1367 145)  (1367 145)  LC_0 Logic Functioning bit
 (42 1)  (1372 145)  (1372 145)  LC_0 Logic Functioning bit
 (43 1)  (1373 145)  (1373 145)  LC_0 Logic Functioning bit
 (36 2)  (1366 146)  (1366 146)  LC_1 Logic Functioning bit
 (37 2)  (1367 146)  (1367 146)  LC_1 Logic Functioning bit
 (42 2)  (1372 146)  (1372 146)  LC_1 Logic Functioning bit
 (43 2)  (1373 146)  (1373 146)  LC_1 Logic Functioning bit
 (50 2)  (1380 146)  (1380 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 147)  (1366 147)  LC_1 Logic Functioning bit
 (37 3)  (1367 147)  (1367 147)  LC_1 Logic Functioning bit
 (42 3)  (1372 147)  (1372 147)  LC_1 Logic Functioning bit
 (43 3)  (1373 147)  (1373 147)  LC_1 Logic Functioning bit
 (36 4)  (1366 148)  (1366 148)  LC_2 Logic Functioning bit
 (37 4)  (1367 148)  (1367 148)  LC_2 Logic Functioning bit
 (42 4)  (1372 148)  (1372 148)  LC_2 Logic Functioning bit
 (43 4)  (1373 148)  (1373 148)  LC_2 Logic Functioning bit
 (50 4)  (1380 148)  (1380 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 149)  (1366 149)  LC_2 Logic Functioning bit
 (37 5)  (1367 149)  (1367 149)  LC_2 Logic Functioning bit
 (42 5)  (1372 149)  (1372 149)  LC_2 Logic Functioning bit
 (43 5)  (1373 149)  (1373 149)  LC_2 Logic Functioning bit
 (36 6)  (1366 150)  (1366 150)  LC_3 Logic Functioning bit
 (37 6)  (1367 150)  (1367 150)  LC_3 Logic Functioning bit
 (42 6)  (1372 150)  (1372 150)  LC_3 Logic Functioning bit
 (43 6)  (1373 150)  (1373 150)  LC_3 Logic Functioning bit
 (50 6)  (1380 150)  (1380 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 151)  (1366 151)  LC_3 Logic Functioning bit
 (37 7)  (1367 151)  (1367 151)  LC_3 Logic Functioning bit
 (42 7)  (1372 151)  (1372 151)  LC_3 Logic Functioning bit
 (43 7)  (1373 151)  (1373 151)  LC_3 Logic Functioning bit
 (36 8)  (1366 152)  (1366 152)  LC_4 Logic Functioning bit
 (37 8)  (1367 152)  (1367 152)  LC_4 Logic Functioning bit
 (42 8)  (1372 152)  (1372 152)  LC_4 Logic Functioning bit
 (43 8)  (1373 152)  (1373 152)  LC_4 Logic Functioning bit
 (50 8)  (1380 152)  (1380 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 153)  (1366 153)  LC_4 Logic Functioning bit
 (37 9)  (1367 153)  (1367 153)  LC_4 Logic Functioning bit
 (42 9)  (1372 153)  (1372 153)  LC_4 Logic Functioning bit
 (43 9)  (1373 153)  (1373 153)  LC_4 Logic Functioning bit
 (36 10)  (1366 154)  (1366 154)  LC_5 Logic Functioning bit
 (37 10)  (1367 154)  (1367 154)  LC_5 Logic Functioning bit
 (42 10)  (1372 154)  (1372 154)  LC_5 Logic Functioning bit
 (43 10)  (1373 154)  (1373 154)  LC_5 Logic Functioning bit
 (50 10)  (1380 154)  (1380 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 155)  (1366 155)  LC_5 Logic Functioning bit
 (37 11)  (1367 155)  (1367 155)  LC_5 Logic Functioning bit
 (42 11)  (1372 155)  (1372 155)  LC_5 Logic Functioning bit
 (43 11)  (1373 155)  (1373 155)  LC_5 Logic Functioning bit
 (36 12)  (1366 156)  (1366 156)  LC_6 Logic Functioning bit
 (37 12)  (1367 156)  (1367 156)  LC_6 Logic Functioning bit
 (42 12)  (1372 156)  (1372 156)  LC_6 Logic Functioning bit
 (43 12)  (1373 156)  (1373 156)  LC_6 Logic Functioning bit
 (50 12)  (1380 156)  (1380 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 157)  (1366 157)  LC_6 Logic Functioning bit
 (37 13)  (1367 157)  (1367 157)  LC_6 Logic Functioning bit
 (42 13)  (1372 157)  (1372 157)  LC_6 Logic Functioning bit
 (43 13)  (1373 157)  (1373 157)  LC_6 Logic Functioning bit
 (36 14)  (1366 158)  (1366 158)  LC_7 Logic Functioning bit
 (37 14)  (1367 158)  (1367 158)  LC_7 Logic Functioning bit
 (42 14)  (1372 158)  (1372 158)  LC_7 Logic Functioning bit
 (43 14)  (1373 158)  (1373 158)  LC_7 Logic Functioning bit
 (50 14)  (1380 158)  (1380 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 159)  (1366 159)  LC_7 Logic Functioning bit
 (37 15)  (1367 159)  (1367 159)  LC_7 Logic Functioning bit
 (42 15)  (1372 159)  (1372 159)  LC_7 Logic Functioning bit
 (43 15)  (1373 159)  (1373 159)  LC_7 Logic Functioning bit


LogicTile_8_8

 (4 14)  (424 142)  (424 142)  routing T_8_8.sp4_v_b_1 <X> T_8_8.sp4_v_t_44
 (6 14)  (426 142)  (426 142)  routing T_8_8.sp4_v_b_1 <X> T_8_8.sp4_v_t_44


LogicTile_15_8

 (9 3)  (811 131)  (811 131)  routing T_15_8.sp4_v_b_5 <X> T_15_8.sp4_v_t_36
 (10 3)  (812 131)  (812 131)  routing T_15_8.sp4_v_b_5 <X> T_15_8.sp4_v_t_36


LogicTile_18_7

 (3 6)  (967 118)  (967 118)  routing T_18_7.sp12_v_b_0 <X> T_18_7.sp12_v_t_23


DSP_Tile_0_5



LogicTile_1_5



LogicTile_2_5



LogicTile_3_5



LogicTile_4_5



LogicTile_5_5



RAM_Tile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



LogicTile_10_5



LogicTile_11_5



LogicTile_12_5



LogicTile_13_5



LogicTile_14_5



LogicTile_15_5



LogicTile_16_5



LogicTile_17_5

 (3 6)  (913 86)  (913 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


LogicTile_18_5



RAM_Tile_19_5



LogicTile_20_5



LogicTile_21_5



LogicTile_22_5



LogicTile_23_5



LogicTile_24_5



DSP_Tile_25_5



IpCon_Tile_0_4

 (36 0)  (36 64)  (36 64)  LC_0 Logic Functioning bit
 (37 0)  (37 64)  (37 64)  LC_0 Logic Functioning bit
 (42 0)  (42 64)  (42 64)  LC_0 Logic Functioning bit
 (43 0)  (43 64)  (43 64)  LC_0 Logic Functioning bit
 (50 0)  (50 64)  (50 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 65)  (36 65)  LC_0 Logic Functioning bit
 (37 1)  (37 65)  (37 65)  LC_0 Logic Functioning bit
 (42 1)  (42 65)  (42 65)  LC_0 Logic Functioning bit
 (43 1)  (43 65)  (43 65)  LC_0 Logic Functioning bit
 (36 2)  (36 66)  (36 66)  LC_1 Logic Functioning bit
 (37 2)  (37 66)  (37 66)  LC_1 Logic Functioning bit
 (42 2)  (42 66)  (42 66)  LC_1 Logic Functioning bit
 (43 2)  (43 66)  (43 66)  LC_1 Logic Functioning bit
 (50 2)  (50 66)  (50 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 67)  (36 67)  LC_1 Logic Functioning bit
 (37 3)  (37 67)  (37 67)  LC_1 Logic Functioning bit
 (42 3)  (42 67)  (42 67)  LC_1 Logic Functioning bit
 (43 3)  (43 67)  (43 67)  LC_1 Logic Functioning bit
 (36 4)  (36 68)  (36 68)  LC_2 Logic Functioning bit
 (37 4)  (37 68)  (37 68)  LC_2 Logic Functioning bit
 (42 4)  (42 68)  (42 68)  LC_2 Logic Functioning bit
 (43 4)  (43 68)  (43 68)  LC_2 Logic Functioning bit
 (50 4)  (50 68)  (50 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 69)  (36 69)  LC_2 Logic Functioning bit
 (37 5)  (37 69)  (37 69)  LC_2 Logic Functioning bit
 (42 5)  (42 69)  (42 69)  LC_2 Logic Functioning bit
 (43 5)  (43 69)  (43 69)  LC_2 Logic Functioning bit
 (36 6)  (36 70)  (36 70)  LC_3 Logic Functioning bit
 (37 6)  (37 70)  (37 70)  LC_3 Logic Functioning bit
 (42 6)  (42 70)  (42 70)  LC_3 Logic Functioning bit
 (43 6)  (43 70)  (43 70)  LC_3 Logic Functioning bit
 (50 6)  (50 70)  (50 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 71)  (36 71)  LC_3 Logic Functioning bit
 (37 7)  (37 71)  (37 71)  LC_3 Logic Functioning bit
 (42 7)  (42 71)  (42 71)  LC_3 Logic Functioning bit
 (43 7)  (43 71)  (43 71)  LC_3 Logic Functioning bit
 (36 8)  (36 72)  (36 72)  LC_4 Logic Functioning bit
 (37 8)  (37 72)  (37 72)  LC_4 Logic Functioning bit
 (42 8)  (42 72)  (42 72)  LC_4 Logic Functioning bit
 (43 8)  (43 72)  (43 72)  LC_4 Logic Functioning bit
 (50 8)  (50 72)  (50 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 73)  (36 73)  LC_4 Logic Functioning bit
 (37 9)  (37 73)  (37 73)  LC_4 Logic Functioning bit
 (42 9)  (42 73)  (42 73)  LC_4 Logic Functioning bit
 (43 9)  (43 73)  (43 73)  LC_4 Logic Functioning bit
 (36 10)  (36 74)  (36 74)  LC_5 Logic Functioning bit
 (37 10)  (37 74)  (37 74)  LC_5 Logic Functioning bit
 (42 10)  (42 74)  (42 74)  LC_5 Logic Functioning bit
 (43 10)  (43 74)  (43 74)  LC_5 Logic Functioning bit
 (50 10)  (50 74)  (50 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 75)  (36 75)  LC_5 Logic Functioning bit
 (37 11)  (37 75)  (37 75)  LC_5 Logic Functioning bit
 (42 11)  (42 75)  (42 75)  LC_5 Logic Functioning bit
 (43 11)  (43 75)  (43 75)  LC_5 Logic Functioning bit
 (36 12)  (36 76)  (36 76)  LC_6 Logic Functioning bit
 (37 12)  (37 76)  (37 76)  LC_6 Logic Functioning bit
 (42 12)  (42 76)  (42 76)  LC_6 Logic Functioning bit
 (43 12)  (43 76)  (43 76)  LC_6 Logic Functioning bit
 (50 12)  (50 76)  (50 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 77)  (36 77)  LC_6 Logic Functioning bit
 (37 13)  (37 77)  (37 77)  LC_6 Logic Functioning bit
 (42 13)  (42 77)  (42 77)  LC_6 Logic Functioning bit
 (43 13)  (43 77)  (43 77)  LC_6 Logic Functioning bit
 (36 14)  (36 78)  (36 78)  LC_7 Logic Functioning bit
 (37 14)  (37 78)  (37 78)  LC_7 Logic Functioning bit
 (42 14)  (42 78)  (42 78)  LC_7 Logic Functioning bit
 (43 14)  (43 78)  (43 78)  LC_7 Logic Functioning bit
 (50 14)  (50 78)  (50 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 79)  (36 79)  LC_7 Logic Functioning bit
 (37 15)  (37 79)  (37 79)  LC_7 Logic Functioning bit
 (42 15)  (42 79)  (42 79)  LC_7 Logic Functioning bit
 (43 15)  (43 79)  (43 79)  LC_7 Logic Functioning bit


LogicTile_1_4



LogicTile_2_4



LogicTile_3_4



LogicTile_4_4



LogicTile_5_4



RAM_Tile_6_4



LogicTile_7_4



LogicTile_8_4

 (9 3)  (429 67)  (429 67)  routing T_8_4.sp4_v_b_5 <X> T_8_4.sp4_v_t_36
 (10 3)  (430 67)  (430 67)  routing T_8_4.sp4_v_b_5 <X> T_8_4.sp4_v_t_36


LogicTile_9_4



LogicTile_10_4



LogicTile_11_4



LogicTile_12_4



LogicTile_13_4



LogicTile_14_4



LogicTile_15_4

 (13 6)  (815 70)  (815 70)  routing T_15_4.sp4_v_b_5 <X> T_15_4.sp4_v_t_40


LogicTile_16_4



LogicTile_17_4



LogicTile_18_4



RAM_Tile_19_4



LogicTile_20_4



LogicTile_21_4



LogicTile_22_4



LogicTile_23_4



LogicTile_24_4



IpCon_Tile_25_4

 (36 0)  (1366 64)  (1366 64)  LC_0 Logic Functioning bit
 (37 0)  (1367 64)  (1367 64)  LC_0 Logic Functioning bit
 (42 0)  (1372 64)  (1372 64)  LC_0 Logic Functioning bit
 (43 0)  (1373 64)  (1373 64)  LC_0 Logic Functioning bit
 (50 0)  (1380 64)  (1380 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 65)  (1366 65)  LC_0 Logic Functioning bit
 (37 1)  (1367 65)  (1367 65)  LC_0 Logic Functioning bit
 (42 1)  (1372 65)  (1372 65)  LC_0 Logic Functioning bit
 (43 1)  (1373 65)  (1373 65)  LC_0 Logic Functioning bit
 (36 2)  (1366 66)  (1366 66)  LC_1 Logic Functioning bit
 (37 2)  (1367 66)  (1367 66)  LC_1 Logic Functioning bit
 (42 2)  (1372 66)  (1372 66)  LC_1 Logic Functioning bit
 (43 2)  (1373 66)  (1373 66)  LC_1 Logic Functioning bit
 (50 2)  (1380 66)  (1380 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 67)  (1366 67)  LC_1 Logic Functioning bit
 (37 3)  (1367 67)  (1367 67)  LC_1 Logic Functioning bit
 (42 3)  (1372 67)  (1372 67)  LC_1 Logic Functioning bit
 (43 3)  (1373 67)  (1373 67)  LC_1 Logic Functioning bit
 (36 4)  (1366 68)  (1366 68)  LC_2 Logic Functioning bit
 (37 4)  (1367 68)  (1367 68)  LC_2 Logic Functioning bit
 (42 4)  (1372 68)  (1372 68)  LC_2 Logic Functioning bit
 (43 4)  (1373 68)  (1373 68)  LC_2 Logic Functioning bit
 (50 4)  (1380 68)  (1380 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 69)  (1366 69)  LC_2 Logic Functioning bit
 (37 5)  (1367 69)  (1367 69)  LC_2 Logic Functioning bit
 (42 5)  (1372 69)  (1372 69)  LC_2 Logic Functioning bit
 (43 5)  (1373 69)  (1373 69)  LC_2 Logic Functioning bit
 (36 6)  (1366 70)  (1366 70)  LC_3 Logic Functioning bit
 (37 6)  (1367 70)  (1367 70)  LC_3 Logic Functioning bit
 (42 6)  (1372 70)  (1372 70)  LC_3 Logic Functioning bit
 (43 6)  (1373 70)  (1373 70)  LC_3 Logic Functioning bit
 (50 6)  (1380 70)  (1380 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 71)  (1366 71)  LC_3 Logic Functioning bit
 (37 7)  (1367 71)  (1367 71)  LC_3 Logic Functioning bit
 (42 7)  (1372 71)  (1372 71)  LC_3 Logic Functioning bit
 (43 7)  (1373 71)  (1373 71)  LC_3 Logic Functioning bit
 (36 8)  (1366 72)  (1366 72)  LC_4 Logic Functioning bit
 (37 8)  (1367 72)  (1367 72)  LC_4 Logic Functioning bit
 (42 8)  (1372 72)  (1372 72)  LC_4 Logic Functioning bit
 (43 8)  (1373 72)  (1373 72)  LC_4 Logic Functioning bit
 (50 8)  (1380 72)  (1380 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 73)  (1366 73)  LC_4 Logic Functioning bit
 (37 9)  (1367 73)  (1367 73)  LC_4 Logic Functioning bit
 (42 9)  (1372 73)  (1372 73)  LC_4 Logic Functioning bit
 (43 9)  (1373 73)  (1373 73)  LC_4 Logic Functioning bit
 (36 10)  (1366 74)  (1366 74)  LC_5 Logic Functioning bit
 (37 10)  (1367 74)  (1367 74)  LC_5 Logic Functioning bit
 (42 10)  (1372 74)  (1372 74)  LC_5 Logic Functioning bit
 (43 10)  (1373 74)  (1373 74)  LC_5 Logic Functioning bit
 (50 10)  (1380 74)  (1380 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 75)  (1366 75)  LC_5 Logic Functioning bit
 (37 11)  (1367 75)  (1367 75)  LC_5 Logic Functioning bit
 (42 11)  (1372 75)  (1372 75)  LC_5 Logic Functioning bit
 (43 11)  (1373 75)  (1373 75)  LC_5 Logic Functioning bit
 (36 12)  (1366 76)  (1366 76)  LC_6 Logic Functioning bit
 (37 12)  (1367 76)  (1367 76)  LC_6 Logic Functioning bit
 (42 12)  (1372 76)  (1372 76)  LC_6 Logic Functioning bit
 (43 12)  (1373 76)  (1373 76)  LC_6 Logic Functioning bit
 (50 12)  (1380 76)  (1380 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 77)  (1366 77)  LC_6 Logic Functioning bit
 (37 13)  (1367 77)  (1367 77)  LC_6 Logic Functioning bit
 (42 13)  (1372 77)  (1372 77)  LC_6 Logic Functioning bit
 (43 13)  (1373 77)  (1373 77)  LC_6 Logic Functioning bit
 (36 14)  (1366 78)  (1366 78)  LC_7 Logic Functioning bit
 (37 14)  (1367 78)  (1367 78)  LC_7 Logic Functioning bit
 (42 14)  (1372 78)  (1372 78)  LC_7 Logic Functioning bit
 (43 14)  (1373 78)  (1373 78)  LC_7 Logic Functioning bit
 (50 14)  (1380 78)  (1380 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 79)  (1366 79)  LC_7 Logic Functioning bit
 (37 15)  (1367 79)  (1367 79)  LC_7 Logic Functioning bit
 (42 15)  (1372 79)  (1372 79)  LC_7 Logic Functioning bit
 (43 15)  (1373 79)  (1373 79)  LC_7 Logic Functioning bit


IpCon_Tile_0_3

 (36 0)  (36 48)  (36 48)  LC_0 Logic Functioning bit
 (37 0)  (37 48)  (37 48)  LC_0 Logic Functioning bit
 (42 0)  (42 48)  (42 48)  LC_0 Logic Functioning bit
 (43 0)  (43 48)  (43 48)  LC_0 Logic Functioning bit
 (50 0)  (50 48)  (50 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 49)  (36 49)  LC_0 Logic Functioning bit
 (37 1)  (37 49)  (37 49)  LC_0 Logic Functioning bit
 (42 1)  (42 49)  (42 49)  LC_0 Logic Functioning bit
 (43 1)  (43 49)  (43 49)  LC_0 Logic Functioning bit
 (36 2)  (36 50)  (36 50)  LC_1 Logic Functioning bit
 (37 2)  (37 50)  (37 50)  LC_1 Logic Functioning bit
 (42 2)  (42 50)  (42 50)  LC_1 Logic Functioning bit
 (43 2)  (43 50)  (43 50)  LC_1 Logic Functioning bit
 (50 2)  (50 50)  (50 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 51)  (36 51)  LC_1 Logic Functioning bit
 (37 3)  (37 51)  (37 51)  LC_1 Logic Functioning bit
 (42 3)  (42 51)  (42 51)  LC_1 Logic Functioning bit
 (43 3)  (43 51)  (43 51)  LC_1 Logic Functioning bit
 (36 4)  (36 52)  (36 52)  LC_2 Logic Functioning bit
 (37 4)  (37 52)  (37 52)  LC_2 Logic Functioning bit
 (42 4)  (42 52)  (42 52)  LC_2 Logic Functioning bit
 (43 4)  (43 52)  (43 52)  LC_2 Logic Functioning bit
 (50 4)  (50 52)  (50 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 53)  (36 53)  LC_2 Logic Functioning bit
 (37 5)  (37 53)  (37 53)  LC_2 Logic Functioning bit
 (42 5)  (42 53)  (42 53)  LC_2 Logic Functioning bit
 (43 5)  (43 53)  (43 53)  LC_2 Logic Functioning bit
 (36 6)  (36 54)  (36 54)  LC_3 Logic Functioning bit
 (37 6)  (37 54)  (37 54)  LC_3 Logic Functioning bit
 (42 6)  (42 54)  (42 54)  LC_3 Logic Functioning bit
 (43 6)  (43 54)  (43 54)  LC_3 Logic Functioning bit
 (50 6)  (50 54)  (50 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 55)  (36 55)  LC_3 Logic Functioning bit
 (37 7)  (37 55)  (37 55)  LC_3 Logic Functioning bit
 (42 7)  (42 55)  (42 55)  LC_3 Logic Functioning bit
 (43 7)  (43 55)  (43 55)  LC_3 Logic Functioning bit
 (36 8)  (36 56)  (36 56)  LC_4 Logic Functioning bit
 (37 8)  (37 56)  (37 56)  LC_4 Logic Functioning bit
 (42 8)  (42 56)  (42 56)  LC_4 Logic Functioning bit
 (43 8)  (43 56)  (43 56)  LC_4 Logic Functioning bit
 (50 8)  (50 56)  (50 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 57)  (36 57)  LC_4 Logic Functioning bit
 (37 9)  (37 57)  (37 57)  LC_4 Logic Functioning bit
 (42 9)  (42 57)  (42 57)  LC_4 Logic Functioning bit
 (43 9)  (43 57)  (43 57)  LC_4 Logic Functioning bit
 (36 10)  (36 58)  (36 58)  LC_5 Logic Functioning bit
 (37 10)  (37 58)  (37 58)  LC_5 Logic Functioning bit
 (42 10)  (42 58)  (42 58)  LC_5 Logic Functioning bit
 (43 10)  (43 58)  (43 58)  LC_5 Logic Functioning bit
 (50 10)  (50 58)  (50 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 59)  (36 59)  LC_5 Logic Functioning bit
 (37 11)  (37 59)  (37 59)  LC_5 Logic Functioning bit
 (42 11)  (42 59)  (42 59)  LC_5 Logic Functioning bit
 (43 11)  (43 59)  (43 59)  LC_5 Logic Functioning bit
 (36 12)  (36 60)  (36 60)  LC_6 Logic Functioning bit
 (37 12)  (37 60)  (37 60)  LC_6 Logic Functioning bit
 (42 12)  (42 60)  (42 60)  LC_6 Logic Functioning bit
 (43 12)  (43 60)  (43 60)  LC_6 Logic Functioning bit
 (50 12)  (50 60)  (50 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 61)  (36 61)  LC_6 Logic Functioning bit
 (37 13)  (37 61)  (37 61)  LC_6 Logic Functioning bit
 (42 13)  (42 61)  (42 61)  LC_6 Logic Functioning bit
 (43 13)  (43 61)  (43 61)  LC_6 Logic Functioning bit
 (36 14)  (36 62)  (36 62)  LC_7 Logic Functioning bit
 (37 14)  (37 62)  (37 62)  LC_7 Logic Functioning bit
 (42 14)  (42 62)  (42 62)  LC_7 Logic Functioning bit
 (43 14)  (43 62)  (43 62)  LC_7 Logic Functioning bit
 (50 14)  (50 62)  (50 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 63)  (36 63)  LC_7 Logic Functioning bit
 (37 15)  (37 63)  (37 63)  LC_7 Logic Functioning bit
 (42 15)  (42 63)  (42 63)  LC_7 Logic Functioning bit
 (43 15)  (43 63)  (43 63)  LC_7 Logic Functioning bit


RAM_Tile_6_3

 (3 6)  (327 54)  (327 54)  routing T_6_3.sp12_h_r_0 <X> T_6_3.sp12_v_t_23
 (3 7)  (327 55)  (327 55)  routing T_6_3.sp12_h_r_0 <X> T_6_3.sp12_v_t_23


LogicTile_12_3

 (3 8)  (639 56)  (639 56)  routing T_12_3.sp12_v_t_22 <X> T_12_3.sp12_v_b_1


LogicTile_18_3

 (3 3)  (967 51)  (967 51)  routing T_18_3.sp12_v_b_0 <X> T_18_3.sp12_h_l_23
 (3 6)  (967 54)  (967 54)  routing T_18_3.sp12_v_b_0 <X> T_18_3.sp12_v_t_23


IpCon_Tile_25_3

 (36 0)  (1366 48)  (1366 48)  LC_0 Logic Functioning bit
 (37 0)  (1367 48)  (1367 48)  LC_0 Logic Functioning bit
 (42 0)  (1372 48)  (1372 48)  LC_0 Logic Functioning bit
 (43 0)  (1373 48)  (1373 48)  LC_0 Logic Functioning bit
 (50 0)  (1380 48)  (1380 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 49)  (1366 49)  LC_0 Logic Functioning bit
 (37 1)  (1367 49)  (1367 49)  LC_0 Logic Functioning bit
 (42 1)  (1372 49)  (1372 49)  LC_0 Logic Functioning bit
 (43 1)  (1373 49)  (1373 49)  LC_0 Logic Functioning bit
 (36 2)  (1366 50)  (1366 50)  LC_1 Logic Functioning bit
 (37 2)  (1367 50)  (1367 50)  LC_1 Logic Functioning bit
 (42 2)  (1372 50)  (1372 50)  LC_1 Logic Functioning bit
 (43 2)  (1373 50)  (1373 50)  LC_1 Logic Functioning bit
 (50 2)  (1380 50)  (1380 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 51)  (1366 51)  LC_1 Logic Functioning bit
 (37 3)  (1367 51)  (1367 51)  LC_1 Logic Functioning bit
 (42 3)  (1372 51)  (1372 51)  LC_1 Logic Functioning bit
 (43 3)  (1373 51)  (1373 51)  LC_1 Logic Functioning bit
 (36 4)  (1366 52)  (1366 52)  LC_2 Logic Functioning bit
 (37 4)  (1367 52)  (1367 52)  LC_2 Logic Functioning bit
 (42 4)  (1372 52)  (1372 52)  LC_2 Logic Functioning bit
 (43 4)  (1373 52)  (1373 52)  LC_2 Logic Functioning bit
 (50 4)  (1380 52)  (1380 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 53)  (1366 53)  LC_2 Logic Functioning bit
 (37 5)  (1367 53)  (1367 53)  LC_2 Logic Functioning bit
 (42 5)  (1372 53)  (1372 53)  LC_2 Logic Functioning bit
 (43 5)  (1373 53)  (1373 53)  LC_2 Logic Functioning bit
 (36 6)  (1366 54)  (1366 54)  LC_3 Logic Functioning bit
 (37 6)  (1367 54)  (1367 54)  LC_3 Logic Functioning bit
 (42 6)  (1372 54)  (1372 54)  LC_3 Logic Functioning bit
 (43 6)  (1373 54)  (1373 54)  LC_3 Logic Functioning bit
 (50 6)  (1380 54)  (1380 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 55)  (1366 55)  LC_3 Logic Functioning bit
 (37 7)  (1367 55)  (1367 55)  LC_3 Logic Functioning bit
 (42 7)  (1372 55)  (1372 55)  LC_3 Logic Functioning bit
 (43 7)  (1373 55)  (1373 55)  LC_3 Logic Functioning bit
 (36 8)  (1366 56)  (1366 56)  LC_4 Logic Functioning bit
 (37 8)  (1367 56)  (1367 56)  LC_4 Logic Functioning bit
 (42 8)  (1372 56)  (1372 56)  LC_4 Logic Functioning bit
 (43 8)  (1373 56)  (1373 56)  LC_4 Logic Functioning bit
 (50 8)  (1380 56)  (1380 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 57)  (1366 57)  LC_4 Logic Functioning bit
 (37 9)  (1367 57)  (1367 57)  LC_4 Logic Functioning bit
 (42 9)  (1372 57)  (1372 57)  LC_4 Logic Functioning bit
 (43 9)  (1373 57)  (1373 57)  LC_4 Logic Functioning bit
 (36 10)  (1366 58)  (1366 58)  LC_5 Logic Functioning bit
 (37 10)  (1367 58)  (1367 58)  LC_5 Logic Functioning bit
 (42 10)  (1372 58)  (1372 58)  LC_5 Logic Functioning bit
 (43 10)  (1373 58)  (1373 58)  LC_5 Logic Functioning bit
 (50 10)  (1380 58)  (1380 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 59)  (1366 59)  LC_5 Logic Functioning bit
 (37 11)  (1367 59)  (1367 59)  LC_5 Logic Functioning bit
 (42 11)  (1372 59)  (1372 59)  LC_5 Logic Functioning bit
 (43 11)  (1373 59)  (1373 59)  LC_5 Logic Functioning bit
 (36 12)  (1366 60)  (1366 60)  LC_6 Logic Functioning bit
 (37 12)  (1367 60)  (1367 60)  LC_6 Logic Functioning bit
 (42 12)  (1372 60)  (1372 60)  LC_6 Logic Functioning bit
 (43 12)  (1373 60)  (1373 60)  LC_6 Logic Functioning bit
 (50 12)  (1380 60)  (1380 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 61)  (1366 61)  LC_6 Logic Functioning bit
 (37 13)  (1367 61)  (1367 61)  LC_6 Logic Functioning bit
 (42 13)  (1372 61)  (1372 61)  LC_6 Logic Functioning bit
 (43 13)  (1373 61)  (1373 61)  LC_6 Logic Functioning bit
 (36 14)  (1366 62)  (1366 62)  LC_7 Logic Functioning bit
 (37 14)  (1367 62)  (1367 62)  LC_7 Logic Functioning bit
 (42 14)  (1372 62)  (1372 62)  LC_7 Logic Functioning bit
 (43 14)  (1373 62)  (1373 62)  LC_7 Logic Functioning bit
 (50 14)  (1380 62)  (1380 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 63)  (1366 63)  LC_7 Logic Functioning bit
 (37 15)  (1367 63)  (1367 63)  LC_7 Logic Functioning bit
 (42 15)  (1372 63)  (1372 63)  LC_7 Logic Functioning bit
 (43 15)  (1373 63)  (1373 63)  LC_7 Logic Functioning bit


IpCon_Tile_0_2

 (36 0)  (36 32)  (36 32)  LC_0 Logic Functioning bit
 (37 0)  (37 32)  (37 32)  LC_0 Logic Functioning bit
 (42 0)  (42 32)  (42 32)  LC_0 Logic Functioning bit
 (43 0)  (43 32)  (43 32)  LC_0 Logic Functioning bit
 (50 0)  (50 32)  (50 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 33)  (36 33)  LC_0 Logic Functioning bit
 (37 1)  (37 33)  (37 33)  LC_0 Logic Functioning bit
 (42 1)  (42 33)  (42 33)  LC_0 Logic Functioning bit
 (43 1)  (43 33)  (43 33)  LC_0 Logic Functioning bit
 (36 2)  (36 34)  (36 34)  LC_1 Logic Functioning bit
 (37 2)  (37 34)  (37 34)  LC_1 Logic Functioning bit
 (42 2)  (42 34)  (42 34)  LC_1 Logic Functioning bit
 (43 2)  (43 34)  (43 34)  LC_1 Logic Functioning bit
 (50 2)  (50 34)  (50 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 35)  (36 35)  LC_1 Logic Functioning bit
 (37 3)  (37 35)  (37 35)  LC_1 Logic Functioning bit
 (42 3)  (42 35)  (42 35)  LC_1 Logic Functioning bit
 (43 3)  (43 35)  (43 35)  LC_1 Logic Functioning bit
 (36 4)  (36 36)  (36 36)  LC_2 Logic Functioning bit
 (37 4)  (37 36)  (37 36)  LC_2 Logic Functioning bit
 (42 4)  (42 36)  (42 36)  LC_2 Logic Functioning bit
 (43 4)  (43 36)  (43 36)  LC_2 Logic Functioning bit
 (50 4)  (50 36)  (50 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 37)  (36 37)  LC_2 Logic Functioning bit
 (37 5)  (37 37)  (37 37)  LC_2 Logic Functioning bit
 (42 5)  (42 37)  (42 37)  LC_2 Logic Functioning bit
 (43 5)  (43 37)  (43 37)  LC_2 Logic Functioning bit
 (36 6)  (36 38)  (36 38)  LC_3 Logic Functioning bit
 (37 6)  (37 38)  (37 38)  LC_3 Logic Functioning bit
 (42 6)  (42 38)  (42 38)  LC_3 Logic Functioning bit
 (43 6)  (43 38)  (43 38)  LC_3 Logic Functioning bit
 (50 6)  (50 38)  (50 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 39)  (36 39)  LC_3 Logic Functioning bit
 (37 7)  (37 39)  (37 39)  LC_3 Logic Functioning bit
 (42 7)  (42 39)  (42 39)  LC_3 Logic Functioning bit
 (43 7)  (43 39)  (43 39)  LC_3 Logic Functioning bit
 (36 8)  (36 40)  (36 40)  LC_4 Logic Functioning bit
 (37 8)  (37 40)  (37 40)  LC_4 Logic Functioning bit
 (42 8)  (42 40)  (42 40)  LC_4 Logic Functioning bit
 (43 8)  (43 40)  (43 40)  LC_4 Logic Functioning bit
 (50 8)  (50 40)  (50 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 41)  (36 41)  LC_4 Logic Functioning bit
 (37 9)  (37 41)  (37 41)  LC_4 Logic Functioning bit
 (42 9)  (42 41)  (42 41)  LC_4 Logic Functioning bit
 (43 9)  (43 41)  (43 41)  LC_4 Logic Functioning bit
 (36 10)  (36 42)  (36 42)  LC_5 Logic Functioning bit
 (37 10)  (37 42)  (37 42)  LC_5 Logic Functioning bit
 (42 10)  (42 42)  (42 42)  LC_5 Logic Functioning bit
 (43 10)  (43 42)  (43 42)  LC_5 Logic Functioning bit
 (50 10)  (50 42)  (50 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 43)  (36 43)  LC_5 Logic Functioning bit
 (37 11)  (37 43)  (37 43)  LC_5 Logic Functioning bit
 (42 11)  (42 43)  (42 43)  LC_5 Logic Functioning bit
 (43 11)  (43 43)  (43 43)  LC_5 Logic Functioning bit
 (36 12)  (36 44)  (36 44)  LC_6 Logic Functioning bit
 (37 12)  (37 44)  (37 44)  LC_6 Logic Functioning bit
 (42 12)  (42 44)  (42 44)  LC_6 Logic Functioning bit
 (43 12)  (43 44)  (43 44)  LC_6 Logic Functioning bit
 (50 12)  (50 44)  (50 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 45)  (36 45)  LC_6 Logic Functioning bit
 (37 13)  (37 45)  (37 45)  LC_6 Logic Functioning bit
 (42 13)  (42 45)  (42 45)  LC_6 Logic Functioning bit
 (43 13)  (43 45)  (43 45)  LC_6 Logic Functioning bit
 (36 14)  (36 46)  (36 46)  LC_7 Logic Functioning bit
 (37 14)  (37 46)  (37 46)  LC_7 Logic Functioning bit
 (42 14)  (42 46)  (42 46)  LC_7 Logic Functioning bit
 (43 14)  (43 46)  (43 46)  LC_7 Logic Functioning bit
 (50 14)  (50 46)  (50 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 47)  (36 47)  LC_7 Logic Functioning bit
 (37 15)  (37 47)  (37 47)  LC_7 Logic Functioning bit
 (42 15)  (42 47)  (42 47)  LC_7 Logic Functioning bit
 (43 15)  (43 47)  (43 47)  LC_7 Logic Functioning bit


IpCon_Tile_25_2

 (36 0)  (1366 32)  (1366 32)  LC_0 Logic Functioning bit
 (37 0)  (1367 32)  (1367 32)  LC_0 Logic Functioning bit
 (42 0)  (1372 32)  (1372 32)  LC_0 Logic Functioning bit
 (43 0)  (1373 32)  (1373 32)  LC_0 Logic Functioning bit
 (50 0)  (1380 32)  (1380 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 33)  (1366 33)  LC_0 Logic Functioning bit
 (37 1)  (1367 33)  (1367 33)  LC_0 Logic Functioning bit
 (42 1)  (1372 33)  (1372 33)  LC_0 Logic Functioning bit
 (43 1)  (1373 33)  (1373 33)  LC_0 Logic Functioning bit
 (36 2)  (1366 34)  (1366 34)  LC_1 Logic Functioning bit
 (37 2)  (1367 34)  (1367 34)  LC_1 Logic Functioning bit
 (42 2)  (1372 34)  (1372 34)  LC_1 Logic Functioning bit
 (43 2)  (1373 34)  (1373 34)  LC_1 Logic Functioning bit
 (50 2)  (1380 34)  (1380 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 35)  (1366 35)  LC_1 Logic Functioning bit
 (37 3)  (1367 35)  (1367 35)  LC_1 Logic Functioning bit
 (42 3)  (1372 35)  (1372 35)  LC_1 Logic Functioning bit
 (43 3)  (1373 35)  (1373 35)  LC_1 Logic Functioning bit
 (36 4)  (1366 36)  (1366 36)  LC_2 Logic Functioning bit
 (37 4)  (1367 36)  (1367 36)  LC_2 Logic Functioning bit
 (42 4)  (1372 36)  (1372 36)  LC_2 Logic Functioning bit
 (43 4)  (1373 36)  (1373 36)  LC_2 Logic Functioning bit
 (50 4)  (1380 36)  (1380 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 37)  (1366 37)  LC_2 Logic Functioning bit
 (37 5)  (1367 37)  (1367 37)  LC_2 Logic Functioning bit
 (42 5)  (1372 37)  (1372 37)  LC_2 Logic Functioning bit
 (43 5)  (1373 37)  (1373 37)  LC_2 Logic Functioning bit
 (36 6)  (1366 38)  (1366 38)  LC_3 Logic Functioning bit
 (37 6)  (1367 38)  (1367 38)  LC_3 Logic Functioning bit
 (42 6)  (1372 38)  (1372 38)  LC_3 Logic Functioning bit
 (43 6)  (1373 38)  (1373 38)  LC_3 Logic Functioning bit
 (50 6)  (1380 38)  (1380 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 39)  (1366 39)  LC_3 Logic Functioning bit
 (37 7)  (1367 39)  (1367 39)  LC_3 Logic Functioning bit
 (42 7)  (1372 39)  (1372 39)  LC_3 Logic Functioning bit
 (43 7)  (1373 39)  (1373 39)  LC_3 Logic Functioning bit
 (36 8)  (1366 40)  (1366 40)  LC_4 Logic Functioning bit
 (37 8)  (1367 40)  (1367 40)  LC_4 Logic Functioning bit
 (42 8)  (1372 40)  (1372 40)  LC_4 Logic Functioning bit
 (43 8)  (1373 40)  (1373 40)  LC_4 Logic Functioning bit
 (50 8)  (1380 40)  (1380 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 41)  (1366 41)  LC_4 Logic Functioning bit
 (37 9)  (1367 41)  (1367 41)  LC_4 Logic Functioning bit
 (42 9)  (1372 41)  (1372 41)  LC_4 Logic Functioning bit
 (43 9)  (1373 41)  (1373 41)  LC_4 Logic Functioning bit
 (36 10)  (1366 42)  (1366 42)  LC_5 Logic Functioning bit
 (37 10)  (1367 42)  (1367 42)  LC_5 Logic Functioning bit
 (42 10)  (1372 42)  (1372 42)  LC_5 Logic Functioning bit
 (43 10)  (1373 42)  (1373 42)  LC_5 Logic Functioning bit
 (50 10)  (1380 42)  (1380 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 43)  (1366 43)  LC_5 Logic Functioning bit
 (37 11)  (1367 43)  (1367 43)  LC_5 Logic Functioning bit
 (42 11)  (1372 43)  (1372 43)  LC_5 Logic Functioning bit
 (43 11)  (1373 43)  (1373 43)  LC_5 Logic Functioning bit
 (36 12)  (1366 44)  (1366 44)  LC_6 Logic Functioning bit
 (37 12)  (1367 44)  (1367 44)  LC_6 Logic Functioning bit
 (42 12)  (1372 44)  (1372 44)  LC_6 Logic Functioning bit
 (43 12)  (1373 44)  (1373 44)  LC_6 Logic Functioning bit
 (50 12)  (1380 44)  (1380 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 45)  (1366 45)  LC_6 Logic Functioning bit
 (37 13)  (1367 45)  (1367 45)  LC_6 Logic Functioning bit
 (42 13)  (1372 45)  (1372 45)  LC_6 Logic Functioning bit
 (43 13)  (1373 45)  (1373 45)  LC_6 Logic Functioning bit
 (36 14)  (1366 46)  (1366 46)  LC_7 Logic Functioning bit
 (37 14)  (1367 46)  (1367 46)  LC_7 Logic Functioning bit
 (42 14)  (1372 46)  (1372 46)  LC_7 Logic Functioning bit
 (43 14)  (1373 46)  (1373 46)  LC_7 Logic Functioning bit
 (50 14)  (1380 46)  (1380 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 47)  (1366 47)  LC_7 Logic Functioning bit
 (37 15)  (1367 47)  (1367 47)  LC_7 Logic Functioning bit
 (42 15)  (1372 47)  (1372 47)  LC_7 Logic Functioning bit
 (43 15)  (1373 47)  (1373 47)  LC_7 Logic Functioning bit


IpCon_Tile_0_1

 (36 0)  (36 16)  (36 16)  LC_0 Logic Functioning bit
 (37 0)  (37 16)  (37 16)  LC_0 Logic Functioning bit
 (42 0)  (42 16)  (42 16)  LC_0 Logic Functioning bit
 (43 0)  (43 16)  (43 16)  LC_0 Logic Functioning bit
 (50 0)  (50 16)  (50 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 17)  (36 17)  LC_0 Logic Functioning bit
 (37 1)  (37 17)  (37 17)  LC_0 Logic Functioning bit
 (42 1)  (42 17)  (42 17)  LC_0 Logic Functioning bit
 (43 1)  (43 17)  (43 17)  LC_0 Logic Functioning bit
 (36 2)  (36 18)  (36 18)  LC_1 Logic Functioning bit
 (37 2)  (37 18)  (37 18)  LC_1 Logic Functioning bit
 (42 2)  (42 18)  (42 18)  LC_1 Logic Functioning bit
 (43 2)  (43 18)  (43 18)  LC_1 Logic Functioning bit
 (50 2)  (50 18)  (50 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 19)  (36 19)  LC_1 Logic Functioning bit
 (37 3)  (37 19)  (37 19)  LC_1 Logic Functioning bit
 (42 3)  (42 19)  (42 19)  LC_1 Logic Functioning bit
 (43 3)  (43 19)  (43 19)  LC_1 Logic Functioning bit
 (36 4)  (36 20)  (36 20)  LC_2 Logic Functioning bit
 (37 4)  (37 20)  (37 20)  LC_2 Logic Functioning bit
 (42 4)  (42 20)  (42 20)  LC_2 Logic Functioning bit
 (43 4)  (43 20)  (43 20)  LC_2 Logic Functioning bit
 (50 4)  (50 20)  (50 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 21)  (36 21)  LC_2 Logic Functioning bit
 (37 5)  (37 21)  (37 21)  LC_2 Logic Functioning bit
 (42 5)  (42 21)  (42 21)  LC_2 Logic Functioning bit
 (43 5)  (43 21)  (43 21)  LC_2 Logic Functioning bit
 (36 6)  (36 22)  (36 22)  LC_3 Logic Functioning bit
 (37 6)  (37 22)  (37 22)  LC_3 Logic Functioning bit
 (42 6)  (42 22)  (42 22)  LC_3 Logic Functioning bit
 (43 6)  (43 22)  (43 22)  LC_3 Logic Functioning bit
 (50 6)  (50 22)  (50 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 23)  (36 23)  LC_3 Logic Functioning bit
 (37 7)  (37 23)  (37 23)  LC_3 Logic Functioning bit
 (42 7)  (42 23)  (42 23)  LC_3 Logic Functioning bit
 (43 7)  (43 23)  (43 23)  LC_3 Logic Functioning bit
 (36 8)  (36 24)  (36 24)  LC_4 Logic Functioning bit
 (37 8)  (37 24)  (37 24)  LC_4 Logic Functioning bit
 (42 8)  (42 24)  (42 24)  LC_4 Logic Functioning bit
 (43 8)  (43 24)  (43 24)  LC_4 Logic Functioning bit
 (50 8)  (50 24)  (50 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 25)  (36 25)  LC_4 Logic Functioning bit
 (37 9)  (37 25)  (37 25)  LC_4 Logic Functioning bit
 (42 9)  (42 25)  (42 25)  LC_4 Logic Functioning bit
 (43 9)  (43 25)  (43 25)  LC_4 Logic Functioning bit
 (36 10)  (36 26)  (36 26)  LC_5 Logic Functioning bit
 (37 10)  (37 26)  (37 26)  LC_5 Logic Functioning bit
 (42 10)  (42 26)  (42 26)  LC_5 Logic Functioning bit
 (43 10)  (43 26)  (43 26)  LC_5 Logic Functioning bit
 (50 10)  (50 26)  (50 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 27)  (36 27)  LC_5 Logic Functioning bit
 (37 11)  (37 27)  (37 27)  LC_5 Logic Functioning bit
 (42 11)  (42 27)  (42 27)  LC_5 Logic Functioning bit
 (43 11)  (43 27)  (43 27)  LC_5 Logic Functioning bit
 (36 12)  (36 28)  (36 28)  LC_6 Logic Functioning bit
 (37 12)  (37 28)  (37 28)  LC_6 Logic Functioning bit
 (42 12)  (42 28)  (42 28)  LC_6 Logic Functioning bit
 (43 12)  (43 28)  (43 28)  LC_6 Logic Functioning bit
 (50 12)  (50 28)  (50 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 29)  (36 29)  LC_6 Logic Functioning bit
 (37 13)  (37 29)  (37 29)  LC_6 Logic Functioning bit
 (42 13)  (42 29)  (42 29)  LC_6 Logic Functioning bit
 (43 13)  (43 29)  (43 29)  LC_6 Logic Functioning bit
 (36 14)  (36 30)  (36 30)  LC_7 Logic Functioning bit
 (37 14)  (37 30)  (37 30)  LC_7 Logic Functioning bit
 (42 14)  (42 30)  (42 30)  LC_7 Logic Functioning bit
 (43 14)  (43 30)  (43 30)  LC_7 Logic Functioning bit
 (50 14)  (50 30)  (50 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 31)  (36 31)  LC_7 Logic Functioning bit
 (37 15)  (37 31)  (37 31)  LC_7 Logic Functioning bit
 (42 15)  (42 31)  (42 31)  LC_7 Logic Functioning bit
 (43 15)  (43 31)  (43 31)  LC_7 Logic Functioning bit


IpCon_Tile_25_1

 (36 0)  (1366 16)  (1366 16)  LC_0 Logic Functioning bit
 (37 0)  (1367 16)  (1367 16)  LC_0 Logic Functioning bit
 (42 0)  (1372 16)  (1372 16)  LC_0 Logic Functioning bit
 (43 0)  (1373 16)  (1373 16)  LC_0 Logic Functioning bit
 (50 0)  (1380 16)  (1380 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 17)  (1366 17)  LC_0 Logic Functioning bit
 (37 1)  (1367 17)  (1367 17)  LC_0 Logic Functioning bit
 (42 1)  (1372 17)  (1372 17)  LC_0 Logic Functioning bit
 (43 1)  (1373 17)  (1373 17)  LC_0 Logic Functioning bit
 (36 2)  (1366 18)  (1366 18)  LC_1 Logic Functioning bit
 (37 2)  (1367 18)  (1367 18)  LC_1 Logic Functioning bit
 (42 2)  (1372 18)  (1372 18)  LC_1 Logic Functioning bit
 (43 2)  (1373 18)  (1373 18)  LC_1 Logic Functioning bit
 (50 2)  (1380 18)  (1380 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 19)  (1366 19)  LC_1 Logic Functioning bit
 (37 3)  (1367 19)  (1367 19)  LC_1 Logic Functioning bit
 (42 3)  (1372 19)  (1372 19)  LC_1 Logic Functioning bit
 (43 3)  (1373 19)  (1373 19)  LC_1 Logic Functioning bit
 (36 4)  (1366 20)  (1366 20)  LC_2 Logic Functioning bit
 (37 4)  (1367 20)  (1367 20)  LC_2 Logic Functioning bit
 (42 4)  (1372 20)  (1372 20)  LC_2 Logic Functioning bit
 (43 4)  (1373 20)  (1373 20)  LC_2 Logic Functioning bit
 (50 4)  (1380 20)  (1380 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 21)  (1366 21)  LC_2 Logic Functioning bit
 (37 5)  (1367 21)  (1367 21)  LC_2 Logic Functioning bit
 (42 5)  (1372 21)  (1372 21)  LC_2 Logic Functioning bit
 (43 5)  (1373 21)  (1373 21)  LC_2 Logic Functioning bit
 (36 6)  (1366 22)  (1366 22)  LC_3 Logic Functioning bit
 (37 6)  (1367 22)  (1367 22)  LC_3 Logic Functioning bit
 (42 6)  (1372 22)  (1372 22)  LC_3 Logic Functioning bit
 (43 6)  (1373 22)  (1373 22)  LC_3 Logic Functioning bit
 (50 6)  (1380 22)  (1380 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 23)  (1366 23)  LC_3 Logic Functioning bit
 (37 7)  (1367 23)  (1367 23)  LC_3 Logic Functioning bit
 (42 7)  (1372 23)  (1372 23)  LC_3 Logic Functioning bit
 (43 7)  (1373 23)  (1373 23)  LC_3 Logic Functioning bit
 (36 8)  (1366 24)  (1366 24)  LC_4 Logic Functioning bit
 (37 8)  (1367 24)  (1367 24)  LC_4 Logic Functioning bit
 (42 8)  (1372 24)  (1372 24)  LC_4 Logic Functioning bit
 (43 8)  (1373 24)  (1373 24)  LC_4 Logic Functioning bit
 (50 8)  (1380 24)  (1380 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 25)  (1366 25)  LC_4 Logic Functioning bit
 (37 9)  (1367 25)  (1367 25)  LC_4 Logic Functioning bit
 (42 9)  (1372 25)  (1372 25)  LC_4 Logic Functioning bit
 (43 9)  (1373 25)  (1373 25)  LC_4 Logic Functioning bit
 (36 10)  (1366 26)  (1366 26)  LC_5 Logic Functioning bit
 (37 10)  (1367 26)  (1367 26)  LC_5 Logic Functioning bit
 (42 10)  (1372 26)  (1372 26)  LC_5 Logic Functioning bit
 (43 10)  (1373 26)  (1373 26)  LC_5 Logic Functioning bit
 (50 10)  (1380 26)  (1380 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 27)  (1366 27)  LC_5 Logic Functioning bit
 (37 11)  (1367 27)  (1367 27)  LC_5 Logic Functioning bit
 (42 11)  (1372 27)  (1372 27)  LC_5 Logic Functioning bit
 (43 11)  (1373 27)  (1373 27)  LC_5 Logic Functioning bit
 (36 12)  (1366 28)  (1366 28)  LC_6 Logic Functioning bit
 (37 12)  (1367 28)  (1367 28)  LC_6 Logic Functioning bit
 (42 12)  (1372 28)  (1372 28)  LC_6 Logic Functioning bit
 (43 12)  (1373 28)  (1373 28)  LC_6 Logic Functioning bit
 (50 12)  (1380 28)  (1380 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 29)  (1366 29)  LC_6 Logic Functioning bit
 (37 13)  (1367 29)  (1367 29)  LC_6 Logic Functioning bit
 (42 13)  (1372 29)  (1372 29)  LC_6 Logic Functioning bit
 (43 13)  (1373 29)  (1373 29)  LC_6 Logic Functioning bit
 (36 14)  (1366 30)  (1366 30)  LC_7 Logic Functioning bit
 (37 14)  (1367 30)  (1367 30)  LC_7 Logic Functioning bit
 (42 14)  (1372 30)  (1372 30)  LC_7 Logic Functioning bit
 (43 14)  (1373 30)  (1373 30)  LC_7 Logic Functioning bit
 (50 14)  (1380 30)  (1380 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 31)  (1366 31)  LC_7 Logic Functioning bit
 (37 15)  (1367 31)  (1367 31)  LC_7 Logic Functioning bit
 (42 15)  (1372 31)  (1372 31)  LC_7 Logic Functioning bit
 (43 15)  (1373 31)  (1373 31)  LC_7 Logic Functioning bit


GlobalNetwork_0_0

 (1 0)  (691 335)  (691 335)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 1)  (690 334)  (690 334)  routing T_0_0.padin_0 <X> T_0_0.glb_netwk_0
 (0 2)  (690 337)  (690 337)  routing T_0_0.padin_4 <X> T_0_0.glb_netwk_4


IO_Tile_1_0

 (15 14)  (91 0)  (91 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (90 1)  (90 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_2_0

 (15 14)  (145 0)  (145 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (144 1)  (144 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_3_0

 (15 14)  (199 0)  (199 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (198 1)  (198 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_4_0

 (15 14)  (253 0)  (253 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (252 1)  (252 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_5_0

 (3 1)  (297 14)  (297 14)  IO control bit: IODOWN_REN_0

 (17 3)  (275 13)  (275 13)  IOB_0 IO Functioning bit
 (17 5)  (275 10)  (275 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (297 8)  (297 8)  IO control bit: IODOWN_IE_0

 (15 6)  (307 8)  (307 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (307 0)  (307 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (306 1)  (306 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_6_0

 (15 14)  (361 0)  (361 0)  IO control bit: GIOLEFT1_extra_padeb_test_1

 (14 15)  (360 1)  (360 1)  IO control bit: GIOLEFT1_extra_padeb_test_0



IO_Tile_7_0

 (3 1)  (393 14)  (393 14)  IO control bit: IODOWN_REN_0

 (17 3)  (371 13)  (371 13)  IOB_0 IO Functioning bit
 (17 5)  (371 10)  (371 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (393 8)  (393 8)  IO control bit: IODOWN_IE_0

 (15 6)  (403 8)  (403 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (403 0)  (403 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (402 1)  (402 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_8_0

 (3 1)  (447 14)  (447 14)  IO control bit: IODOWN_REN_0

 (0 3)  (443 13)  (443 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (425 13)  (425 13)  IOB_0 IO Functioning bit
 (3 6)  (447 8)  (447 8)  IO control bit: IODOWN_IE_0

 (15 6)  (457 8)  (457 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (457 0)  (457 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (456 1)  (456 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_9_0

 (2 6)  (500 8)  (500 8)  IO control bit: IODOWN_REN_1

 (16 8)  (478 7)  (478 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (501 6)  (501 6)  IO control bit: IODOWN_IE_1

 (15 12)  (511 3)  (511 3)  IO control bit: IODOWN_cf_bit_39

 (17 13)  (479 2)  (479 2)  IOB_1 IO Functioning bit
 (15 14)  (511 0)  (511 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (510 1)  (510 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_10_0

 (15 14)  (565 0)  (565 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (564 1)  (564 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_11_0

 (15 14)  (619 0)  (619 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (618 1)  (618 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_12_0

 (5 4)  (653 11)  (653 11)  routing T_12_0.span12_vert_5 <X> T_12_0.lc_trk_g0_5
 (7 4)  (655 11)  (655 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_5 lc_trk_g0_5
 (8 4)  (656 11)  (656 11)  routing T_12_0.span12_vert_5 <X> T_12_0.lc_trk_g0_5
 (15 4)  (673 11)  (673 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (656 10)  (656 10)  routing T_12_0.span12_vert_5 <X> T_12_0.lc_trk_g0_5
 (15 5)  (673 10)  (673 10)  routing T_12_0.lc_trk_g0_5 <X> T_12_0.wire_gbuf/in
 (15 14)  (673 0)  (673 0)  IO control bit: GIODOWN1_extra_padeb_test_1

 (14 15)  (672 1)  (672 1)  IO control bit: GIODOWN1_extra_padeb_test_0



IO_Tile_13_0

 (15 14)  (731 0)  (731 0)  IO control bit: GIODOWN0_extra_padeb_test_1

 (14 15)  (730 1)  (730 1)  IO control bit: GIODOWN0_extra_padeb_test_0



IO_Tile_14_0

 (15 14)  (785 0)  (785 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (784 1)  (784 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_15_0

 (3 1)  (829 14)  (829 14)  IO control bit: IODOWN_REN_0

 (0 3)  (825 13)  (825 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (807 13)  (807 13)  IOB_0 IO Functioning bit
 (3 6)  (829 8)  (829 8)  IO control bit: IODOWN_IE_0

 (15 6)  (839 8)  (839 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (839 0)  (839 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (838 1)  (838 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_16_0

 (15 14)  (893 0)  (893 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (892 1)  (892 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_17_0

 (3 1)  (937 14)  (937 14)  IO control bit: IODOWN_REN_0

 (17 2)  (915 12)  (915 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (915 13)  (915 13)  IOB_0 IO Functioning bit
 (3 6)  (937 8)  (937 8)  IO control bit: IODOWN_IE_0

 (15 6)  (947 8)  (947 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (947 0)  (947 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (946 1)  (946 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_18_0

 (2 6)  (990 8)  (990 8)  IO control bit: IODOWN_REN_1

 (3 9)  (991 6)  (991 6)  IO control bit: IODOWN_IE_1

 (16 9)  (968 6)  (968 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (969 6)  (969 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (15 12)  (1001 3)  (1001 3)  IO control bit: IODOWN_cf_bit_39

 (17 13)  (969 2)  (969 2)  IOB_1 IO Functioning bit
 (15 14)  (1001 0)  (1001 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1000 1)  (1000 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_19_0

 (2 6)  (1044 8)  (1044 8)  IO control bit: GIORIGHT1_REN_1

 (3 9)  (1045 6)  (1045 6)  IO control bit: GIORIGHT1_IE_1

 (15 12)  (1055 3)  (1055 3)  IO control bit: GIORIGHT1_cf_bit_39

 (17 13)  (1023 2)  (1023 2)  IOB_1 IO Functioning bit
 (15 14)  (1055 0)  (1055 0)  IO control bit: GIORIGHT1_extra_padeb_test_1

 (14 15)  (1054 1)  (1054 1)  IO control bit: GIORIGHT1_extra_padeb_test_0



IO_Tile_20_0

 (15 14)  (1097 0)  (1097 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1096 1)  (1096 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_21_0

 (15 14)  (1151 0)  (1151 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1150 1)  (1150 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_22_0

 (2 6)  (1194 8)  (1194 8)  IO control bit: BIODOWN_REN_1

 (16 10)  (1172 4)  (1172 4)  IOB_1 IO Functioning bit
 (15 12)  (1205 3)  (1205 3)  IO control bit: BIODOWN_cf_bit_39

 (17 13)  (1173 2)  (1173 2)  IOB_1 IO Functioning bit
 (16 14)  (1172 0)  (1172 0)  IOB_1 IO Functioning bit
 (14 15)  (1204 1)  (1204 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_23_0

 (15 14)  (1259 0)  (1259 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1258 1)  (1258 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_24_0

 (15 14)  (1313 0)  (1313 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1312 1)  (1312 1)  IO control bit: BIODOWN_extra_padeb_test_0


