// Seed: 1673947240
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_10 = 1;
  wire id_11, id_12, id_13;
  wire id_14 = 1;
  wire id_15, id_16, id_17;
  tri0 id_18 = 1 & (id_2);
  wire id_19, id_20;
  assign id_15 = id_11;
  id_21(
      id_18, 1, |1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = id_7[1][1] ==? 1'b0;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_6,
      id_6,
      id_6,
      id_2,
      id_1
  );
endmodule
