
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system.tcl -notrace
Command: synth_design -top system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13620 
WARNING: [Synth 8-2611] redeclaration of ansi port DCBA is not allowed [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab3/lab3.srcs/sources_1/new/1digitBCD.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port cout is not allowed [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab3/lab3.srcs/sources_1/new/1digitBCD.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port bout is not allowed [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab3/lab3.srcs/sources_1/new/1digitBCD.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/clockDiv.v:29]
WARNING: [Synth 8-2611] redeclaration of ansi port segments is not allowed [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/segmentDecoder.v:29]
WARNING: [Synth 8-2611] redeclaration of ansi port q is not allowed [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab3/lab3.srcs/sources_1/new/singlePulser.v:29]
WARNING: [Synth 8-2611] redeclaration of ansi port sw is not allowed [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:69]
WARNING: [Synth 8-2611] redeclaration of ansi port btnC is not allowed [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:71]
WARNING: [Synth 8-2611] redeclaration of ansi port btnU is not allowed [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:71]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 831.848 ; gain = 182.816
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (1#1) [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab3/lab3.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (2#1) [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab3/lab3.srcs/sources_1/new/singlePulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'onedigitBCD' [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab3/lab3.srcs/sources_1/new/1digitBCD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'onedigitBCD' (3#1) [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab3/lab3.srcs/sources_1/new/1digitBCD.v:23]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'segmentDecoder' [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/segmentDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'segmentDecoder' (4#1) [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/segmentDecoder.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/quadSevenSeg.v:69]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/quadSevenSeg.v:69]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/quadSevenSeg.v:69]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/quadSevenSeg.v:69]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (5#1) [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:87]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:104]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:86]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:86]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:86]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:86]
INFO: [Synth 8-6155] done synthesizing module 'system' (6#1) [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 870.988 ; gain = 221.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 870.988 ; gain = 221.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 870.988 ; gain = 221.957
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/constrs_1/new/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/constrs_1/new/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/constrs_1/new/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1010.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1010.887 ; gain = 361.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1010.887 ; gain = 361.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1010.887 ; gain = 361.855
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab3/lab3.srcs/sources_1/new/1digitBCD.v:54]
INFO: [Synth 8-5546] ROM "up0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'up0_reg' [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'down0_reg' [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'up1_reg' [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'down1_reg' [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'up2_reg' [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'down2_reg' [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'up3_reg' [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'down3_reg' [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab2/lab2.srcs/sources_1/new/system.v:83]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1010.887 ; gain = 361.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 47    
+---Muxes : 
	   5 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      1 Bit        Muxes := 9     
Module clockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module singlePulser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module onedigitBCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
Module quadSevenSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "up0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design system has port dp driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1010.887 ; gain = 361.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1010.887 ; gain = 361.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1010.887 ; gain = 361.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1010.887 ; gain = 361.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.445 ; gain = 369.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.445 ; gain = 369.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.445 ; gain = 369.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.445 ; gain = 369.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.445 ; gain = 369.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.445 ; gain = 369.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |    40|
|3     |LUT2 |    16|
|4     |LUT3 |     2|
|5     |LUT4 |    22|
|6     |LUT5 |    17|
|7     |LUT6 |    31|
|8     |FDRE |    57|
|9     |LD   |     8|
|10    |IBUF |    11|
|11    |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |   218|
|2     |  bcd0               |onedigitBCD     |    21|
|3     |  bcd1               |onedigitBCD_0   |    15|
|4     |  bcd2               |onedigitBCD_1   |    16|
|5     |  bcd3               |onedigitBCD_2   |    15|
|6     |  fdivTarget         |clockDiv        |     2|
|7     |  \genblk1[0].fdiv   |clockDiv_3      |     2|
|8     |  \genblk1[10].fdiv  |clockDiv_4      |     2|
|9     |  \genblk1[11].fdiv  |clockDiv_5      |     2|
|10    |  \genblk1[12].fdiv  |clockDiv_6      |     2|
|11    |  \genblk1[13].fdiv  |clockDiv_7      |     2|
|12    |  \genblk1[14].fdiv  |clockDiv_8      |     2|
|13    |  \genblk1[15].fdiv  |clockDiv_9      |     2|
|14    |  \genblk1[16].fdiv  |clockDiv_10     |     2|
|15    |  \genblk1[17].fdiv  |clockDiv_11     |     2|
|16    |  \genblk1[1].fdiv   |clockDiv_12     |     2|
|17    |  \genblk1[2].fdiv   |clockDiv_13     |     2|
|18    |  \genblk1[3].fdiv   |clockDiv_14     |     2|
|19    |  \genblk1[4].fdiv   |clockDiv_15     |     2|
|20    |  \genblk1[5].fdiv   |clockDiv_16     |     2|
|21    |  \genblk1[6].fdiv   |clockDiv_17     |     2|
|22    |  \genblk1[7].fdiv   |clockDiv_18     |     2|
|23    |  \genblk1[8].fdiv   |clockDiv_19     |     2|
|24    |  \genblk1[9].fdiv   |clockDiv_20     |     2|
|25    |  \genblk2[0].sp     |singlePulser    |     5|
|26    |  \genblk2[1].sp     |singlePulser_21 |     6|
|27    |  \genblk2[2].sp     |singlePulser_22 |     7|
|28    |  \genblk2[3].sp     |singlePulser_23 |     9|
|29    |  \genblk2[4].sp     |singlePulser_24 |     7|
|30    |  \genblk2[5].sp     |singlePulser_25 |     6|
|31    |  \genblk2[6].sp     |singlePulser_26 |     5|
|32    |  \genblk2[7].sp     |singlePulser_27 |     5|
|33    |  q7seg              |quadSevenSeg    |    19|
|34    |  sp2                |singlePulser_28 |     5|
|35    |  sp3                |singlePulser_29 |     6|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.445 ; gain = 369.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1018.445 ; gain = 229.516
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.445 ; gain = 369.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1034.559 ; gain = 640.605
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.559 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab3/lab3.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 13 22:17:54 2020...
