# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Forth_Experiment.srcs/sources_1/new/PC.v" \
"../../../../Forth_Experiment.srcs/sources_1/new/inst_fetch.v" \
"../../../../Forth_Experiment.srcs/sources_1/new/inst_rom.v" \
"../../../../Forth_Experiment.srcs/sim_1/new/inst_fetch_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
