command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4249771	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_op_arith_add_01_1.c								
ANR	4249772	Function	gen_op_arith_add	1:0:0:1568							
ANR	4249773	FunctionDef	"gen_op_arith_add (DisasContext * ctx , TCGv ret , TCGv arg1 , TCGv arg2 , int add_ca , int compute_ca , int compute_ov)"		4249772	0					
ANR	4249774	CompoundStatement		5:0:183:1568	4249772	0					
ANR	4249775	IdentifierDeclStatement	"TCGv t0 , t1 ;"	7:4:190:201	4249772	0	True				
ANR	4249776	IdentifierDecl	t0		4249772	0					
ANR	4249777	IdentifierDeclType	TCGv		4249772	0					
ANR	4249778	Identifier	t0		4249772	1					
ANR	4249779	IdentifierDecl	t1		4249772	1					
ANR	4249780	IdentifierDeclType	TCGv		4249772	0					
ANR	4249781	Identifier	t1		4249772	1					
ANR	4249782	IfStatement	"if ( ( ! compute_ca && ! compute_ov ) || ( ! TCGV_EQUAL ( ret , arg1 ) && ! TCGV_EQUAL ( ret , arg2 ) ) )"		4249772	1					
ANR	4249783	Condition	"( ! compute_ca && ! compute_ov ) || ( ! TCGV_EQUAL ( ret , arg1 ) && ! TCGV_EQUAL ( ret , arg2 ) )"	11:8:214:303	4249772	0	True				
ANR	4249784	OrExpression	"( ! compute_ca && ! compute_ov ) || ( ! TCGV_EQUAL ( ret , arg1 ) && ! TCGV_EQUAL ( ret , arg2 ) )"		4249772	0		||			
ANR	4249785	AndExpression	! compute_ca && ! compute_ov		4249772	0		&&			
ANR	4249786	UnaryOperationExpression	! compute_ca		4249772	0					
ANR	4249787	UnaryOperator	!		4249772	0					
ANR	4249788	Identifier	compute_ca		4249772	1					
ANR	4249789	UnaryOperationExpression	! compute_ov		4249772	1					
ANR	4249790	UnaryOperator	!		4249772	0					
ANR	4249791	Identifier	compute_ov		4249772	1					
ANR	4249792	AndExpression	"! TCGV_EQUAL ( ret , arg1 ) && ! TCGV_EQUAL ( ret , arg2 )"		4249772	1		&&			
ANR	4249793	UnaryOperationExpression	"! TCGV_EQUAL ( ret , arg1 )"		4249772	0					
ANR	4249794	UnaryOperator	!		4249772	0					
ANR	4249795	CallExpression	"TCGV_EQUAL ( ret , arg1 )"		4249772	1					
ANR	4249796	Callee	TCGV_EQUAL		4249772	0					
ANR	4249797	Identifier	TCGV_EQUAL		4249772	0					
ANR	4249798	ArgumentList	ret		4249772	1					
ANR	4249799	Argument	ret		4249772	0					
ANR	4249800	Identifier	ret		4249772	0					
ANR	4249801	Argument	arg1		4249772	1					
ANR	4249802	Identifier	arg1		4249772	0					
ANR	4249803	UnaryOperationExpression	"! TCGV_EQUAL ( ret , arg2 )"		4249772	1					
ANR	4249804	UnaryOperator	!		4249772	0					
ANR	4249805	CallExpression	"TCGV_EQUAL ( ret , arg2 )"		4249772	1					
ANR	4249806	Callee	TCGV_EQUAL		4249772	0					
ANR	4249807	Identifier	TCGV_EQUAL		4249772	0					
ANR	4249808	ArgumentList	ret		4249772	1					
ANR	4249809	Argument	ret		4249772	0					
ANR	4249810	Identifier	ret		4249772	0					
ANR	4249811	Argument	arg2		4249772	1					
ANR	4249812	Identifier	arg2		4249772	0					
ANR	4249813	CompoundStatement		9:60:123:123	4249772	1					
ANR	4249814	ExpressionStatement	t0 = ret	15:8:318:326	4249772	0	True				
ANR	4249815	AssignmentExpression	t0 = ret		4249772	0		=			
ANR	4249816	Identifier	t0		4249772	0					
ANR	4249817	Identifier	ret		4249772	1					
ANR	4249818	ExpressionStatement	t0 = tcg_temp_local_new ( )	18:8:338:363	4249772	1	True				
ANR	4249819	AssignmentExpression	t0 = tcg_temp_local_new ( )		4249772	0		=			
ANR	4249820	Identifier	t0		4249772	0					
ANR	4249821	CallExpression	tcg_temp_local_new ( )		4249772	1					
ANR	4249822	Callee	tcg_temp_local_new		4249772	0					
ANR	4249823	Identifier	tcg_temp_local_new		4249772	0					
ANR	4249824	ArgumentList			4249772	1					
ANR	4249825	IfStatement	if ( add_ca )		4249772	2					
ANR	4249826	Condition	add_ca	24:8:383:388	4249772	0	True				
ANR	4249827	Identifier	add_ca		4249772	0					
ANR	4249828	CompoundStatement		20:16:207:207	4249772	1					
ANR	4249829	ExpressionStatement	t1 = tcg_temp_local_new ( )	26:8:402:427	4249772	0	True				
ANR	4249830	AssignmentExpression	t1 = tcg_temp_local_new ( )		4249772	0		=			
ANR	4249831	Identifier	t1		4249772	0					
ANR	4249832	CallExpression	tcg_temp_local_new ( )		4249772	1					
ANR	4249833	Callee	tcg_temp_local_new		4249772	0					
ANR	4249834	Identifier	tcg_temp_local_new		4249772	0					
ANR	4249835	ArgumentList			4249772	1					
ANR	4249836	ExpressionStatement	"tcg_gen_andi_tl ( t1 , cpu_xer , ( 1 << XER_CA ) )"	28:8:438:481	4249772	1	True				
ANR	4249837	CallExpression	"tcg_gen_andi_tl ( t1 , cpu_xer , ( 1 << XER_CA ) )"		4249772	0					
ANR	4249838	Callee	tcg_gen_andi_tl		4249772	0					
ANR	4249839	Identifier	tcg_gen_andi_tl		4249772	0					
ANR	4249840	ArgumentList	t1		4249772	1					
ANR	4249841	Argument	t1		4249772	0					
ANR	4249842	Identifier	t1		4249772	0					
ANR	4249843	Argument	cpu_xer		4249772	1					
ANR	4249844	Identifier	cpu_xer		4249772	0					
ANR	4249845	Argument	1 << XER_CA		4249772	2					
ANR	4249846	ShiftExpression	1 << XER_CA		4249772	0		<<			
ANR	4249847	PrimaryExpression	1		4249772	0					
ANR	4249848	Identifier	XER_CA		4249772	1					
ANR	4249849	ExpressionStatement	"tcg_gen_shri_tl ( t1 , t1 , XER_CA )"	30:8:492:523	4249772	2	True				
ANR	4249850	CallExpression	"tcg_gen_shri_tl ( t1 , t1 , XER_CA )"		4249772	0					
ANR	4249851	Callee	tcg_gen_shri_tl		4249772	0					
ANR	4249852	Identifier	tcg_gen_shri_tl		4249772	0					
ANR	4249853	ArgumentList	t1		4249772	1					
ANR	4249854	Argument	t1		4249772	0					
ANR	4249855	Identifier	t1		4249772	0					
ANR	4249856	Argument	t1		4249772	1					
ANR	4249857	Identifier	t1		4249772	0					
ANR	4249858	Argument	XER_CA		4249772	2					
ANR	4249859	Identifier	XER_CA		4249772	0					
ANR	4249860	IfStatement	if ( compute_ca && compute_ov )		4249772	3					
ANR	4249861	Condition	compute_ca && compute_ov	38:8:545:568	4249772	0	True				
ANR	4249862	AndExpression	compute_ca && compute_ov		4249772	0		&&			
ANR	4249863	Identifier	compute_ca		4249772	0					
ANR	4249864	Identifier	compute_ov		4249772	1					
ANR	4249865	CompoundStatement		34:34:387:387	4249772	1					
ANR	4249866	ExpressionStatement	"tcg_gen_andi_tl ( cpu_xer , cpu_xer , ~ ( ( 1 << XER_CA ) | ( 1 << XER_OV ) ) )"	42:8:653:720	4249772	0	True				
ANR	4249867	CallExpression	"tcg_gen_andi_tl ( cpu_xer , cpu_xer , ~ ( ( 1 << XER_CA ) | ( 1 << XER_OV ) ) )"		4249772	0					
ANR	4249868	Callee	tcg_gen_andi_tl		4249772	0					
ANR	4249869	Identifier	tcg_gen_andi_tl		4249772	0					
ANR	4249870	ArgumentList	cpu_xer		4249772	1					
ANR	4249871	Argument	cpu_xer		4249772	0					
ANR	4249872	Identifier	cpu_xer		4249772	0					
ANR	4249873	Argument	cpu_xer		4249772	1					
ANR	4249874	Identifier	cpu_xer		4249772	0					
ANR	4249875	Argument	~ ( ( 1 << XER_CA ) | ( 1 << XER_OV ) )		4249772	2					
ANR	4249876	UnaryOperationExpression	~ ( ( 1 << XER_CA ) | ( 1 << XER_OV ) )		4249772	0					
ANR	4249877	UnaryOperator	~		4249772	0					
ANR	4249878	InclusiveOrExpression	( 1 << XER_CA ) | ( 1 << XER_OV )		4249772	1		|			
ANR	4249879	ShiftExpression	1 << XER_CA		4249772	0		<<			
ANR	4249880	PrimaryExpression	1		4249772	0					
ANR	4249881	Identifier	XER_CA		4249772	1					
ANR	4249882	ShiftExpression	1 << XER_OV		4249772	1		<<			
ANR	4249883	PrimaryExpression	1		4249772	0					
ANR	4249884	Identifier	XER_OV		4249772	1					
ANR	4249885	ElseStatement	else		4249772	0					
ANR	4249886	IfStatement	if ( compute_ca )		4249772	0					
ANR	4249887	Condition	compute_ca	44:15:738:747	4249772	0	True				
ANR	4249888	Identifier	compute_ca		4249772	0					
ANR	4249889	CompoundStatement		40:27:566:566	4249772	1					
ANR	4249890	ExpressionStatement	"tcg_gen_andi_tl ( cpu_xer , cpu_xer , ~ ( 1 << XER_CA ) )"	48:8:825:874	4249772	0	True				
ANR	4249891	CallExpression	"tcg_gen_andi_tl ( cpu_xer , cpu_xer , ~ ( 1 << XER_CA ) )"		4249772	0					
ANR	4249892	Callee	tcg_gen_andi_tl		4249772	0					
ANR	4249893	Identifier	tcg_gen_andi_tl		4249772	0					
ANR	4249894	ArgumentList	cpu_xer		4249772	1					
ANR	4249895	Argument	cpu_xer		4249772	0					
ANR	4249896	Identifier	cpu_xer		4249772	0					
ANR	4249897	Argument	cpu_xer		4249772	1					
ANR	4249898	Identifier	cpu_xer		4249772	0					
ANR	4249899	Argument	~ ( 1 << XER_CA )		4249772	2					
ANR	4249900	UnaryOperationExpression	~ ( 1 << XER_CA )		4249772	0					
ANR	4249901	UnaryOperator	~		4249772	0					
ANR	4249902	ShiftExpression	1 << XER_CA		4249772	1		<<			
ANR	4249903	PrimaryExpression	1		4249772	0					
ANR	4249904	Identifier	XER_CA		4249772	1					
ANR	4249905	ElseStatement	else		4249772	0					
ANR	4249906	IfStatement	if ( compute_ov )		4249772	0					
ANR	4249907	Condition	compute_ov	50:15:892:901	4249772	0	True				
ANR	4249908	Identifier	compute_ov		4249772	0					
ANR	4249909	CompoundStatement		46:27:720:720	4249772	1					
ANR	4249910	ExpressionStatement	"tcg_gen_andi_tl ( cpu_xer , cpu_xer , ~ ( 1 << XER_OV ) )"	54:8:979:1028	4249772	0	True				
ANR	4249911	CallExpression	"tcg_gen_andi_tl ( cpu_xer , cpu_xer , ~ ( 1 << XER_OV ) )"		4249772	0					
ANR	4249912	Callee	tcg_gen_andi_tl		4249772	0					
ANR	4249913	Identifier	tcg_gen_andi_tl		4249772	0					
ANR	4249914	ArgumentList	cpu_xer		4249772	1					
ANR	4249915	Argument	cpu_xer		4249772	0					
ANR	4249916	Identifier	cpu_xer		4249772	0					
ANR	4249917	Argument	cpu_xer		4249772	1					
ANR	4249918	Identifier	cpu_xer		4249772	0					
ANR	4249919	Argument	~ ( 1 << XER_OV )		4249772	2					
ANR	4249920	UnaryOperationExpression	~ ( 1 << XER_OV )		4249772	0					
ANR	4249921	UnaryOperator	~		4249772	0					
ANR	4249922	ShiftExpression	1 << XER_OV		4249772	1		<<			
ANR	4249923	PrimaryExpression	1		4249772	0					
ANR	4249924	Identifier	XER_OV		4249772	1					
ANR	4249925	ExpressionStatement	"tcg_gen_add_tl ( t0 , arg1 , arg2 )"	60:4:1044:1074	4249772	4	True				
ANR	4249926	CallExpression	"tcg_gen_add_tl ( t0 , arg1 , arg2 )"		4249772	0					
ANR	4249927	Callee	tcg_gen_add_tl		4249772	0					
ANR	4249928	Identifier	tcg_gen_add_tl		4249772	0					
ANR	4249929	ArgumentList	t0		4249772	1					
ANR	4249930	Argument	t0		4249772	0					
ANR	4249931	Identifier	t0		4249772	0					
ANR	4249932	Argument	arg1		4249772	1					
ANR	4249933	Identifier	arg1		4249772	0					
ANR	4249934	Argument	arg2		4249772	2					
ANR	4249935	Identifier	arg2		4249772	0					
ANR	4249936	IfStatement	if ( compute_ca )		4249772	5					
ANR	4249937	Condition	compute_ca	64:8:1087:1096	4249772	0	True				
ANR	4249938	Identifier	compute_ca		4249772	0					
ANR	4249939	CompoundStatement		60:20:915:915	4249772	1					
ANR	4249940	ExpressionStatement	"gen_op_arith_compute_ca ( ctx , t0 , arg1 , 0 )"	66:8:1110:1151	4249772	0	True				
ANR	4249941	CallExpression	"gen_op_arith_compute_ca ( ctx , t0 , arg1 , 0 )"		4249772	0					
ANR	4249942	Callee	gen_op_arith_compute_ca		4249772	0					
ANR	4249943	Identifier	gen_op_arith_compute_ca		4249772	0					
ANR	4249944	ArgumentList	ctx		4249772	1					
ANR	4249945	Argument	ctx		4249772	0					
ANR	4249946	Identifier	ctx		4249772	0					
ANR	4249947	Argument	t0		4249772	1					
ANR	4249948	Identifier	t0		4249772	0					
ANR	4249949	Argument	arg1		4249772	2					
ANR	4249950	Identifier	arg1		4249772	0					
ANR	4249951	Argument	0		4249772	3					
ANR	4249952	PrimaryExpression	0		4249772	0					
ANR	4249953	IfStatement	if ( add_ca )		4249772	6					
ANR	4249954	Condition	add_ca	70:8:1169:1174	4249772	0	True				
ANR	4249955	Identifier	add_ca		4249772	0					
ANR	4249956	CompoundStatement		66:16:993:993	4249772	1					
ANR	4249957	ExpressionStatement	"tcg_gen_add_tl ( t0 , t0 , t1 )"	72:8:1188:1214	4249772	0	True				
ANR	4249958	CallExpression	"tcg_gen_add_tl ( t0 , t0 , t1 )"		4249772	0					
ANR	4249959	Callee	tcg_gen_add_tl		4249772	0					
ANR	4249960	Identifier	tcg_gen_add_tl		4249772	0					
ANR	4249961	ArgumentList	t0		4249772	1					
ANR	4249962	Argument	t0		4249772	0					
ANR	4249963	Identifier	t0		4249772	0					
ANR	4249964	Argument	t0		4249772	1					
ANR	4249965	Identifier	t0		4249772	0					
ANR	4249966	Argument	t1		4249772	2					
ANR	4249967	Identifier	t1		4249772	0					
ANR	4249968	ExpressionStatement	"gen_op_arith_compute_ca ( ctx , t0 , t1 , 0 )"	74:8:1225:1264	4249772	1	True				
ANR	4249969	CallExpression	"gen_op_arith_compute_ca ( ctx , t0 , t1 , 0 )"		4249772	0					
ANR	4249970	Callee	gen_op_arith_compute_ca		4249772	0					
ANR	4249971	Identifier	gen_op_arith_compute_ca		4249772	0					
ANR	4249972	ArgumentList	ctx		4249772	1					
ANR	4249973	Argument	ctx		4249772	0					
ANR	4249974	Identifier	ctx		4249772	0					
ANR	4249975	Argument	t0		4249772	1					
ANR	4249976	Identifier	t0		4249772	0					
ANR	4249977	Argument	t1		4249772	2					
ANR	4249978	Identifier	t1		4249772	0					
ANR	4249979	Argument	0		4249772	3					
ANR	4249980	PrimaryExpression	0		4249772	0					
ANR	4249981	ExpressionStatement	tcg_temp_free ( t1 )	76:8:1275:1292	4249772	2	True				
ANR	4249982	CallExpression	tcg_temp_free ( t1 )		4249772	0					
ANR	4249983	Callee	tcg_temp_free		4249772	0					
ANR	4249984	Identifier	tcg_temp_free		4249772	0					
ANR	4249985	ArgumentList	t1		4249772	1					
ANR	4249986	Argument	t1		4249772	0					
ANR	4249987	Identifier	t1		4249772	0					
ANR	4249988	IfStatement	if ( compute_ov )		4249772	7					
ANR	4249989	Condition	compute_ov	80:8:1310:1319	4249772	0	True				
ANR	4249990	Identifier	compute_ov		4249772	0					
ANR	4249991	CompoundStatement		76:20:1138:1138	4249772	1					
ANR	4249992	ExpressionStatement	"gen_op_arith_compute_ov ( ctx , t0 , arg1 , arg2 , 0 )"	82:8:1333:1380	4249772	0	True				
ANR	4249993	CallExpression	"gen_op_arith_compute_ov ( ctx , t0 , arg1 , arg2 , 0 )"		4249772	0					
ANR	4249994	Callee	gen_op_arith_compute_ov		4249772	0					
ANR	4249995	Identifier	gen_op_arith_compute_ov		4249772	0					
ANR	4249996	ArgumentList	ctx		4249772	1					
ANR	4249997	Argument	ctx		4249772	0					
ANR	4249998	Identifier	ctx		4249772	0					
ANR	4249999	Argument	t0		4249772	1					
ANR	4250000	Identifier	t0		4249772	0					
ANR	4250001	Argument	arg1		4249772	2					
ANR	4250002	Identifier	arg1		4249772	0					
ANR	4250003	Argument	arg2		4249772	3					
ANR	4250004	Identifier	arg2		4249772	0					
ANR	4250005	Argument	0		4249772	4					
ANR	4250006	PrimaryExpression	0		4249772	0					
ANR	4250007	IfStatement	if ( unlikely ( Rc ( ctx -> opcode ) != 0 ) )		4249772	8					
ANR	4250008	Condition	unlikely ( Rc ( ctx -> opcode ) != 0 )	88:8:1400:1429	4249772	0	True				
ANR	4250009	CallExpression	unlikely ( Rc ( ctx -> opcode ) != 0 )		4249772	0					
ANR	4250010	Callee	unlikely		4249772	0					
ANR	4250011	Identifier	unlikely		4249772	0					
ANR	4250012	ArgumentList	Rc ( ctx -> opcode ) != 0		4249772	1					
ANR	4250013	Argument	Rc ( ctx -> opcode ) != 0		4249772	0					
ANR	4250014	EqualityExpression	Rc ( ctx -> opcode ) != 0		4249772	0		!=			
ANR	4250015	CallExpression	Rc ( ctx -> opcode )		4249772	0					
ANR	4250016	Callee	Rc		4249772	0					
ANR	4250017	Identifier	Rc		4249772	0					
ANR	4250018	ArgumentList	ctx -> opcode		4249772	1					
ANR	4250019	Argument	ctx -> opcode		4249772	0					
ANR	4250020	PtrMemberAccess	ctx -> opcode		4249772	0					
ANR	4250021	Identifier	ctx		4249772	0					
ANR	4250022	Identifier	opcode		4249772	1					
ANR	4250023	PrimaryExpression	0		4249772	1					
ANR	4250024	ExpressionStatement	"gen_set_Rc0 ( ctx , t0 )"	90:8:1441:1461	4249772	1	True				
ANR	4250025	CallExpression	"gen_set_Rc0 ( ctx , t0 )"		4249772	0					
ANR	4250026	Callee	gen_set_Rc0		4249772	0					
ANR	4250027	Identifier	gen_set_Rc0		4249772	0					
ANR	4250028	ArgumentList	ctx		4249772	1					
ANR	4250029	Argument	ctx		4249772	0					
ANR	4250030	Identifier	ctx		4249772	0					
ANR	4250031	Argument	t0		4249772	1					
ANR	4250032	Identifier	t0		4249772	0					
ANR	4250033	IfStatement	"if ( ! TCGV_EQUAL ( t0 , ret ) )"		4249772	9					
ANR	4250034	Condition	"! TCGV_EQUAL ( t0 , ret )"	94:8:1474:1493	4249772	0	True				
ANR	4250035	UnaryOperationExpression	"! TCGV_EQUAL ( t0 , ret )"		4249772	0					
ANR	4250036	UnaryOperator	!		4249772	0					
ANR	4250037	CallExpression	"TCGV_EQUAL ( t0 , ret )"		4249772	1					
ANR	4250038	Callee	TCGV_EQUAL		4249772	0					
ANR	4250039	Identifier	TCGV_EQUAL		4249772	0					
ANR	4250040	ArgumentList	t0		4249772	1					
ANR	4250041	Argument	t0		4249772	0					
ANR	4250042	Identifier	t0		4249772	0					
ANR	4250043	Argument	ret		4249772	1					
ANR	4250044	Identifier	ret		4249772	0					
ANR	4250045	CompoundStatement		90:30:1312:1312	4249772	1					
ANR	4250046	ExpressionStatement	"tcg_gen_mov_tl ( ret , t0 )"	96:8:1507:1530	4249772	0	True				
ANR	4250047	CallExpression	"tcg_gen_mov_tl ( ret , t0 )"		4249772	0					
ANR	4250048	Callee	tcg_gen_mov_tl		4249772	0					
ANR	4250049	Identifier	tcg_gen_mov_tl		4249772	0					
ANR	4250050	ArgumentList	ret		4249772	1					
ANR	4250051	Argument	ret		4249772	0					
ANR	4250052	Identifier	ret		4249772	0					
ANR	4250053	Argument	t0		4249772	1					
ANR	4250054	Identifier	t0		4249772	0					
ANR	4250055	ExpressionStatement	tcg_temp_free ( t0 )	98:8:1541:1558	4249772	1	True				
ANR	4250056	CallExpression	tcg_temp_free ( t0 )		4249772	0					
ANR	4250057	Callee	tcg_temp_free		4249772	0					
ANR	4250058	Identifier	tcg_temp_free		4249772	0					
ANR	4250059	ArgumentList	t0		4249772	1					
ANR	4250060	Argument	t0		4249772	0					
ANR	4250061	Identifier	t0		4249772	0					
ANR	4250062	ReturnType	static always_inline void		4249772	1					
ANR	4250063	Identifier	gen_op_arith_add		4249772	2					
ANR	4250064	ParameterList	"DisasContext * ctx , TCGv ret , TCGv arg1 , TCGv arg2 , int add_ca , int compute_ca , int compute_ov"		4249772	3					
ANR	4250065	Parameter	DisasContext * ctx	1:43:43:59	4249772	0	True				
ANR	4250066	ParameterType	DisasContext *		4249772	0					
ANR	4250067	Identifier	ctx		4249772	1					
ANR	4250068	Parameter	TCGv ret	1:62:62:69	4249772	1	True				
ANR	4250069	ParameterType	TCGv		4249772	0					
ANR	4250070	Identifier	ret		4249772	1					
ANR	4250071	Parameter	TCGv arg1	1:72:72:80	4249772	2	True				
ANR	4250072	ParameterType	TCGv		4249772	0					
ANR	4250073	Identifier	arg1		4249772	1					
ANR	4250074	Parameter	TCGv arg2	1:83:83:91	4249772	3	True				
ANR	4250075	ParameterType	TCGv		4249772	0					
ANR	4250076	Identifier	arg2		4249772	1					
ANR	4250077	Parameter	int add_ca	3:43:138:147	4249772	4	True				
ANR	4250078	ParameterType	int		4249772	0					
ANR	4250079	Identifier	add_ca		4249772	1					
ANR	4250080	Parameter	int compute_ca	3:55:150:163	4249772	5	True				
ANR	4250081	ParameterType	int		4249772	0					
ANR	4250082	Identifier	compute_ca		4249772	1					
ANR	4250083	Parameter	int compute_ov	3:71:166:179	4249772	6	True				
ANR	4250084	ParameterType	int		4249772	0					
ANR	4250085	Identifier	compute_ov		4249772	1					
ANR	4250086	CFGEntryNode	ENTRY		4249772		True				
ANR	4250087	CFGExitNode	EXIT		4249772		True				
ANR	4250088	Symbol	ret		4249772						
ANR	4250089	Symbol	unlikely		4249772						
ANR	4250090	Symbol	compute_ca		4249772						
ANR	4250091	Symbol	ctx -> opcode		4249772						
ANR	4250092	Symbol	XER_CA		4249772						
ANR	4250093	Symbol	ctx		4249772						
ANR	4250094	Symbol	add_ca		4249772						
ANR	4250095	Symbol	compute_ov		4249772						
ANR	4250096	Symbol	cpu_xer		4249772						
ANR	4250097	Symbol	* ctx		4249772						
ANR	4250098	Symbol	TCGV_EQUAL		4249772						
ANR	4250099	Symbol	arg2		4249772						
ANR	4250100	Symbol	Rc		4249772						
ANR	4250101	Symbol	tcg_temp_local_new		4249772						
ANR	4250102	Symbol	arg1		4249772						
ANR	4250103	Symbol	t0		4249772						
ANR	4250104	Symbol	XER_OV		4249772						
ANR	4250105	Symbol	t1		4249772						
