INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'cc_cmplr_v3_0_59fbd17f7e62a7fe'...
Applying external generics to 'cc_cmplr_v3_0_59fbd17f7e62a7fe'...
Delivering EJava files for 'cc_cmplr_v3_0_59fbd17f7e62a7fe'...
Generating implementation netlist for 'cc_cmplr_v3_0_59fbd17f7e62a7fe'...
INFO:sim - Pre-processing HDL files for 'cc_cmplr_v3_0_59fbd17f7e62a7fe'...
Running synthesis for 'cc_cmplr_v3_0_59fbd17f7e62a7fe'
Running ngcbuild...
Writing VHO instantiation template for 'cc_cmplr_v3_0_59fbd17f7e62a7fe'...
Writing VHDL behavioral simulation model for 'cc_cmplr_v3_0_59fbd17f7e62a7fe'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cf2be5adb3af0a49e/tmp/_cg/cc_cmplr_v3_0_59fb
d17f7e62a7fe
Delivered 1 file into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cf2be5adb3af0a49e/tmp/_cg/cc_cmplr_v3_0_59fb
d17f7e62a7fe
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project file for 'cc_cmplr_v3_0_59fbd17f7e62a7fe'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_fe47fe6ccabc2305'...
Applying external generics to 'fr_cmplr_v6_3_fe47fe6ccabc2305'...
Delivering associated files for 'fr_cmplr_v6_3_fe47fe6ccabc2305'...
Delivering EJava files for 'fr_cmplr_v6_3_fe47fe6ccabc2305'...
Generating implementation netlist for 'fr_cmplr_v6_3_fe47fe6ccabc2305'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_fe47fe6ccabc2305'...
Running synthesis for 'fr_cmplr_v6_3_fe47fe6ccabc2305'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_fe47fe6ccabc2305'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_fe47fe6ccabc2305'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_fe47fe6ccabc2305'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
