<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2017.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="20" Path="/home/johannes/median.demonstrator/zynqberry_median/Work/zynqberry_median.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="5b8f25de8d044e5ab2519d48c3f9451f"/>
    <Option Name="Part" Val="xc7z010clg225-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="SourceMgmtMode" Val="None"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../IP"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="te0726_m"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="11"/>
    <Option Name="WTModelSimExportSim" Val="11"/>
    <Option Name="WTQuestaExportSim" Val="11"/>
    <Option Name="WTIesExportSim" Val="11"/>
    <Option Name="WTVcsExportSim" Val="11"/>
    <Option Name="WTRivieraExportSim" Val="11"/>
    <Option Name="WTActivehdlExportSim" Val="11"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../RTL/ZynqberryMedianDesign/ZynqberryMedianDesign.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_processing_system7_0_0/ZynqberryMedianDesign_processing_system7_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_processing_system7_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_axi_vdma_0_1/ZynqberryMedianDesign_axi_vdma_0_1.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_axi_vdma_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_rst_ps7_0_50M_0/ZynqberryMedianDesign_rst_ps7_0_50M_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_rst_ps7_0_50M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_xlconcat_0_0/ZynqberryMedianDesign_xlconcat_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_xlconcat_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_xlconcat_1_0/ZynqberryMedianDesign_xlconcat_1_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_xlconcat_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_axi_vdma_0_0/ZynqberryMedianDesign_axi_vdma_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_axi_vdma_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_csi2_d_phy_rx_0_0/ZynqberryMedianDesign_csi2_d_phy_rx_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_csi2_d_phy_rx_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_csi_to_axis_0_0/ZynqberryMedianDesign_csi_to_axis_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_csi_to_axis_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_proc_sys_reset_0_0/ZynqberryMedianDesign_proc_sys_reset_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_proc_sys_reset_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_axis_data_fifo_0_0/ZynqberryMedianDesign_axis_data_fifo_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_axis_data_fifo_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_axis_raw_unpack_0_0/ZynqberryMedianDesign_axis_raw_unpack_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_axis_raw_unpack_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_axis_data_fifo_1_0/ZynqberryMedianDesign_axis_data_fifo_1_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_axis_data_fifo_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_axis_raw_demosaic_0_0/ZynqberryMedianDesign_axis_raw_demosaic_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_axis_raw_demosaic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_axis_data_fifo_2_0/ZynqberryMedianDesign_axis_data_fifo_2_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_axis_data_fifo_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_stpg_0_0/ZynqberryMedianDesign_stpg_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_stpg_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_xlconstant_0_0/ZynqberryMedianDesign_xlconstant_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_xlconstant_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_xlconcat_0_1/ZynqberryMedianDesign_xlconcat_0_1.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_xlconcat_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_xbar_0/ZynqberryMedianDesign_xbar_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_clk_wiz_0_0/ZynqberryMedianDesign_clk_wiz_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_clk_wiz_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_v_tc_0_0/ZynqberryMedianDesign_v_tc_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_v_tc_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_v_axi4s_vid_out_0_0/ZynqberryMedianDesign_v_axi4s_vid_out_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_v_axi4s_vid_out_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_Video_IO_2_HDMI_TMDS_0_0/ZynqberryMedianDesign_Video_IO_2_HDMI_TMDS_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_Video_IO_2_HDMI_TMDS_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_axis_fb_conv_0_0/ZynqberryMedianDesign_axis_fb_conv_0_0.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_axis_fb_conv_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqberryMedianDesign.bd" FileRelPathName="ip/ZynqberryMedianDesign_xbar_1/ZynqberryMedianDesign_xbar_1.xci">
          <Proxy FileSetName="ZynqberryMedianDesign_xbar_1"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PPRDIR/../RTL/ZynqberryMedianDesign/hdl/ZynqberryMedianDesign_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../Constraints/Constraints.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PPRDIR/../Constraints/Constraints.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_xlconstant_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_xlconstant_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_xlconstant_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_xlconcat_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_xlconcat_0_1">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_xlconcat_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_axis_data_fifo_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_axis_data_fifo_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_axis_data_fifo_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_stpg_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_stpg_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_stpg_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_axis_data_fifo_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_axis_data_fifo_1_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_axis_data_fifo_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_axis_data_fifo_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_axis_data_fifo_2_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_axis_data_fifo_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_axis_raw_demosaic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_axis_raw_demosaic_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_axis_raw_demosaic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_axis_raw_unpack_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_axis_raw_unpack_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_axis_raw_unpack_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_csi_to_axis_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_csi_to_axis_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_csi_to_axis_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_proc_sys_reset_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_proc_sys_reset_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_proc_sys_reset_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_csi2_d_phy_rx_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_csi2_d_phy_rx_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_csi2_d_phy_rx_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_axi_vdma_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_axi_vdma_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_axi_vdma_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_xlconcat_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_xlconcat_1_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_xlconcat_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_axi_vdma_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_axi_vdma_0_1">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_axi_vdma_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_xbar_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_processing_system7_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_processing_system7_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_processing_system7_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_rst_ps7_0_50M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_rst_ps7_0_50M_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_rst_ps7_0_50M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_xlconcat_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_xlconcat_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_xlconcat_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_v_axi4s_vid_out_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_v_axi4s_vid_out_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_v_axi4s_vid_out_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_v_tc_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_v_tc_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_v_tc_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_Video_IO_2_HDMI_TMDS_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_Video_IO_2_HDMI_TMDS_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_Video_IO_2_HDMI_TMDS_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_clk_wiz_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_clk_wiz_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_clk_wiz_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_axis_fb_conv_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_axis_fb_conv_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_axis_fb_conv_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqberryMedianDesign_xbar_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqberryMedianDesign_xbar_1">
      <Config>
        <Option Name="TopModule" Val="ZynqberryMedianDesign_xbar_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg225-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_xlconstant_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_xlconstant_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_xlconstant_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_xlconstant_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_xlconcat_0_1_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_xlconcat_0_1" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_xlconcat_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_xlconcat_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axis_data_fifo_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_axis_data_fifo_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axis_data_fifo_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_axis_data_fifo_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_stpg_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_stpg_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_stpg_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_stpg_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axis_data_fifo_1_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_axis_data_fifo_1_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axis_data_fifo_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_axis_data_fifo_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axis_data_fifo_2_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_axis_data_fifo_2_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axis_data_fifo_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_axis_data_fifo_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axis_raw_demosaic_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_axis_raw_demosaic_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axis_raw_demosaic_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_axis_raw_demosaic_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axis_raw_unpack_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_axis_raw_unpack_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axis_raw_unpack_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_axis_raw_unpack_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_csi_to_axis_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_csi_to_axis_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_csi_to_axis_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_csi_to_axis_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_proc_sys_reset_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_proc_sys_reset_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_proc_sys_reset_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_proc_sys_reset_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_csi2_d_phy_rx_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_csi2_d_phy_rx_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_csi2_d_phy_rx_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_csi2_d_phy_rx_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axi_vdma_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_axi_vdma_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axi_vdma_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_axi_vdma_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_xlconcat_1_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_xlconcat_1_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_xlconcat_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_xlconcat_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axi_vdma_0_1_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_axi_vdma_0_1" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axi_vdma_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_axi_vdma_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_xbar_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_xbar_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_xbar_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_processing_system7_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_processing_system7_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_processing_system7_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_processing_system7_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_rst_ps7_0_50M_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_rst_ps7_0_50M_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_rst_ps7_0_50M_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_rst_ps7_0_50M_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_xlconcat_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_xlconcat_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_xlconcat_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_xlconcat_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_v_axi4s_vid_out_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_v_axi4s_vid_out_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_v_axi4s_vid_out_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_v_axi4s_vid_out_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_v_tc_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_v_tc_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_v_tc_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_v_tc_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_Video_IO_2_HDMI_TMDS_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_Video_IO_2_HDMI_TMDS_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_Video_IO_2_HDMI_TMDS_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_Video_IO_2_HDMI_TMDS_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_clk_wiz_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_clk_wiz_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_clk_wiz_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_clk_wiz_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axis_fb_conv_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_axis_fb_conv_0_0" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axis_fb_conv_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_axis_fb_conv_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_xbar_1_synth_1" Type="Ft3:Synth" SrcSet="ZynqberryMedianDesign_xbar_1" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_xbar_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ZynqberryMedianDesign_xbar_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream" PostStepTclHook="$PPRDIR/../Scripts/tcl_post_bitstream.tcl"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_xlconstant_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_xlconstant_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_xlconstant_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_xlconcat_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_xlconcat_0_1" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_xlconcat_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axis_data_fifo_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axis_data_fifo_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_axis_data_fifo_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_stpg_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_stpg_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_stpg_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axis_data_fifo_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axis_data_fifo_1_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_axis_data_fifo_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axis_data_fifo_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axis_data_fifo_2_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_axis_data_fifo_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axis_raw_demosaic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axis_raw_demosaic_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_axis_raw_demosaic_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axis_raw_unpack_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axis_raw_unpack_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_axis_raw_unpack_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_csi_to_axis_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_csi_to_axis_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_csi_to_axis_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_proc_sys_reset_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_proc_sys_reset_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_proc_sys_reset_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_csi2_d_phy_rx_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_csi2_d_phy_rx_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_csi2_d_phy_rx_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axi_vdma_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axi_vdma_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_axi_vdma_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_xlconcat_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_xlconcat_1_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_xlconcat_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axi_vdma_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axi_vdma_0_1" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_axi_vdma_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_xbar_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_xbar_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_processing_system7_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_processing_system7_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_processing_system7_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_rst_ps7_0_50M_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_rst_ps7_0_50M_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_rst_ps7_0_50M_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_xlconcat_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_xlconcat_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_xlconcat_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_v_axi4s_vid_out_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_v_axi4s_vid_out_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_v_axi4s_vid_out_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_v_tc_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_v_tc_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_v_tc_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_Video_IO_2_HDMI_TMDS_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_Video_IO_2_HDMI_TMDS_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_Video_IO_2_HDMI_TMDS_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_clk_wiz_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_clk_wiz_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_clk_wiz_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_axis_fb_conv_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_axis_fb_conv_0_0" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_axis_fb_conv_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqberryMedianDesign_xbar_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="ZynqberryMedianDesign_xbar_1" Description="Default settings for Implementation." SynthRun="ZynqberryMedianDesign_xbar_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
