#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f829c43c10 .scope module, "fir_tb" "fir_tb" 2 23;
 .timescale -9 -12;
P_000001f829c43e90 .param/l "Data_Num" 0 2 27, +C4<00000000000000000000001001011000>;
P_000001f829c43ec8 .param/l "Tape_Num" 0 2 26, +C4<00000000000000000000000000001011>;
P_000001f829c43f00 .param/l "pADDR_WIDTH" 0 2 24, +C4<00000000000000000000000000001100>;
P_000001f829c43f38 .param/l "pDATA_WIDTH" 0 2 25, +C4<00000000000000000000000000100000>;
v000001f82a095290_0 .var/i "Din", 31 0;
v000001f82a095330 .array/s "Din_list", 599 0, 31 0;
v000001f82a095790_0 .var "araddr", 11 0;
v000001f82a094ed0_0 .net "arready", 0 0, v000001f829cfe530_0;  1 drivers
v000001f82a094250_0 .var "arvalid", 0 0;
v000001f82a0942f0_0 .var "awaddr", 11 0;
v000001f82a095830_0 .net "awready", 0 0, v000001f829cfca50_0;  1 drivers
v000001f82a0950b0_0 .var "awvalid", 0 0;
v000001f82a0949d0_0 .var "axis_clk", 0 0;
v000001f82a094430_0 .var "axis_rst_n", 0 0;
v000001f82a094d90 .array/s "coef", 10 0, 31 0;
v000001f82a0951f0_0 .net "data_A", 11 0, L_000001f82a0f03d0;  1 drivers
v000001f82a094e30_0 .net "data_Di", 31 0, L_000001f829cccec0;  1 drivers
v000001f82a095650_0 .net "data_Do", 31 0, L_000001f82a0f4450;  1 drivers
v000001f82a094890_0 .net "data_EN", 0 0, L_000001f829ccd240;  1 drivers
v000001f82a0955b0_0 .net "data_WE", 3 0, L_000001f829ccc750;  1 drivers
v000001f82a095dd0_0 .var "data_length", 31 0;
v000001f82a094930_0 .var "error", 0 0;
v000001f82a095bf0_0 .var "error_coef", 0 0;
v000001f82a094570_0 .var/i "golden", 31 0;
v000001f82a095a10_0 .var/i "golden_data", 31 0;
v000001f82a095f10 .array/s "golden_list", 599 0, 31 0;
v000001f82a094f70_0 .var/i "i", 31 0;
v000001f82a094110_0 .var/i "input_data", 31 0;
v000001f82a095b50_0 .var/i "k", 31 0;
v000001f82a0944d0_0 .var/i "m", 31 0;
v000001f82a094070_0 .net/s "rdata", 31 0, L_000001f82a0f4220;  1 drivers
v000001f82a0958d0_0 .var "rready", 0 0;
v000001f82a095010_0 .net "rvalid", 0 0, L_000001f82a0f48b0;  1 drivers
v000001f82a094b10_0 .net/s "sm_tdata", 31 0, L_000001f829ccd2b0;  1 drivers
v000001f82a0941b0_0 .net "sm_tlast", 0 0, L_000001f829ccc7c0;  1 drivers
v000001f82a095ab0_0 .var "sm_tready", 0 0;
v000001f82a095150_0 .net "sm_tvalid", 0 0, L_000001f829ccc980;  1 drivers
v000001f82a094390_0 .var/s "ss_tdata", 31 0;
v000001f82a0953d0_0 .var "ss_tlast", 0 0;
v000001f82a094610_0 .net "ss_tready", 0 0, L_000001f829ccd0f0;  1 drivers
v000001f82a094a70_0 .var "ss_tvalid", 0 0;
v000001f82a095470_0 .var "status_error", 0 0;
v000001f82a094bb0_0 .net "tap_A", 11 0, L_000001f82a0f0fb0;  1 drivers
v000001f82a0956f0_0 .net "tap_Di", 31 0, L_000001f829caf090;  1 drivers
v000001f82a094c50_0 .net "tap_Do", 31 0, L_000001f82a0f4bc0;  1 drivers
v000001f82a095970_0 .net "tap_EN", 0 0, L_000001f82a0f44c0;  1 drivers
v000001f82a095510_0 .net "tap_WE", 3 0, L_000001f82a0f0510;  1 drivers
v000001f82a0946b0_0 .var/i "timeout", 31 0;
v000001f82a094750_0 .var/s "wdata", 31 0;
v000001f82a0947f0_0 .net "wready", 0 0, v000001f82a093640_0;  1 drivers
v000001f82a094cf0_0 .var "wvalid", 0 0;
S_000001f829cee4f0 .scope task, "config_read_check" "config_read_check" 2 275, 2 275 0, S_000001f829c43c10;
 .timescale -9 -12;
v000001f829cdcec0_0 .var "addr", 11 0;
v000001f829cdbb60_0 .var/s "exp_data", 31 0;
v000001f829cdba20_0 .var "mask", 31 0;
E_000001f829cd3220 .event posedge, v000001f829cdd3c0_0;
TD_fir_tb.config_read_check ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a094250_0, 0;
    %wait E_000001f829cd3220;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a094250_0, 0;
    %load/vec4 v000001f829cdcec0_0;
    %assign/vec4 v000001f82a095790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a0958d0_0, 0;
    %wait E_000001f829cd3220;
T_0.0 ;
    %load/vec4 v000001f82a095010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_000001f829cd3220;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000001f82a094070_0;
    %load/vec4 v000001f829cdba20_0;
    %and;
    %load/vec4 v000001f829cdbb60_0;
    %load/vec4 v000001f829cdba20_0;
    %and;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 289 "$display", "ERROR: exp = %d, rdata = %d", v000001f829cdbb60_0, v000001f82a094070_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a095bf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 293 "$display", "OK: exp = %d, rdata = %d", v000001f829cdbb60_0, v000001f82a094070_0 {0 0 0};
T_0.3 ;
    %end;
S_000001f829cc1990 .scope task, "config_write" "config_write" 2 258, 2 258 0, S_000001f829c43c10;
 .timescale -9 -12;
v000001f829cdcce0_0 .var "addr", 11 0;
v000001f829cdbfc0_0 .var "data", 31 0;
TD_fir_tb.config_write ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a0950b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a094cf0_0, 0;
    %wait E_000001f829cd3220;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a0950b0_0, 0;
    %load/vec4 v000001f829cdcce0_0;
    %assign/vec4 v000001f82a0942f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a094cf0_0, 0;
    %load/vec4 v000001f829cdbfc0_0;
    %assign/vec4 v000001f82a094750_0, 0;
    %wait E_000001f829cd3220;
T_1.4 ;
    %load/vec4 v000001f82a0947f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %wait E_000001f829cd3220;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_000001f829cc1b20 .scope module, "data_RAM" "bram11" 2 120, 3 3 0, S_000001f829c43c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "WE";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 32 "Di";
    .port_info 4 /OUTPUT 32 "Do";
    .port_info 5 /INPUT 12 "A";
L_000001f82a0f4450 .functor AND 32, L_000001f82a0f1410, L_000001f82a0f1c30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f82a0f41b0 .functor BUFZ 12, L_000001f82a0f03d0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v000001f829cdc7e0_0 .net "A", 11 0, L_000001f82a0f03d0;  alias, 1 drivers
v000001f829cdd3c0_0 .net "CLK", 0 0, v000001f82a0949d0_0;  1 drivers
v000001f829cdc880_0 .net "Di", 31 0, L_000001f829cccec0;  alias, 1 drivers
v000001f829cdce20_0 .net "Do", 31 0, L_000001f82a0f4450;  alias, 1 drivers
v000001f829cdb840_0 .net "EN", 0 0, L_000001f829ccd240;  alias, 1 drivers
v000001f829cdcd80 .array "RAM", 0 11, 31 0;
v000001f829cdb7a0_0 .net "WA", 11 0, L_000001f82a0f41b0;  1 drivers
v000001f829cdbe80_0 .net "WE", 3 0, L_000001f829ccc750;  alias, 1 drivers
v000001f829cdc100_0 .net *"_ivl_0", 31 0, L_000001f82a0f1410;  1 drivers
v000001f829cdc060_0 .net *"_ivl_2", 31 0, L_000001f82a0f1c30;  1 drivers
v000001f829cdbde0_0 .net *"_ivl_4", 11 0, L_000001f82a0f0d30;  1 drivers
v000001f829cdc9c0_0 .net *"_ivl_6", 9 0, L_000001f82a0f1a50;  1 drivers
L_000001f82a098120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f829cdd0a0_0 .net *"_ivl_8", 1 0, L_000001f82a098120;  1 drivers
v000001f829cdd460_0 .var "r_A", 11 0;
LS_000001f82a0f1410_0_0 .concat [ 1 1 1 1], L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240;
LS_000001f82a0f1410_0_4 .concat [ 1 1 1 1], L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240;
LS_000001f82a0f1410_0_8 .concat [ 1 1 1 1], L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240;
LS_000001f82a0f1410_0_12 .concat [ 1 1 1 1], L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240;
LS_000001f82a0f1410_0_16 .concat [ 1 1 1 1], L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240;
LS_000001f82a0f1410_0_20 .concat [ 1 1 1 1], L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240;
LS_000001f82a0f1410_0_24 .concat [ 1 1 1 1], L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240;
LS_000001f82a0f1410_0_28 .concat [ 1 1 1 1], L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240, L_000001f829ccd240;
LS_000001f82a0f1410_1_0 .concat [ 4 4 4 4], LS_000001f82a0f1410_0_0, LS_000001f82a0f1410_0_4, LS_000001f82a0f1410_0_8, LS_000001f82a0f1410_0_12;
LS_000001f82a0f1410_1_4 .concat [ 4 4 4 4], LS_000001f82a0f1410_0_16, LS_000001f82a0f1410_0_20, LS_000001f82a0f1410_0_24, LS_000001f82a0f1410_0_28;
L_000001f82a0f1410 .concat [ 16 16 0 0], LS_000001f82a0f1410_1_0, LS_000001f82a0f1410_1_4;
L_000001f82a0f1c30 .array/port v000001f829cdcd80, L_000001f82a0f0d30;
L_000001f82a0f1a50 .part v000001f829cdd460_0, 2, 10;
L_000001f82a0f0d30 .concat [ 10 2 0 0], L_000001f82a0f1a50, L_000001f82a098120;
S_000001f829c76df0 .scope module, "fir_DUT" "fir" 2 68, 4 68 0, S_000001f829c43c10;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "awready";
    .port_info 1 /OUTPUT 1 "wready";
    .port_info 2 /INPUT 1 "awvalid";
    .port_info 3 /INPUT 12 "awaddr";
    .port_info 4 /INPUT 1 "wvalid";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 1 "arready";
    .port_info 7 /INPUT 1 "rready";
    .port_info 8 /INPUT 1 "arvalid";
    .port_info 9 /INPUT 12 "araddr";
    .port_info 10 /OUTPUT 1 "rvalid";
    .port_info 11 /OUTPUT 32 "rdata";
    .port_info 12 /INPUT 1 "ss_tvalid";
    .port_info 13 /INPUT 32 "ss_tdata";
    .port_info 14 /INPUT 1 "ss_tlast";
    .port_info 15 /OUTPUT 1 "ss_tready";
    .port_info 16 /INPUT 1 "sm_tready";
    .port_info 17 /OUTPUT 1 "sm_tvalid";
    .port_info 18 /OUTPUT 32 "sm_tdata";
    .port_info 19 /OUTPUT 1 "sm_tlast";
    .port_info 20 /OUTPUT 4 "tap_WE";
    .port_info 21 /OUTPUT 1 "tap_EN";
    .port_info 22 /OUTPUT 32 "tap_Di";
    .port_info 23 /OUTPUT 12 "tap_A";
    .port_info 24 /INPUT 32 "tap_Do";
    .port_info 25 /OUTPUT 4 "data_WE";
    .port_info 26 /OUTPUT 1 "data_EN";
    .port_info 27 /OUTPUT 32 "data_Di";
    .port_info 28 /OUTPUT 12 "data_A";
    .port_info 29 /INPUT 32 "data_Do";
    .port_info 30 /INPUT 1 "axis_clk";
    .port_info 31 /INPUT 1 "axis_rst_n";
P_000001f829c76f80 .param/l "Tape_Num" 0 4 71, +C4<00000000000000000000000000001011>;
P_000001f829c76fb8 .param/l "ap_done" 0 4 117, +C4<00000000000000000000000000000010>;
P_000001f829c76ff0 .param/l "ap_idle" 0 4 115, +C4<00000000000000000000000000000000>;
P_000001f829c77028 .param/l "ap_start" 0 4 116, +C4<00000000000000000000000000000001>;
P_000001f829c77060 .param/l "pADDR_WIDTH" 0 4 69, +C4<00000000000000000000000000001100>;
P_000001f829c77098 .param/l "pDATA_WIDTH" 0 4 70, +C4<00000000000000000000000000100000>;
L_000001f829ccd0f0 .functor BUFZ 1, v000001f82a093be0_0, C4<0>, C4<0>, C4<0>;
L_000001f829ccc750 .functor BUFZ 4, v000001f829cfd130_0, C4<0000>, C4<0000>, C4<0000>;
L_000001f829cccec0 .functor BUFZ 32, v000001f829cfd810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f829ccd1d0 .functor BUFZ 4, v000001f82a0931e0_0, C4<0000>, C4<0000>, C4<0000>;
L_000001f829cccad0 .functor BUFZ 1, v000001f82a092ba0_0, C4<0>, C4<0>, C4<0>;
L_000001f829ccd470 .functor BUFZ 1, v000001f82a0933c0_0, C4<0>, C4<0>, C4<0>;
L_000001f829ccd240 .functor OR 1, v000001f829cfd3b0_0, v000001f829cfe0d0_0, C4<0>, C4<0>;
L_000001f829ccc980 .functor BUFZ 1, v000001f82a092420_0, C4<0>, C4<0>, C4<0>;
L_000001f829ccd2b0 .functor BUFZ 32, v000001f829cfdf90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f829ccc7c0 .functor BUFZ 1, v000001f82a092880_0, C4<0>, C4<0>, C4<0>;
L_000001f829ccd4e0 .functor NOT 1, v000001f82a092e20_0, C4<0>, C4<0>, C4<0>;
L_000001f829ccd390 .functor BUFZ 32, L_000001f82a0f4bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f829ccca60 .functor BUFZ 32, L_000001f82a0f4450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f829caf790 .functor AND 1, v000001f829cfca50_0, v000001f82a093640_0, C4<1>, C4<1>;
L_000001f829caf090 .functor BUFZ 32, v000001f82a093b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f82a0f48b0 .functor BUFZ 1, v000001f829cfe170_0, C4<0>, C4<0>, C4<0>;
L_000001f82a0f4220 .functor BUFZ 32, v000001f829cfde50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f82a0f4df0 .functor AND 1, v000001f829cfca50_0, v000001f82a093640_0, C4<1>, C4<1>;
L_000001f82a0f44c0 .functor OR 1, L_000001f82a0f15f0, v000001f82a0926a0_0, C4<0>, C4<0>;
L_000001f82a0f4ed0 .functor AND 1, v000001f829cfca50_0, v000001f82a093640_0, C4<1>, C4<1>;
L_000001f82a0f40d0 .functor AND 1, v000001f82a094250_0, v000001f829cfe530_0, C4<1>, C4<1>;
L_000001f82a0f4300 .functor OR 1, L_000001f82a0f1eb0, v000001f82a0938c0_0, C4<0>, C4<0>;
L_000001f82a098048 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001f829cdd000_0 .net/2u *"_ivl_20", 11 0, L_000001f82a098048;  1 drivers
v000001f829cdd1e0_0 .net *"_ivl_22", 11 0, L_000001f82a0f06f0;  1 drivers
v000001f829cdc1a0_0 .net *"_ivl_52", 0 0, L_000001f829caf790;  1 drivers
v000001f829cdc240_0 .net *"_ivl_68", 0 0, L_000001f82a0f4df0;  1 drivers
v000001f829cdc4c0_0 .net *"_ivl_70", 0 0, L_000001f82a0f15f0;  1 drivers
v000001f829cc29e0_0 .net *"_ivl_74", 0 0, L_000001f82a0f4ed0;  1 drivers
v000001f829cc2f80_0 .net *"_ivl_76", 0 0, L_000001f82a0f0830;  1 drivers
v000001f829cc2b20_0 .net *"_ivl_78", 0 0, L_000001f82a0f40d0;  1 drivers
v000001f829cc2bc0_0 .net *"_ivl_80", 0 0, L_000001f82a0f1eb0;  1 drivers
v000001f829cc3160_0 .net *"_ivl_82", 0 0, L_000001f82a0f4300;  1 drivers
L_000001f82a098090 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001f829cc2c60_0 .net/2u *"_ivl_84", 11 0, L_000001f82a098090;  1 drivers
v000001f829cc3020_0 .net *"_ivl_86", 11 0, L_000001f82a0f1050;  1 drivers
v000001f829cc30c0_0 .var "ap_start_sig", 0 0;
v000001f829cfd450_0 .net "araddr", 11 0, v000001f82a095790_0;  1 drivers
v000001f829cfcaf0_0 .net "arready", 0 0, v000001f829cfe530_0;  alias, 1 drivers
v000001f829cfe530_0 .var "arready_r", 0 0;
v000001f829cfcc30_0 .net "arvalid", 0 0, v000001f82a094250_0;  1 drivers
v000001f829cfe030_0 .net "awaddr", 11 0, v000001f82a0942f0_0;  1 drivers
v000001f829cfe2b0_0 .net "awready", 0 0, v000001f829cfca50_0;  alias, 1 drivers
v000001f829cfca50_0 .var "awready_r", 0 0;
v000001f829cfc9b0_0 .net "awvalid", 0 0, v000001f82a0950b0_0;  1 drivers
v000001f829cfd630_0 .net "axis_clk", 0 0, v000001f82a0949d0_0;  alias, 1 drivers
v000001f829cfd310_0 .net "axis_rst_n", 0 0, v000001f82a094430_0;  1 drivers
v000001f829cfcb90_0 .net "ctrl_count", 3 0, L_000001f829caf250;  1 drivers
v000001f829cfddb0_0 .net "ctrl_data_addr", 11 0, L_000001f829caf720;  1 drivers
v000001f829cfdbd0_0 .net "ctrl_tap_addr", 11 0, L_000001f829caf6b0;  1 drivers
v000001f829cfd8b0_0 .net "ctrl_tap_ready", 0 0, v000001f829cfe350_0;  1 drivers
v000001f829cfe350_0 .var "ctrl_tap_ready_r", 0 0;
v000001f829cfceb0_0 .net "ctrl_tap_valid", 0 0, v000001f829cdcc40_0;  1 drivers
v000001f829cfccd0_0 .net "data_A", 11 0, L_000001f82a0f03d0;  alias, 1 drivers
v000001f829cfd770_0 .net "data_Di", 31 0, L_000001f829cccec0;  alias, 1 drivers
v000001f829cfd810_0 .var "data_Di_r", 31 0;
v000001f829cfd270_0 .net "data_Do", 31 0, L_000001f82a0f4450;  alias, 1 drivers
v000001f829cfcd70_0 .net "data_EN", 0 0, L_000001f829ccd240;  alias, 1 drivers
v000001f829cfe0d0_0 .var "data_EN_r_d", 0 0;
v000001f829cfd950_0 .var "data_EN_sr_r", 0 0;
v000001f829cfd3b0_0 .var "data_EN_sw_r", 0 0;
v000001f829cfe5d0_0 .net "data_RA", 11 0, v000001f829cfd6d0_0;  1 drivers
v000001f829cfd6d0_0 .var "data_RA_r", 11 0;
v000001f829cfda90_0 .net "data_WA", 11 0, v000001f829cfd9f0_0;  1 drivers
v000001f829cfd9f0_0 .var "data_WA_r", 11 0;
v000001f829cfdef0_0 .net "data_WE", 3 0, L_000001f829ccc750;  alias, 1 drivers
v000001f829cfd130_0 .var "data_WE_r", 3 0;
v000001f829cfe3f0_0 .var "data_length", 31 0;
v000001f829cfdc70_0 .net "ffen", 0 0, v000001f829cdb8e0_0;  1 drivers
v000001f829cfd1d0_0 .var "ffen_d", 0 0;
v000001f829cfe490_0 .net "muxsel", 0 0, L_000001f829cafb10;  1 drivers
v000001f829cfce10_0 .net "new_cof_data", 31 0, L_000001f829ccd390;  1 drivers
v000001f829cfe670_0 .net "new_ram_data", 31 0, L_000001f829ccca60;  1 drivers
v000001f829cfe710_0 .net "o_cof_data", 31 0, L_000001f82a0f1370;  1 drivers
v000001f829cfcf50_0 .net "o_ram_data", 31 0, L_000001f82a0f0470;  1 drivers
v000001f829cfd4f0_0 .net "old_cof_data", 31 0, v000001f829cfe7b0_0;  1 drivers
v000001f829cfe7b0_0 .var "old_cof_data_r", 31 0;
v000001f829cfdb30_0 .net "old_ram_data", 31 0, v000001f829cfdd10_0;  1 drivers
v000001f829cfdd10_0 .var "old_ram_data_r", 31 0;
v000001f829cfc910_0 .net "rdata", 31 0, L_000001f82a0f4220;  alias, 1 drivers
v000001f829cfde50_0 .var "rdata_r", 31 0;
v000001f829cfcff0_0 .net "rready", 0 0, v000001f82a0958d0_0;  1 drivers
v000001f829cfd090_0 .net "rvalid", 0 0, L_000001f82a0f48b0;  alias, 1 drivers
v000001f829cfe170_0 .var "rvalid_r", 0 0;
v000001f829cfd590_0 .net "sm_tdata", 31 0, L_000001f829ccd2b0;  alias, 1 drivers
v000001f829cfdf90_0 .var "sm_tdata_r", 31 0;
v000001f829cfe210_0 .net "sm_tlast", 0 0, L_000001f829ccc7c0;  alias, 1 drivers
v000001f82a092880_0 .var "sm_tlast_r", 0 0;
v000001f82a0924c0_0 .net "sm_tready", 0 0, v000001f82a095ab0_0;  1 drivers
v000001f82a092240_0 .net "sm_tvalid", 0 0, L_000001f829ccc980;  alias, 1 drivers
v000001f82a092420_0 .var "sm_tvalid_r", 0 0;
v000001f82a0922e0_0 .net "ss_count", 3 0, L_000001f829ccd1d0;  1 drivers
v000001f82a0931e0_0 .var "ss_count_r", 3 0;
v000001f82a093000_0 .net "ss_finish", 0 0, L_000001f829ccd470;  1 drivers
v000001f82a0933c0_0 .var "ss_finish_r", 0 0;
v000001f82a092560_0 .net "ss_read_valid", 0 0, v000001f82a092e20_0;  1 drivers
v000001f82a092e20_0 .var "ss_read_valid_r", 0 0;
v000001f82a0927e0_0 .net "ss_tdata", 31 0, v000001f82a094390_0;  1 drivers
v000001f82a0930a0_0 .net "ss_tlast", 0 0, v000001f82a0953d0_0;  1 drivers
v000001f82a093960_0 .net "ss_tready", 0 0, L_000001f829ccd0f0;  alias, 1 drivers
v000001f82a093be0_0 .var "ss_tready_r", 0 0;
v000001f82a093d20_0 .net "ss_tvalid", 0 0, v000001f82a094a70_0;  1 drivers
v000001f82a093500_0 .net "ss_write_valid", 0 0, L_000001f829ccd4e0;  1 drivers
v000001f82a092380_0 .var "state", 1 0;
v000001f82a093460_0 .net "stream_prepared", 0 0, L_000001f829cccad0;  1 drivers
v000001f82a092ba0_0 .var "stream_prepared_r", 0 0;
v000001f82a092920_0 .net "tap_A", 11 0, L_000001f82a0f0fb0;  alias, 1 drivers
v000001f82a093f00_0 .net "tap_Di", 31 0, L_000001f829caf090;  alias, 1 drivers
v000001f82a093b40_0 .var "tap_Di_r", 31 0;
v000001f82a092600_0 .net "tap_Do", 31 0, L_000001f82a0f4bc0;  alias, 1 drivers
v000001f82a093780_0 .net "tap_EN", 0 0, L_000001f82a0f44c0;  alias, 1 drivers
v000001f82a0926a0_0 .var "tap_EN_r_d", 0 0;
v000001f82a0938c0_0 .var "tap_EN_sr_r", 0 0;
v000001f82a092740_0 .net "tap_RA", 11 0, L_000001f82a0f0c90;  1 drivers
v000001f82a093140_0 .var "tap_RA_lr_r", 11 0;
v000001f82a093a00_0 .var "tap_RA_sr_r", 11 0;
v000001f82a092ec0_0 .net "tap_WA", 11 0, v000001f82a092a60_0;  1 drivers
v000001f82a092a60_0 .var "tap_WA_r", 11 0;
v000001f82a093aa0_0 .net "tap_WE", 3 0, L_000001f82a0f0510;  alias, 1 drivers
v000001f82a0935a0_0 .net "wdata", 31 0, v000001f82a094750_0;  1 drivers
v000001f82a093280_0 .net "wready", 0 0, v000001f82a093640_0;  alias, 1 drivers
v000001f82a093640_0 .var "wready_r", 0 0;
v000001f82a0929c0_0 .net "wvalid", 0 0, v000001f82a094cf0_0;  1 drivers
E_000001f829cd35e0/0 .event anyedge, v000001f82a092380_0, v000001f829cfd450_0, v000001f829cfd090_0, v000001f829cc30c0_0;
E_000001f829cd35e0/1 .event anyedge, v000001f82a092600_0, v000001f829cfe030_0, v000001f829cfe3f0_0;
E_000001f829cd35e0 .event/or E_000001f829cd35e0/0, E_000001f829cd35e0/1;
L_000001f82a0f06f0 .functor MUXZ 12, L_000001f82a098048, v000001f829cfd6d0_0, v000001f829cfd950_0, C4<>;
L_000001f82a0f03d0 .functor MUXZ 12, L_000001f82a0f06f0, v000001f829cfd9f0_0, v000001f829cfd3b0_0, C4<>;
L_000001f82a0f0470 .functor MUXZ 32, L_000001f829ccca60, v000001f829cfdd10_0, L_000001f829cafb10, C4<>;
L_000001f82a0f1370 .functor MUXZ 32, L_000001f829ccd390, v000001f829cfe7b0_0, L_000001f829cafb10, C4<>;
L_000001f82a0f0510 .concat [ 1 1 1 1], L_000001f829caf790, L_000001f829caf790, L_000001f829caf790, L_000001f829caf790;
L_000001f82a0f0c90 .functor MUXZ 12, v000001f82a093140_0, v000001f82a093a00_0, v000001f82a0938c0_0, C4<>;
L_000001f82a0f15f0 .concat [ 1 0 0 0], L_000001f82a0f4df0;
L_000001f82a0f0830 .concat [ 1 0 0 0], L_000001f82a0f4ed0;
L_000001f82a0f1eb0 .concat [ 1 0 0 0], L_000001f82a0f40d0;
L_000001f82a0f1050 .functor MUXZ 12, L_000001f82a098090, L_000001f82a0f0c90, L_000001f82a0f4300, C4<>;
L_000001f82a0f0fb0 .functor MUXZ 12, L_000001f82a0f1050, v000001f82a092a60_0, L_000001f82a0f0830, C4<>;
S_000001f829c770e0 .scope module, "ctrl_tap" "ctrl" 4 404, 4 3 0, S_000001f829c76df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_ready";
    .port_info 3 /OUTPUT 1 "o_valid";
    .port_info 4 /OUTPUT 12 "o_data_addr";
    .port_info 5 /OUTPUT 12 "o_tap_addr";
    .port_info 6 /OUTPUT 1 "muxsel";
    .port_info 7 /OUTPUT 1 "ffen";
    .port_info 8 /OUTPUT 4 "count";
P_000001f829cd6360 .param/l "ADDR_W" 0 4 5, +C4<00000000000000000000000000001100>;
L_000001f829caf720 .functor BUFZ 12, v000001f829cdb980_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_000001f829caf6b0 .functor BUFZ 12, v000001f829cdc2e0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_000001f829cafb10 .functor NOT 1, v000001f829cdb8e0_0, C4<0>, C4<0>, C4<0>;
L_000001f829caf560 .functor AND 1, v000001f829cfe350_0, v000001f829cdcc40_0, C4<1>, C4<1>;
L_000001f829caf250 .functor BUFZ 4, v000001f829cdd500_0, C4<0000>, C4<0000>, C4<0000>;
v000001f829cdb660_0 .net "count", 3 0, L_000001f829caf250;  alias, 1 drivers
v000001f829cdd500_0 .var "count_r", 3 0;
v000001f829cdd140_0 .net "en", 0 0, L_000001f829caf560;  1 drivers
v000001f829cdbc00_0 .net "ffen", 0 0, v000001f829cdb8e0_0;  alias, 1 drivers
v000001f829cdb8e0_0 .var "ffen_r", 0 0;
v000001f829cdca60_0 .net "i_clk", 0 0, v000001f82a0949d0_0;  alias, 1 drivers
v000001f829cdd280_0 .net "i_ready", 0 0, v000001f829cfe350_0;  alias, 1 drivers
v000001f829cdbf20_0 .net "i_rst_n", 0 0, v000001f82a094430_0;  alias, 1 drivers
v000001f829cdbca0_0 .net "muxsel", 0 0, L_000001f829cafb10;  alias, 1 drivers
v000001f829cdcb00_0 .net "o_data_addr", 11 0, L_000001f829caf720;  alias, 1 drivers
v000001f829cdb980_0 .var "o_data_addr_r", 11 0;
v000001f829cdcba0_0 .net "o_tap_addr", 11 0, L_000001f829caf6b0;  alias, 1 drivers
v000001f829cdc2e0_0 .var "o_tap_addr_r", 11 0;
v000001f829cdbd40_0 .net "o_valid", 0 0, v000001f829cdcc40_0;  alias, 1 drivers
v000001f829cdcc40_0 .var "o_valid_r", 0 0;
v000001f829cdcf60_0 .var "tap_last_addr_r", 11 0;
S_000001f829cafd40 .scope task, "sm" "sm" 2 313, 2 313 0, S_000001f829c43c10;
 .timescale -9 -12;
v000001f82a092b00_0 .var/s "in2", 31 0;
v000001f82a0936e0_0 .var "pcnt", 31 0;
E_000001f829cd6160 .event anyedge, v000001f82a092240_0;
TD_fir_tb.sm ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a095ab0_0, 0;
    %wait E_000001f829cd3220;
T_2.6 ;
    %load/vec4 v000001f82a095150_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.7, 6;
    %wait E_000001f829cd6160;
    %jmp T_2.6;
T_2.7 ;
T_2.8 ;
    %load/vec4 v000001f82a095150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %wait E_000001f829cd3220;
    %jmp T_2.8;
T_2.9 ;
    %load/vec4 v000001f82a094b10_0;
    %load/vec4 v000001f82a092b00_0;
    %cmp/ne;
    %jmp/0xz  T_2.10, 4;
    %vpi_call 2 323 "$display", "[ERROR] [Pattern %d] Golden answer: %d, Your answer: %d", v000001f82a0936e0_0, v000001f82a092b00_0, v000001f82a094b10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a094930_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %vpi_call 2 327 "$display", "[PASS] [Pattern %d] Golden answer: %d, Your answer: %d", v000001f82a0936e0_0, v000001f82a092b00_0, v000001f82a094b10_0 {0 0 0};
T_2.11 ;
    %wait E_000001f829cd3220;
    %end;
S_000001f829cafed0 .scope task, "ss" "ss" 2 300, 2 300 0, S_000001f829c43c10;
 .timescale -9 -12;
v000001f82a092c40_0 .var/s "in1", 31 0;
TD_fir_tb.ss ;
    %wait E_000001f829cd3220;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a094a70_0, 0;
    %load/vec4 v000001f82a092c40_0;
    %assign/vec4 v000001f82a094390_0, 0;
    %wait E_000001f829cd3220;
T_3.12 ;
    %load/vec4 v000001f82a094610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.13, 8;
    %wait E_000001f829cd3220;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_000001f829cf2c50 .scope module, "tap_RAM" "bram11" 2 110, 3 3 0, S_000001f829c43c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "WE";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 32 "Di";
    .port_info 4 /OUTPUT 32 "Do";
    .port_info 5 /INPUT 12 "A";
L_000001f82a0f4bc0 .functor AND 32, L_000001f82a0f1cd0, L_000001f82a0f10f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001f82a0f4920 .functor BUFZ 12, L_000001f82a0f0fb0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v000001f82a092ce0_0 .net "A", 11 0, L_000001f82a0f0fb0;  alias, 1 drivers
v000001f82a093320_0 .net "CLK", 0 0, v000001f82a0949d0_0;  alias, 1 drivers
v000001f82a093dc0_0 .net "Di", 31 0, L_000001f829caf090;  alias, 1 drivers
v000001f82a092f60_0 .net "Do", 31 0, L_000001f82a0f4bc0;  alias, 1 drivers
v000001f82a093e60_0 .net "EN", 0 0, L_000001f82a0f44c0;  alias, 1 drivers
v000001f82a093820 .array "RAM", 0 11, 31 0;
v000001f82a093c80_0 .net "WA", 11 0, L_000001f82a0f4920;  1 drivers
v000001f82a092d80_0 .net "WE", 3 0, L_000001f82a0f0510;  alias, 1 drivers
v000001f82a092060_0 .net *"_ivl_0", 31 0, L_000001f82a0f1cd0;  1 drivers
v000001f82a092100_0 .net *"_ivl_2", 31 0, L_000001f82a0f10f0;  1 drivers
v000001f82a0921a0_0 .net *"_ivl_4", 11 0, L_000001f82a0f0dd0;  1 drivers
v000001f82a095c90_0 .net *"_ivl_6", 9 0, L_000001f82a0f05b0;  1 drivers
L_000001f82a0980d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f82a095d30_0 .net *"_ivl_8", 1 0, L_000001f82a0980d8;  1 drivers
v000001f82a095e70_0 .var "r_A", 11 0;
LS_000001f82a0f1cd0_0_0 .concat [ 1 1 1 1], L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0;
LS_000001f82a0f1cd0_0_4 .concat [ 1 1 1 1], L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0;
LS_000001f82a0f1cd0_0_8 .concat [ 1 1 1 1], L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0;
LS_000001f82a0f1cd0_0_12 .concat [ 1 1 1 1], L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0;
LS_000001f82a0f1cd0_0_16 .concat [ 1 1 1 1], L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0;
LS_000001f82a0f1cd0_0_20 .concat [ 1 1 1 1], L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0;
LS_000001f82a0f1cd0_0_24 .concat [ 1 1 1 1], L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0;
LS_000001f82a0f1cd0_0_28 .concat [ 1 1 1 1], L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0, L_000001f82a0f44c0;
LS_000001f82a0f1cd0_1_0 .concat [ 4 4 4 4], LS_000001f82a0f1cd0_0_0, LS_000001f82a0f1cd0_0_4, LS_000001f82a0f1cd0_0_8, LS_000001f82a0f1cd0_0_12;
LS_000001f82a0f1cd0_1_4 .concat [ 4 4 4 4], LS_000001f82a0f1cd0_0_16, LS_000001f82a0f1cd0_0_20, LS_000001f82a0f1cd0_0_24, LS_000001f82a0f1cd0_0_28;
L_000001f82a0f1cd0 .concat [ 16 16 0 0], LS_000001f82a0f1cd0_1_0, LS_000001f82a0f1cd0_1_4;
L_000001f82a0f10f0 .array/port v000001f82a093820, L_000001f82a0f0dd0;
L_000001f82a0f05b0 .part v000001f82a095e70_0, 2, 10;
L_000001f82a0f0dd0 .concat [ 10 2 0 0], L_000001f82a0f05b0, L_000001f82a0980d8;
    .scope S_000001f829c770e0;
T_4 ;
    %wait E_000001f829cd3220;
    %load/vec4 v000001f829cdbf20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f829cdb980_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f829cdc2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cdb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cdcc40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f829cdd500_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f829cdd140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001f829cdb660_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %pad/s 1;
    %assign/vec4 v000001f829cdcc40_0, 0;
    %load/vec4 v000001f829cdb660_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_4.6, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %load/vec4 v000001f829cdb980_0;
    %addi 4, 0, 12;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %assign/vec4 v000001f829cdb980_0, 0;
    %load/vec4 v000001f829cdb660_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_4.8, 8;
    %load/vec4 v000001f829cdcf60_0;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %load/vec4 v000001f829cdcba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_4.10, 9;
    %pushi/vec4 40, 0, 12;
    %jmp/1 T_4.11, 9;
T_4.10 ; End of true expr.
    %load/vec4 v000001f829cdcba0_0;
    %subi 4, 0, 12;
    %jmp/0 T_4.11, 9;
 ; End of false expr.
    %blend;
T_4.11;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %assign/vec4 v000001f829cdc2e0_0, 0;
    %load/vec4 v000001f829cdb660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.14, 4;
    %load/vec4 v000001f829cdcba0_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v000001f829cdb660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_4.15, 9;
    %load/vec4 v000001f829cdcba0_0;
    %addi 4, 0, 12;
    %jmp/1 T_4.16, 9;
T_4.15 ; End of true expr.
    %load/vec4 v000001f829cdcf60_0;
    %jmp/0 T_4.16, 9;
 ; End of false expr.
    %blend;
T_4.16;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %assign/vec4 v000001f829cdcf60_0, 0;
    %load/vec4 v000001f829cdb660_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %load/vec4 v000001f829cdb660_0;
    %addi 1, 0, 4;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %assign/vec4 v000001f829cdd500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f829cdb8e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f829cdcc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cdb8e0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f829c76df0;
T_5 ;
    %wait E_000001f829cd3220;
    %load/vec4 v000001f829cfd310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f82a092380_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f82a092380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f82a092380_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000001f82a093460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.9, 9;
    %load/vec4 v000001f829cc30c0_0;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f82a092380_0, 0;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a092880_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000001f82a093000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v000001f829cfe210_0;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f82a092380_0, 0;
T_5.10 ;
    %load/vec4 v000001f82a093000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.15, 9;
    %load/vec4 v000001f829cfceb0_0;
    %nor/r;
    %and;
T_5.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a092880_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a092880_0, 0;
T_5.14 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a092880_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f829c76df0;
T_6 ;
    %wait E_000001f829cd3220;
    %load/vec4 v000001f829cfd310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a093be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a0933c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f829cfd9f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f82a0931e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a092ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a092e20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f82a093960_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v000001f82a093d20_0;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001f82a092380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000001f82a0922e0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.10, 5;
    %load/vec4 v000001f82a093460_0;
    %nor/r;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001f829cfd130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f829cfd3b0_0, 0;
    %load/vec4 v000001f82a0922e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.11, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_6.12, 8;
T_6.11 ; End of true expr.
    %load/vec4 v000001f829cfd9f0_0;
    %addi 4, 0, 12;
    %jmp/0 T_6.12, 8;
 ; End of false expr.
    %blend;
T_6.12;
    %assign/vec4 v000001f829cfd9f0_0, 0;
    %load/vec4 v000001f82a0931e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f82a0931e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f829cfd810_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a092ba0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001f82a0931e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cfd3b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f829cfd130_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000001f82a093500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a093be0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001f829cfd130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f829cfd3b0_0, 0;
    %load/vec4 v000001f82a0922e0_0;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.15, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_6.16, 8;
T_6.15 ; End of true expr.
    %load/vec4 v000001f829cfd9f0_0;
    %addi 4, 0, 12;
    %jmp/0 T_6.16, 8;
 ; End of false expr.
    %blend;
T_6.16;
    %assign/vec4 v000001f829cfd9f0_0, 0;
    %load/vec4 v000001f82a0922e0_0;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.17, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_6.18, 8;
T_6.17 ; End of true expr.
    %load/vec4 v000001f82a0931e0_0;
    %addi 1, 0, 4;
    %jmp/0 T_6.18, 8;
 ; End of false expr.
    %blend;
T_6.18;
    %assign/vec4 v000001f82a0931e0_0, 0;
    %load/vec4 v000001f82a0927e0_0;
    %assign/vec4 v000001f829cfd810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a092e20_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v000001f82a092240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a092e20_0, 0;
    %jmp T_6.20;
T_6.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f829cfd130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a093be0_0, 0;
T_6.20 ;
T_6.14 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f829cfd130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cfd3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a093be0_0, 0;
    %load/vec4 v000001f82a0930a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a0933c0_0, 0;
T_6.21 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f829c76df0;
T_7 ;
    %wait E_000001f829cd3220;
    %load/vec4 v000001f829cfd950_0;
    %assign/vec4 v000001f829cfe0d0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f829c76df0;
T_8 ;
    %wait E_000001f829cd3220;
    %load/vec4 v000001f829cfd310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a092420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cfe350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cfd950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a0938c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001f82a0924c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v000001f82a092240_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001f82a092380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.5 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v000001f82a092560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.10, 9;
    %load/vec4 v000001f829cfceb0_0;
    %and;
T_8.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a092420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f829cfd950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a0938c0_0, 0;
    %load/vec4 v000001f829cfddb0_0;
    %assign/vec4 v000001f829cfd6d0_0, 0;
    %load/vec4 v000001f829cfdbd0_0;
    %assign/vec4 v000001f82a093a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f829cfe350_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v000001f82a092560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.13, 9;
    %load/vec4 v000001f829cfceb0_0;
    %nor/r;
    %and;
T_8.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a092420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cfe350_0, 0;
T_8.11 ;
T_8.9 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a092420_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f829c76df0;
T_9 ;
    %wait E_000001f829cd3220;
    %load/vec4 v000001f829cfdc70_0;
    %assign/vec4 v000001f829cfd1d0_0, 0;
    %load/vec4 v000001f829cfd310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f829cfdf90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001f82a092240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f829cfdf90_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001f829cfd1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v000001f829cfdf90_0;
    %load/vec4 v000001f829cfcf50_0;
    %load/vec4 v000001f829cfe710_0;
    %mul;
    %add;
    %assign/vec4 v000001f829cfdf90_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f829c76df0;
T_10 ;
    %wait E_000001f829cd3220;
    %load/vec4 v000001f829cfdc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001f829cfe670_0;
    %assign/vec4 v000001f829cfdd10_0, 0;
    %load/vec4 v000001f829cfce10_0;
    %assign/vec4 v000001f829cfe7b0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f829c76df0;
T_11 ;
    %wait E_000001f829cd3220;
    %load/vec4 v000001f829cfd310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cfca50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a093640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cc30c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001f829cfe2b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v000001f829cfc9b0_0;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001f829cfe030_0;
    %cmpi/u 32, 0, 12;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_11.7, 5;
    %load/vec4 v000001f829cfe030_0;
    %cmpi/u 96, 0, 12;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_11.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f829cfca50_0, 0;
    %load/vec4 v000001f829cfe030_0;
    %subi 32, 0, 12;
    %assign/vec4 v000001f82a092a60_0, 0;
    %jmp T_11.6;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cfca50_0, 0;
T_11.6 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cfca50_0, 0;
T_11.3 ;
    %load/vec4 v000001f82a093280_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.10, 9;
    %load/vec4 v000001f82a0929c0_0;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82a093640_0, 0;
    %load/vec4 v000001f829cfe030_0;
    %cmpi/u 32, 0, 12;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_11.13, 5;
    %load/vec4 v000001f829cfe030_0;
    %cmpi/u 96, 0, 12;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_11.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v000001f82a0935a0_0;
    %assign/vec4 v000001f82a093b40_0, 0;
    %jmp T_11.12;
T_11.11 ;
    %load/vec4 v000001f829cfe030_0;
    %cmpi/e 16, 0, 12;
    %jmp/0xz  T_11.14, 4;
    %load/vec4 v000001f82a0935a0_0;
    %assign/vec4 v000001f829cfe3f0_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v000001f829cfe030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.18, 4;
    %load/vec4 v000001f82a0935a0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f829cc30c0_0, 0;
T_11.16 ;
T_11.15 ;
T_11.12 ;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a093640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cc30c0_0, 0;
T_11.9 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f829c76df0;
T_12 ;
    %wait E_000001f829cd3220;
    %load/vec4 v000001f829cfcc30_0;
    %load/vec4 v000001f829cfcaf0_0;
    %and;
    %load/vec4 v000001f82a0938c0_0;
    %or;
    %assign/vec4 v000001f82a0926a0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f829c76df0;
T_13 ;
    %wait E_000001f829cd35e0;
    %load/vec4 v000001f82a092380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f829cfde50_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v000001f829cfd450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.7, 4;
    %load/vec4 v000001f829cfd090_0;
    %and;
T_13.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.5, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001f829cfde50_0, 0, 32;
    %jmp T_13.6;
T_13.5 ;
    %load/vec4 v000001f829cfd450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.11, 4;
    %load/vec4 v000001f829cfd090_0;
    %and;
T_13.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.10, 9;
    %load/vec4 v000001f829cc30c0_0;
    %and;
T_13.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f829cfde50_0, 0, 32;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v000001f82a092600_0;
    %store/vec4 v000001f829cfde50_0, 0, 32;
T_13.9 ;
T_13.6 ;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v000001f829cfd450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.14, 4;
    %load/vec4 v000001f829cfd090_0;
    %and;
T_13.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f829cfde50_0, 0, 32;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v000001f829cfe030_0;
    %cmpi/e 16, 0, 12;
    %flag_get/vec4 4;
    %jmp/0 T_13.17, 4;
    %load/vec4 v000001f829cfd090_0;
    %and;
T_13.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v000001f829cfe3f0_0;
    %store/vec4 v000001f829cfde50_0, 0, 32;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v000001f82a092600_0;
    %store/vec4 v000001f829cfde50_0, 0, 32;
T_13.16 ;
T_13.13 ;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v000001f829cfd450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.20, 4;
    %load/vec4 v000001f829cfd090_0;
    %and;
T_13.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001f829cfde50_0, 0, 32;
    %jmp T_13.19;
T_13.18 ;
    %load/vec4 v000001f82a092600_0;
    %store/vec4 v000001f829cfde50_0, 0, 32;
T_13.19 ;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001f829c76df0;
T_14 ;
    %wait E_000001f829cd3220;
    %load/vec4 v000001f829cfd310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cfe530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cfe170_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001f829cfcaf0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.5, 10;
    %load/vec4 v000001f829cfcc30_0;
    %and;
T_14.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v000001f829cfd090_0;
    %nor/r;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001f829cfd450_0;
    %cmpi/u 32, 0, 12;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_14.8, 5;
    %load/vec4 v000001f829cfd450_0;
    %cmpi/u 96, 0, 12;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_14.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f829cfe530_0, 0;
    %load/vec4 v000001f829cfd450_0;
    %subi 32, 0, 12;
    %assign/vec4 v000001f82a093140_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v000001f829cfd450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f829cfe530_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v000001f829cfe030_0;
    %cmpi/e 16, 0, 12;
    %jmp/0xz  T_14.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f829cfe530_0, 0;
    %jmp T_14.12;
T_14.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cfe530_0, 0;
T_14.12 ;
T_14.10 ;
T_14.7 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000001f829cfcaf0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.16, 10;
    %load/vec4 v000001f829cfcc30_0;
    %and;
T_14.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.15, 9;
    %load/vec4 v000001f829cfd090_0;
    %nor/r;
    %and;
T_14.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cfe530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f829cfe170_0, 0;
    %jmp T_14.14;
T_14.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cfe530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f829cfe170_0, 0;
T_14.14 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001f829cf2c50;
T_15 ;
    %wait E_000001f829cd3220;
    %load/vec4 v000001f82a092ce0_0;
    %assign/vec4 v000001f82a095e70_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_000001f829cf2c50;
T_16 ;
    %wait E_000001f829cd3220;
    %load/vec4 v000001f82a093e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001f82a092d80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001f82a093dc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001f82a093c80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f82a093820, 0, 4;
T_16.2 ;
    %load/vec4 v000001f82a092d80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v000001f82a093dc0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001f82a093c80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001f82a093820, 4, 5;
T_16.4 ;
    %load/vec4 v000001f82a092d80_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v000001f82a093dc0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001f82a093c80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001f82a093820, 4, 5;
T_16.6 ;
    %load/vec4 v000001f82a092d80_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v000001f82a093dc0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001f82a093c80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001f82a093820, 4, 5;
T_16.8 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001f829cc1b20;
T_17 ;
    %wait E_000001f829cd3220;
    %load/vec4 v000001f829cdc7e0_0;
    %assign/vec4 v000001f829cdd460_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001f829cc1b20;
T_18 ;
    %wait E_000001f829cd3220;
    %load/vec4 v000001f829cdb840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001f829cdbe80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001f829cdc880_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001f829cdb7a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f829cdcd80, 0, 4;
T_18.2 ;
    %load/vec4 v000001f829cdbe80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v000001f829cdc880_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001f829cdb7a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001f829cdcd80, 4, 5;
T_18.4 ;
    %load/vec4 v000001f829cdbe80_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v000001f829cdc880_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001f829cdb7a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001f829cdcd80, 4, 5;
T_18.6 ;
    %load/vec4 v000001f829cdbe80_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v000001f829cdc880_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001f829cdb7a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001f829cdcd80, 4, 5;
T_18.8 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001f829c43c10;
T_19 ;
    %pushi/vec4 1000000, 0, 32;
    %store/vec4 v000001f82a0946b0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_000001f829c43c10;
T_20 ;
    %vpi_call 2 133 "$dumpfile", "fir.vcd" {0 0 0};
    %vpi_call 2 134 "$dumpvars" {0 0 0};
    %end;
    .thread T_20;
    .scope S_000001f829c43c10;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f82a0949d0_0, 0, 1;
T_21.0 ;
    %delay 5000, 0;
    %load/vec4 v000001f82a0949d0_0;
    %inv;
    %store/vec4 v000001f82a0949d0_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_000001f829c43c10;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f82a094430_0, 0, 1;
    %wait E_000001f829cd3220;
    %wait E_000001f829cd3220;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f82a094430_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001f829c43c10;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f82a095dd0_0, 0, 32;
    %vpi_func 2 156 "$fopen" 32, "./fir/samples_triangular_wave.dat", "r" {0 0 0};
    %store/vec4 v000001f82a095290_0, 0, 32;
    %vpi_func 2 157 "$fopen" 32, "./fir/out_gold.dat", "r" {0 0 0};
    %store/vec4 v000001f82a094570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f82a0944d0_0, 0, 32;
T_23.0 ;
    %load/vec4 v000001f82a0944d0_0;
    %cmpi/s 600, 0, 32;
    %jmp/0xz T_23.1, 5;
    %vpi_func 2 159 "$fscanf" 32, v000001f82a095290_0, "%d", &A<v000001f82a095330, v000001f82a0944d0_0 > {0 0 0};
    %store/vec4 v000001f82a094110_0, 0, 32;
    %vpi_func 2 160 "$fscanf" 32, v000001f82a094570_0, "%d", &A<v000001f82a095f10, v000001f82a0944d0_0 > {0 0 0};
    %store/vec4 v000001f82a095a10_0, 0, 32;
    %load/vec4 v000001f82a095dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f82a095dd0_0, 0, 32;
    %load/vec4 v000001f82a0944d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f82a0944d0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .thread T_23;
    .scope S_000001f829c43c10;
T_24 ;
    %vpi_call 2 168 "$display", "------------Start simulation-----------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f82a094a70_0, 0, 1;
    %vpi_call 2 170 "$display", "----Start the data input(AXI-Stream)----" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f82a094f70_0, 0, 32;
T_24.0 ;
    %load/vec4 v000001f82a094f70_0;
    %load/vec4 v000001f82a095dd0_0;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f82a0953d0_0, 0, 1;
    %ix/getv/s 4, v000001f82a094f70_0;
    %load/vec4a v000001f82a095330, 4;
    %store/vec4 v000001f82a092c40_0, 0, 32;
    %fork TD_fir_tb.ss, S_000001f829cafed0;
    %join;
    %load/vec4 v000001f82a094f70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f82a094f70_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001f829cdcec0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f829cdbb60_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000001f829cdba20_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_000001f829cee4f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a094250_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f82a0953d0_0, 0, 1;
    %ix/load 4, 599, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001f82a095330, 4;
    %store/vec4 v000001f82a092c40_0, 0, 32;
    %fork TD_fir_tb.ss, S_000001f829cafed0;
    %join;
    %vpi_call 2 179 "$display", "------End the data input(AXI-Stream)------" {0 0 0};
    %end;
    .thread T_24;
    .scope S_000001f829c43c10;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f82a094930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f82a095470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f82a095ab0_0, 0, 1;
T_25.0 ;
    %load/vec4 v000001f82a095150_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_25.1, 6;
    %wait E_000001f829cd6160;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f82a095b50_0, 0, 32;
T_25.2 ;
    %load/vec4 v000001f82a095b50_0;
    %load/vec4 v000001f82a095dd0_0;
    %cmp/u;
    %jmp/0xz T_25.3, 5;
    %ix/getv/s 4, v000001f82a095b50_0;
    %load/vec4a v000001f82a095f10, 4;
    %store/vec4 v000001f82a092b00_0, 0, 32;
    %load/vec4 v000001f82a095b50_0;
    %store/vec4 v000001f82a0936e0_0, 0, 32;
    %fork TD_fir_tb.sm, S_000001f829cafd40;
    %join;
    %load/vec4 v000001f82a095b50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f82a095b50_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001f829cdcec0_0, 0, 12;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001f829cdbb60_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001f829cdba20_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_000001f829cee4f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a094250_0, 0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001f829cdcec0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001f829cdbb60_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001f829cdba20_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_000001f829cee4f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a094250_0, 0;
    %load/vec4 v000001f82a094930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f82a095bf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %vpi_call 2 198 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call 2 199 "$display", "-----------Congratulations! Pass-------------" {0 0 0};
    %jmp T_25.5;
T_25.4 ;
    %vpi_call 2 202 "$display", "--------Simulation Failed---------" {0 0 0};
T_25.5 ;
    %vpi_call 2 204 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_000001f829c43c10;
T_26 ;
T_26.0 ;
    %load/vec4 v000001f82a0946b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.1, 5;
    %wait E_000001f829cd3220;
    %load/vec4 v000001f82a0946b0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001f82a0946b0_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %vpi_call 2 214 "$display", $time, "Simualtion Hang ...." {0 0 0};
    %vpi_call 2 215 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_000001f829c43c10;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f82a094d90, 4, 0;
    %pushi/vec4 4294967286, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f82a094d90, 4, 0;
    %pushi/vec4 4294967287, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f82a094d90, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f82a094d90, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f82a094d90, 4, 0;
    %pushi/vec4 63, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f82a094d90, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f82a094d90, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f82a094d90, 4, 0;
    %pushi/vec4 4294967287, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f82a094d90, 4, 0;
    %pushi/vec4 4294967286, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f82a094d90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f82a094d90, 4, 0;
    %end;
    .thread T_27;
    .scope S_000001f829c43c10;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f82a095bf0_0, 0, 1;
    %vpi_call 2 237 "$display", "----Start the coefficient input(AXI-lite)----" {0 0 0};
    %pushi/vec4 16, 0, 12;
    %store/vec4 v000001f829cdcce0_0, 0, 12;
    %load/vec4 v000001f82a095dd0_0;
    %store/vec4 v000001f829cdbfc0_0, 0, 32;
    %fork TD_fir_tb.config_write, S_000001f829cc1990;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f82a095b50_0, 0, 32;
T_28.0 ;
    %load/vec4 v000001f82a095b50_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001f82a095b50_0;
    %muli 4, 0, 32;
    %add;
    %pad/u 12;
    %store/vec4 v000001f829cdcce0_0, 0, 12;
    %ix/getv/s 4, v000001f82a095b50_0;
    %load/vec4a v000001f82a094d90, 4;
    %store/vec4 v000001f829cdbfc0_0, 0, 32;
    %fork TD_fir_tb.config_write, S_000001f829cc1990;
    %join;
    %load/vec4 v000001f82a095b50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f82a095b50_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a0950b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a094cf0_0, 0;
    %vpi_call 2 245 "$display", " Check Coefficient ..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f82a095b50_0, 0, 32;
T_28.2 ;
    %load/vec4 v000001f82a095b50_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001f82a095b50_0;
    %muli 4, 0, 32;
    %add;
    %pad/u 12;
    %store/vec4 v000001f829cdcec0_0, 0, 12;
    %ix/getv/s 4, v000001f82a095b50_0;
    %load/vec4a v000001f82a094d90, 4;
    %store/vec4 v000001f829cdbb60_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001f829cdba20_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_000001f829cee4f0;
    %join;
    %load/vec4 v000001f82a095b50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f82a095b50_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a094250_0, 0;
    %vpi_call 2 250 "$display", " Tape programming done ..." {0 0 0};
    %vpi_call 2 251 "$display", " Start FIR" {0 0 0};
    %wait E_000001f829cd3220;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001f829cdcce0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f829cdbfc0_0, 0, 32;
    %fork TD_fir_tb.config_write, S_000001f829cc1990;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a0950b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82a094cf0_0, 0;
    %vpi_call 2 255 "$display", "----End the coefficient input(AXI-lite)----" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\fir\tb\fir_tb.v";
    ".\bram\bram11.v";
    ".\fir\rtl\fir.v";
