Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Jun  2 23:43:30 2019
| Host         : travis-job-744f26d2-fcc8-4e0a-95fd-cc422db0c955 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.704        0.000                      0                12468        0.041        0.000                      0                12466        0.264        0.000                       0                  4059  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     1  
  soc_pll_clk200           3.064        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                    0.704        0.000                      0                12453        0.041        0.000                      0                12453        3.750        0.000                       0                  3963  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.638        0.000                      0                    1                                                                        
                sys_clk               2.396        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 10.986 - 5.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.712     6.335    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.853 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.735    soc_reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.859 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.049    soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.595    10.986    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.349    11.335    
                         clock uncertainty           -0.053    11.282    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    11.113    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.113    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 10.986 - 5.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.712     6.335    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.853 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.735    soc_reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.859 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.049    soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.595    10.986    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.349    11.335    
                         clock uncertainty           -0.053    11.282    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    11.113    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.113    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 10.986 - 5.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.712     6.335    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.853 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.735    soc_reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.859 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.049    soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.595    10.986    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.349    11.335    
                         clock uncertainty           -0.053    11.282    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    11.113    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.113    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 10.986 - 5.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.712     6.335    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.853 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.735    soc_reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.859 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.049    soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.595    10.986    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.349    11.335    
                         clock uncertainty           -0.053    11.282    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    11.113    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.113    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.773ns (40.923%)  route 1.116ns (59.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 10.986 - 5.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.712     6.335    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.478     6.813 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.116     7.929    soc_reset_counter[1]
    SLICE_X88Y74         LUT3 (Prop_lut3_I0_O)        0.295     8.224 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.224    soc_reset_counter[2]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.595    10.986    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.349    11.335    
                         clock uncertainty           -0.053    11.282    
    SLICE_X88Y74         FDSE (Setup_fdse_C_D)        0.081    11.363    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.363    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.795ns (41.430%)  route 1.124ns (58.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 10.986 - 5.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.712     6.335    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.478     6.813 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.124     7.937    soc_reset_counter[1]
    SLICE_X88Y74         LUT2 (Prop_lut2_I1_O)        0.317     8.254 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.254    soc_reset_counter[1]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.595    10.986    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.349    11.335    
                         clock uncertainty           -0.053    11.282    
    SLICE_X88Y74         FDSE (Setup_fdse_C_D)        0.118    11.400    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.801ns (41.786%)  route 1.116ns (58.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 10.986 - 5.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.712     6.335    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.478     6.813 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.116     7.929    soc_reset_counter[1]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.323     8.252 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.252    soc_reset_counter[3]_i_2_n_0
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.595    10.986    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.349    11.335    
                         clock uncertainty           -0.053    11.282    
    SLICE_X88Y74         FDSE (Setup_fdse_C_D)        0.118    11.400    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.478ns (47.442%)  route 0.530ns (52.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 10.986 - 5.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.712     6.335    clk200_clk
    SLICE_X88Y75         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDPE (Prop_fdpe_C_Q)         0.478     6.813 r  FDPE_3/Q
                         net (fo=5, routed)           0.530     7.342    clk200_rst
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.595    10.986    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.311    11.297    
                         clock uncertainty           -0.053    11.244    
    SLICE_X88Y74         FDSE (Setup_fdse_C_S)       -0.695    10.549    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.549    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.478ns (47.442%)  route 0.530ns (52.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 10.986 - 5.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.712     6.335    clk200_clk
    SLICE_X88Y75         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDPE (Prop_fdpe_C_Q)         0.478     6.813 r  FDPE_3/Q
                         net (fo=5, routed)           0.530     7.342    clk200_rst
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.595    10.986    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.311    11.297    
                         clock uncertainty           -0.053    11.244    
    SLICE_X88Y74         FDSE (Setup_fdse_C_S)       -0.695    10.549    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.549    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.478ns (47.442%)  route 0.530ns (52.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 10.986 - 5.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.712     6.335    clk200_clk
    SLICE_X88Y75         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDPE (Prop_fdpe_C_Q)         0.478     6.813 r  FDPE_3/Q
                         net (fo=5, routed)           0.530     7.342    clk200_rst
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.595    10.986    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.311    11.297    
                         clock uncertainty           -0.053    11.244    
    SLICE_X88Y74         FDSE (Setup_fdse_C_S)       -0.695    10.549    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.549    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  3.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.863    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.027 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.117     2.145    soc_reset_counter[0]
    SLICE_X89Y74         LUT6 (Prop_lut6_I1_O)        0.045     2.190 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.190    soc_ic_reset_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.413    clk200_clk
    SLICE_X89Y74         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.536     1.876    
    SLICE_X89Y74         FDRE (Hold_fdre_C_D)         0.092     1.968    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.863    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.027 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.202    soc_reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.048     2.250 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.250    soc_reset_counter[3]_i_2_n_0
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.413    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.131     1.994    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.863    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.027 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.202    soc_reset_counter[2]
    SLICE_X88Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.247 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.247    soc_reset_counter[2]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.413    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.121     1.984    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.863    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.027 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.225    soc_reset_counter[0]
    SLICE_X88Y74         LUT2 (Prop_lut2_I0_O)        0.043     2.268 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.268    soc_reset_counter[1]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.413    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.131     1.994    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.863    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.027 f  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.225    soc_reset_counter[0]
    SLICE_X88Y74         LUT1 (Prop_lut1_I0_O)        0.045     2.270 r  soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.270    soc_reset_counter0[0]
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.413    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.120     1.983    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.835%)  route 0.224ns (60.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.863    clk200_clk
    SLICE_X88Y75         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.224     2.235    clk200_rst
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.413    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.898    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.044     1.854    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.835%)  route 0.224ns (60.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.863    clk200_clk
    SLICE_X88Y75         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.224     2.235    clk200_rst
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.413    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.514     1.898    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.044     1.854    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.835%)  route 0.224ns (60.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.863    clk200_clk
    SLICE_X88Y75         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.224     2.235    clk200_rst
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.413    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.514     1.898    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.044     1.854    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.835%)  route 0.224ns (60.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.863    clk200_clk
    SLICE_X88Y75         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDPE (Prop_fdpe_C_Q)         0.148     2.011 r  FDPE_3/Q
                         net (fo=5, routed)           0.224     2.235    clk200_rst
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.413    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.514     1.898    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.044     1.854    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.863    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.148     2.011 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.135    soc_reset_counter[3]
    SLICE_X88Y74         LUT4 (Prop_lut4_I3_O)        0.099     2.234 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.290    soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.413    clk200_clk
    SLICE_X88Y74         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X88Y74         FDSE (Hold_fdse_C_CE)       -0.016     1.847    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y75     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y74     soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y74     soc_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y74     soc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     FDPE_3/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y75     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y74     soc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y74     soc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     soc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y54    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y54    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y59    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y59    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y80    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y80    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y84    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y84    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y79    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y58    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y82    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 soc_basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 1.844ns (20.990%)  route 6.941ns (79.010%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 11.638 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        1.605     1.605    sys_clk
    SLICE_X54Y74         FDRE                                         r  soc_basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.478     2.083 f  soc_basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.542     2.626    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/soc_basesoc_uart_rx_pending
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.295     2.921 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.808     3.728    lm32_cpu/interrupt_unit/soc_basesoc_lm32_interrupt[1]
    SLICE_X55Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.852 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.754     4.607    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X65Y65         LUT5 (Prop_lut5_I2_O)        0.124     4.731 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.555     5.286    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.410 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.622     6.032    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X62Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.156 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.695     6.850    lm32_cpu/load_store_unit/dcache/eba_reg[9]
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.119     6.969 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.765     7.734    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.332     8.066 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.168     9.234    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X62Y52         LUT3 (Prop_lut3_I1_O)        0.124     9.358 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_8__2/O
                         net (fo=2, routed)           1.032    10.390    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ADDRBWRADDR[0]
    RAMB36_X2Y11         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3964, routed)        1.638    11.638    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X2Y11         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.079    11.717    
                         clock uncertainty           -0.057    11.660    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    11.094    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 3.843ns (43.771%)  route 4.937ns (56.229%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        1.744     1.744    sys_clk
    RAMB18_X2Y31         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y31         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.198 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.302     5.500    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X72Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.624 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.624    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.174 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.174    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           1.142     7.430    lm32_cpu/load_store_unit/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X69Y74         LUT4 (Prop_lut4_I3_O)        0.119     7.549 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.592     8.142    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.332     8.474 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.803     9.277    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.150     9.427 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_1/O
                         net (fo=37, routed)          1.097    10.524    lm32_cpu/instruction_unit/vns_basesoc_grant_reg_rep
    SLICE_X74Y56         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3964, routed)        1.597    11.597    lm32_cpu/instruction_unit/out
    SLICE_X74Y56         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[1]/C
                         clock pessimism              0.079    11.676    
                         clock uncertainty           -0.057    11.620    
    SLICE_X74Y56         FDRE (Setup_fdre_C_CE)      -0.371    11.249    lm32_cpu/instruction_unit/icache_refill_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 3.843ns (43.771%)  route 4.937ns (56.229%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        1.744     1.744    sys_clk
    RAMB18_X2Y31         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y31         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.198 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.302     5.500    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X72Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.624 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.624    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.174 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.174    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           1.142     7.430    lm32_cpu/load_store_unit/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X69Y74         LUT4 (Prop_lut4_I3_O)        0.119     7.549 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.592     8.142    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.332     8.474 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.803     9.277    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.150     9.427 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_1/O
                         net (fo=37, routed)          1.097    10.524    lm32_cpu/instruction_unit/vns_basesoc_grant_reg_rep
    SLICE_X74Y56         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3964, routed)        1.597    11.597    lm32_cpu/instruction_unit/out
    SLICE_X74Y56         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[22]/C
                         clock pessimism              0.079    11.676    
                         clock uncertainty           -0.057    11.620    
    SLICE_X74Y56         FDRE (Setup_fdre_C_CE)      -0.371    11.249    lm32_cpu/instruction_unit/icache_refill_data_reg[22]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 soc_basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.844ns (21.049%)  route 6.917ns (78.951%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 11.638 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        1.605     1.605    sys_clk
    SLICE_X54Y74         FDRE                                         r  soc_basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.478     2.083 f  soc_basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.542     2.626    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/soc_basesoc_uart_rx_pending
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.295     2.921 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.808     3.728    lm32_cpu/interrupt_unit/soc_basesoc_lm32_interrupt[1]
    SLICE_X55Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.852 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.754     4.607    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X65Y65         LUT5 (Prop_lut5_I2_O)        0.124     4.731 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.555     5.286    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.410 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.622     6.032    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X62Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.156 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.695     6.850    lm32_cpu/load_store_unit/dcache/eba_reg[9]
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.119     6.969 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.765     7.734    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.332     8.066 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.297     9.364    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.124     9.488 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_9/O
                         net (fo=1, routed)           0.878    10.366    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_9_n_0
    RAMB36_X2Y11         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3964, routed)        1.638    11.638    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X2Y11         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.079    11.717    
                         clock uncertainty           -0.057    11.660    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    11.094    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 soc_basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 1.844ns (21.266%)  route 6.827ns (78.734%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        1.605     1.605    sys_clk
    SLICE_X54Y74         FDRE                                         r  soc_basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.478     2.083 f  soc_basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.542     2.626    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/soc_basesoc_uart_rx_pending
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.295     2.921 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.808     3.728    lm32_cpu/interrupt_unit/soc_basesoc_lm32_interrupt[1]
    SLICE_X55Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.852 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.754     4.607    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X65Y65         LUT5 (Prop_lut5_I2_O)        0.124     4.731 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.555     5.286    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.410 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.622     6.032    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X62Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.156 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.695     6.850    lm32_cpu/load_store_unit/dcache/eba_reg[9]
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.119     6.969 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.765     7.734    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.332     8.066 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.256     9.322    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X66Y54         LUT3 (Prop_lut3_I1_O)        0.124     9.446 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_2__2/O
                         net (fo=2, routed)           0.831    10.277    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[6]
    RAMB18_X1Y22         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3964, routed)        1.553    11.553    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y22         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.079    11.632    
                         clock uncertainty           -0.057    11.575    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    11.009    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.009    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 soc_basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 1.844ns (21.061%)  route 6.912ns (78.939%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 11.638 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        1.605     1.605    sys_clk
    SLICE_X54Y74         FDRE                                         r  soc_basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.478     2.083 f  soc_basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.542     2.626    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/soc_basesoc_uart_rx_pending
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.295     2.921 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.808     3.728    lm32_cpu/interrupt_unit/soc_basesoc_lm32_interrupt[1]
    SLICE_X55Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.852 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.754     4.607    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X65Y65         LUT5 (Prop_lut5_I2_O)        0.124     4.731 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.555     5.286    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.410 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.622     6.032    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X62Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.156 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.695     6.850    lm32_cpu/load_store_unit/dcache/eba_reg[9]
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.119     6.969 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.765     7.734    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.332     8.066 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.303     9.369    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.124     9.493 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_10/O
                         net (fo=1, routed)           0.868    10.361    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_10_n_0
    RAMB36_X2Y11         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3964, routed)        1.638    11.638    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X2Y11         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.079    11.717    
                         clock uncertainty           -0.057    11.660    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    11.094    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 soc_basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 1.844ns (21.372%)  route 6.784ns (78.628%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        1.605     1.605    sys_clk
    SLICE_X54Y74         FDRE                                         r  soc_basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.478     2.083 f  soc_basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.542     2.626    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/soc_basesoc_uart_rx_pending
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.295     2.921 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.808     3.728    lm32_cpu/interrupt_unit/soc_basesoc_lm32_interrupt[1]
    SLICE_X55Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.852 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.754     4.607    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X65Y65         LUT5 (Prop_lut5_I2_O)        0.124     4.731 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.555     5.286    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.410 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.622     6.032    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X62Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.156 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.695     6.850    lm32_cpu/load_store_unit/dcache/eba_reg[9]
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.119     6.969 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.765     7.734    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.332     8.066 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.168     9.234    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X62Y52         LUT3 (Prop_lut3_I1_O)        0.124     9.358 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_8__2/O
                         net (fo=2, routed)           0.876    10.234    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[0]
    RAMB18_X1Y22         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3964, routed)        1.553    11.553    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y22         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.079    11.632    
                         clock uncertainty           -0.057    11.575    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    11.009    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.009    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 soc_basesoc_uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 1.844ns (21.210%)  route 6.850ns (78.790%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 11.638 - 10.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        1.605     1.605    sys_clk
    SLICE_X54Y74         FDRE                                         r  soc_basesoc_uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.478     2.083 f  soc_basesoc_uart_rx_pending_reg/Q
                         net (fo=4, routed)           0.542     2.626    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/soc_basesoc_uart_rx_pending
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.295     2.921 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.808     3.728    lm32_cpu/interrupt_unit/soc_basesoc_lm32_interrupt[1]
    SLICE_X55Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.852 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.754     4.607    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X65Y65         LUT5 (Prop_lut5_I2_O)        0.124     4.731 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.555     5.286    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.124     5.410 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.622     6.032    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X62Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.156 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.695     6.850    lm32_cpu/load_store_unit/dcache/eba_reg[9]
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.119     6.969 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.765     7.734    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.332     8.066 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.256     9.322    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X66Y54         LUT3 (Prop_lut3_I1_O)        0.124     9.446 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_2__2/O
                         net (fo=2, routed)           0.854    10.299    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ADDRBWRADDR[6]
    RAMB36_X2Y11         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3964, routed)        1.638    11.638    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X2Y11         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.079    11.717    
                         clock uncertainty           -0.057    11.660    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    11.094    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 3.843ns (44.068%)  route 4.878ns (55.932%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 11.512 - 10.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        1.744     1.744    sys_clk
    RAMB18_X2Y31         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y31         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.198 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.302     5.500    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X72Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.624 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.624    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.174 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.174    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           1.142     7.430    lm32_cpu/load_store_unit/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X69Y74         LUT4 (Prop_lut4_I3_O)        0.119     7.549 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.592     8.142    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.332     8.474 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.803     9.277    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.150     9.427 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_1/O
                         net (fo=37, routed)          1.038    10.464    lm32_cpu/instruction_unit/vns_basesoc_grant_reg_rep
    SLICE_X71Y56         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3964, routed)        1.512    11.512    lm32_cpu/instruction_unit/out
    SLICE_X71Y56         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_ready_reg/C
                         clock pessimism              0.079    11.591    
                         clock uncertainty           -0.057    11.535    
    SLICE_X71Y56         FDRE (Setup_fdre_C_D)       -0.263    11.272    lm32_cpu/instruction_unit/icache_refill_ready_reg
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.668ns  (logic 3.843ns (44.334%)  route 4.825ns (55.666%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 11.595 - 10.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        1.744     1.744    sys_clk
    RAMB18_X2Y31         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y31         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.198 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.302     5.500    lm32_cpu/load_store_unit/DOADO[3]
    SLICE_X72Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.624 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.624    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X72Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.174 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.174    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X72Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           1.142     7.430    lm32_cpu/load_store_unit/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X69Y74         LUT4 (Prop_lut4_I3_O)        0.119     7.549 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.592     8.142    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.332     8.474 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.803     9.277    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X68Y67         LUT3 (Prop_lut3_I0_O)        0.150     9.427 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_1/O
                         net (fo=37, routed)          0.985    10.412    lm32_cpu/instruction_unit/vns_basesoc_grant_reg_rep
    SLICE_X74Y59         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3964, routed)        1.595    11.595    lm32_cpu/instruction_unit/out
    SLICE_X74Y59         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[19]/C
                         clock pessimism              0.079    11.674    
                         clock uncertainty           -0.057    11.618    
    SLICE_X74Y59         FDRE (Setup_fdre_C_CE)      -0.371    11.247    lm32_cpu/instruction_unit/icache_refill_data_reg[19]
  -------------------------------------------------------------------
                         required time                         11.247    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  0.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 soc_basesoc_timer0_load_storage_full_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_timer0_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.046%)  route 0.209ns (52.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.560     0.560    sys_clk
    SLICE_X51Y83         FDRE                                         r  soc_basesoc_timer0_load_storage_full_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  soc_basesoc_timer0_load_storage_full_reg[15]/Q
                         net (fo=2, routed)           0.209     0.910    soc_basesoc_timer0_load_storage_full_reg_n_0_[15]
    SLICE_X53Y84         LUT5 (Prop_lut5_I4_O)        0.045     0.955 r  soc_basesoc_timer0_value[15]_i_1/O
                         net (fo=1, routed)           0.000     0.955    soc_basesoc_timer0_value[15]_i_1_n_0
    SLICE_X53Y84         FDRE                                         r  soc_basesoc_timer0_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.828     0.828    sys_clk
    SLICE_X53Y84         FDRE                                         r  soc_basesoc_timer0_value_reg[15]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.091     0.914    soc_basesoc_timer0_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.562     0.562    sys_clk
    SLICE_X49Y85         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.264     0.967    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X50Y84         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.829     0.829    storage_1_reg_0_15_0_5/WCLK
    SLICE_X50Y84         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X50Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.905    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.562     0.562    sys_clk
    SLICE_X49Y85         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.264     0.967    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X50Y84         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.829     0.829    storage_1_reg_0_15_0_5/WCLK
    SLICE_X50Y84         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X50Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.905    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.562     0.562    sys_clk
    SLICE_X49Y85         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.264     0.967    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X50Y84         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.829     0.829    storage_1_reg_0_15_0_5/WCLK
    SLICE_X50Y84         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X50Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.905    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.562     0.562    sys_clk
    SLICE_X49Y85         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.264     0.967    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X50Y84         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.829     0.829    storage_1_reg_0_15_0_5/WCLK
    SLICE_X50Y84         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X50Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.905    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.562     0.562    sys_clk
    SLICE_X49Y85         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.264     0.967    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X50Y84         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.829     0.829    storage_1_reg_0_15_0_5/WCLK
    SLICE_X50Y84         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X50Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.905    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.562     0.562    sys_clk
    SLICE_X49Y85         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.264     0.967    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X50Y84         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.829     0.829    storage_1_reg_0_15_0_5/WCLK
    SLICE_X50Y84         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X50Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.905    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.562     0.562    sys_clk
    SLICE_X49Y85         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.264     0.967    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X50Y84         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.829     0.829    storage_1_reg_0_15_0_5/WCLK
    SLICE_X50Y84         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X50Y84         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.905    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.778%)  route 0.264ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.562     0.562    sys_clk
    SLICE_X49Y85         FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.264     0.967    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X50Y84         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.829     0.829    storage_1_reg_0_15_0_5/WCLK
    SLICE_X50Y84         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X50Y84         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.905    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 lm32_cpu/mc_arithmetic/p_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/result_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.191%)  route 0.235ns (55.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.567     0.567    lm32_cpu/mc_arithmetic/out
    SLICE_X49Y52         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  lm32_cpu/mc_arithmetic/p_reg[0]/Q
                         net (fo=4, routed)           0.235     0.942    lm32_cpu/mc_arithmetic/p_0_in[1]
    SLICE_X52Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.987 r  lm32_cpu/mc_arithmetic/result_x[0]_i_1/O
                         net (fo=1, routed)           0.000     0.987    lm32_cpu/mc_arithmetic/result_x[0]_i_1_n_0
    SLICE_X52Y53         FDRE                                         r  lm32_cpu/mc_arithmetic/result_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3964, routed)        0.834     0.834    lm32_cpu/mc_arithmetic/out
    SLICE_X52Y53         FDRE                                         r  lm32_cpu/mc_arithmetic/result_x_reg[0]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X52Y53         FDRE (Hold_fdre_C_D)         0.091     0.920    lm32_cpu/mc_arithmetic/result_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y22   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y23   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14  mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16  memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10  memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   memadr_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y85  storage_1_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y85  storage_1_reg_0_15_6_9/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y85  storage_1_reg_0_15_6_9/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y85  storage_1_reg_0_15_6_9/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y85  storage_1_reg_0_15_6_9/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y85  storage_1_reg_0_15_6_9/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y85  storage_1_reg_0_15_6_9/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y85  storage_1_reg_0_15_6_9/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y78  storage_2_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y78  storage_2_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y84  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y56  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y75  storage_4_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y75  storage_4_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y75  storage_4_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y75  storage_4_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y56  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y56  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y56  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y56  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.638ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X88Y75         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    F4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     2.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     3.244    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.270 r  BUFG_3/O
                         net (fo=8, routed)           0.594     3.863    clk200_clk
    SLICE_X88Y75         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.863    
                         clock uncertainty           -0.125     3.739    
    SLICE_X88Y75         FDPE (Setup_fdpe_C_D)       -0.035     3.704    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.704    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.638    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.396ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X89Y77         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3964, routed)        0.597     2.597    sys_clk
    SLICE_X89Y77         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty           -0.129     2.467    
    SLICE_X89Y77         FDPE (Setup_fdpe_C_D)       -0.005     2.462    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.462    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.396    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal      |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock         |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------+
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.148 (r) | FAST    |     4.959 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.076 (f) | FAST    |     4.959 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.957 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.957 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.164 (r) | FAST    |     4.975 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.092 (f) | FAST    |     4.975 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.958 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.958 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.141 (r) | FAST    |     4.951 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.069 (f) | FAST    |     4.951 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.156 (r) | FAST    |     4.966 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.084 (f) | FAST    |     4.966 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.143 (r) | FAST    |     4.955 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.071 (f) | FAST    |     4.955 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.165 (r) | FAST    |     4.975 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.093 (f) | FAST    |     4.975 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.142 (r) | FAST    |     4.945 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.070 (f) | FAST    |     4.945 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.133 (r) | FAST    |     4.941 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.061 (f) | FAST    |     4.941 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.135 (r) | FAST    |     4.939 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.063 (f) | FAST    |     4.939 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.128 (r) | FAST    |     4.936 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.056 (f) | FAST    |     4.936 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.123 (r) | FAST    |     4.928 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.051 (f) | FAST    |     4.928 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.950 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.950 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.135 (r) | FAST    |     4.944 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.063 (f) | FAST    |     4.944 (f) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.148 (r) | FAST    |     4.952 (r) | SLOW    | soc_pll_sys4x |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.076 (f) | FAST    |     4.952 (f) | SLOW    | soc_pll_sys4x |
sys_clk   | serial_rx        | FDRE           | -        |     3.034 (r) | SLOW    |    -0.677 (r) | FAST    |               |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     4.256 (r) | SLOW    |    -0.704 (r) | FAST    |               |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.437 (r) | SLOW    |      2.455 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.451 (r) | SLOW    |      2.472 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.478 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.453 (r) | SLOW    |      2.475 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.468 (r) | SLOW    |      2.481 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.469 (r) | SLOW    |      2.482 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.452 (r) | SLOW    |      2.474 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.454 (r) | SLOW    |      2.474 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.447 (r) | SLOW    |      2.461 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.474 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.460 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.457 (r) | SLOW    |      2.477 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.450 (r) | SLOW    |      2.470 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.462 (r) | SLOW    |      2.478 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.478 (r) | SLOW    |      2.491 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.470 (r) | SLOW    |      2.484 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.571 (r) | SLOW    |      2.431 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.584 (r) | SLOW    |      2.443 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.428 (r) | SLOW    |      2.441 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.492 (r) | SLOW    |      2.505 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.494 (r) | SLOW    |      2.509 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.396 (r) | SLOW    |      2.195 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.194 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.397 (r) | SLOW    |      2.181 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.395 (r) | SLOW    |      2.193 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.200 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.185 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.395 (r) | SLOW    |      2.197 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.176 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.380 (r) | SLOW    |      2.184 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.390 (r) | SLOW    |      2.204 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.383 (r) | SLOW    |      2.195 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.390 (r) | SLOW    |      2.208 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.383 (r) | SLOW    |      2.207 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.380 (r) | SLOW    |      2.179 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.391 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.382 (r) | SLOW    |      2.181 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.476 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.448 (r) | SLOW    |      2.466 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.475 (r) | SLOW    |      2.488 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.480 (r) | SLOW    |      2.493 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.019 (r) | SLOW    |      2.796 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.012 (r) | SLOW    |      2.794 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.020 (r) | SLOW    |      2.798 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.013 (r) | SLOW    |      2.794 (r) | FAST    | soc_pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      8.229 (r) | SLOW    |      2.356 (r) | FAST    |                   |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.604 (r) | SLOW    |      2.091 (r) | FAST    |                   |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      8.523 (r) | SLOW    |      2.427 (r) | FAST    |                   |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      8.079 (r) | SLOW    |      2.287 (r) | FAST    |                   |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.628 (r) | SLOW    |      2.098 (r) | FAST    |                   |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      7.456 (r) | SLOW    |      1.995 (r) | FAST    |                   |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      8.069 (r) | SLOW    |      2.286 (r) | FAST    |                   |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.464 (r) | SLOW    |      2.015 (r) | FAST    |                   |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.842 (r) | SLOW    |      1.721 (r) | FAST    |                   |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      6.367 (r) | SLOW    |      1.514 (r) | FAST    |                   |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.531 (r) | SLOW    |      1.583 (r) | FAST    |                   |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.382 (r) | SLOW    |      1.536 (r) | FAST    |                   |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.541 (r) | SLOW    |      1.610 (r) | FAST    |                   |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.854 (r) | SLOW    |      1.733 (r) | FAST    |                   |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      6.509 (r) | SLOW    |      1.571 (r) | FAST    |                   |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.702 (r) | SLOW    |      1.663 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.777 (r) | SLOW    |      2.138 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      6.239 (r) | SLOW    |      1.438 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.778 (r) | SLOW    |      2.140 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      6.240 (r) | SLOW    |      1.439 (r) | FAST    |                   |
sys_clk   | serial_tx        | FDSE           | -     |     10.106 (r) | SLOW    |      3.338 (r) | FAST    |                   |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     10.441 (r) | SLOW    |      3.237 (r) | FAST    |                   |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     10.830 (r) | SLOW    |      3.289 (r) | FAST    |                   |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         1.936 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.296 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.923 ns
Ideal Clock Offset to Actual Clock: 3.013 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.148 (r) | FAST    |   4.959 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.076 (f) | FAST    |   4.959 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.147 (r) | FAST    |   4.957 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.075 (f) | FAST    |   4.957 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.164 (r) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.092 (f) | FAST    |   4.975 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.147 (r) | FAST    |   4.958 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.075 (f) | FAST    |   4.958 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.141 (r) | FAST    |   4.951 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.069 (f) | FAST    |   4.951 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.156 (r) | FAST    |   4.966 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.084 (f) | FAST    |   4.966 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.143 (r) | FAST    |   4.955 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.071 (f) | FAST    |   4.955 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.165 (r) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.093 (f) | FAST    |   4.975 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.142 (r) | FAST    |   4.945 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.070 (f) | FAST    |   4.945 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.133 (r) | FAST    |   4.941 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.061 (f) | FAST    |   4.941 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.135 (r) | FAST    |   4.939 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.063 (f) | FAST    |   4.939 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.128 (r) | FAST    |   4.936 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.056 (f) | FAST    |   4.936 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.123 (r) | FAST    |   4.928 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.051 (f) | FAST    |   4.928 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.147 (r) | FAST    |   4.950 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.075 (f) | FAST    |   4.950 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.135 (r) | FAST    |   4.944 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.063 (f) | FAST    |   4.944 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.148 (r) | FAST    |   4.952 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.076 (f) | FAST    |   4.952 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.051 (f) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.032 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.437 (r) | SLOW    |   2.455 (r) | FAST    |    0.000 |
ddram_a[1]         |   8.451 (r) | SLOW    |   2.472 (r) | FAST    |    0.017 |
ddram_a[2]         |   8.463 (r) | SLOW    |   2.478 (r) | FAST    |    0.026 |
ddram_a[3]         |   8.463 (r) | SLOW    |   2.479 (r) | FAST    |    0.026 |
ddram_a[4]         |   8.459 (r) | SLOW    |   2.473 (r) | FAST    |    0.022 |
ddram_a[5]         |   8.453 (r) | SLOW    |   2.475 (r) | FAST    |    0.020 |
ddram_a[6]         |   8.468 (r) | SLOW    |   2.481 (r) | FAST    |    0.031 |
ddram_a[7]         |   8.469 (r) | SLOW    |   2.482 (r) | FAST    |    0.032 |
ddram_a[8]         |   8.459 (r) | SLOW    |   2.473 (r) | FAST    |    0.022 |
ddram_a[9]         |   8.452 (r) | SLOW    |   2.474 (r) | FAST    |    0.019 |
ddram_a[10]        |   8.454 (r) | SLOW    |   2.474 (r) | FAST    |    0.020 |
ddram_a[11]        |   8.447 (r) | SLOW    |   2.461 (r) | FAST    |    0.010 |
ddram_a[12]        |   8.459 (r) | SLOW    |   2.474 (r) | FAST    |    0.022 |
ddram_a[13]        |   8.460 (r) | SLOW    |   2.473 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.469 (r) | SLOW    |   2.455 (r) | FAST    |    0.032 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.457 (r) | SLOW    |   2.477 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.450 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.462 (r) | SLOW    |   2.478 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.462 (r) | SLOW    |   2.470 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.004 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.492 (r) | SLOW    |   2.505 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.494 (r) | SLOW    |   2.509 (r) | FAST    |    0.004 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.494 (r) | SLOW    |   2.505 (r) | FAST    |    0.004 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.033 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.396 (r) | SLOW    |   2.195 (r) | FAST    |    0.019 |
ddram_dq[1]        |   9.394 (r) | SLOW    |   2.194 (r) | FAST    |    0.018 |
ddram_dq[2]        |   9.397 (r) | SLOW    |   2.181 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.395 (r) | SLOW    |   2.193 (r) | FAST    |    0.018 |
ddram_dq[4]        |   9.394 (r) | SLOW    |   2.200 (r) | FAST    |    0.024 |
ddram_dq[5]        |   9.394 (r) | SLOW    |   2.185 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.395 (r) | SLOW    |   2.197 (r) | FAST    |    0.021 |
ddram_dq[7]        |   9.394 (r) | SLOW    |   2.176 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.380 (r) | SLOW    |   2.184 (r) | FAST    |    0.009 |
ddram_dq[9]        |   9.390 (r) | SLOW    |   2.204 (r) | FAST    |    0.028 |
ddram_dq[10]       |   9.383 (r) | SLOW    |   2.195 (r) | FAST    |    0.020 |
ddram_dq[11]       |   9.390 (r) | SLOW    |   2.208 (r) | FAST    |    0.033 |
ddram_dq[12]       |   9.383 (r) | SLOW    |   2.207 (r) | FAST    |    0.031 |
ddram_dq[13]       |   9.380 (r) | SLOW    |   2.179 (r) | FAST    |    0.004 |
ddram_dq[14]       |   9.391 (r) | SLOW    |   2.201 (r) | FAST    |    0.026 |
ddram_dq[15]       |   9.382 (r) | SLOW    |   2.181 (r) | FAST    |    0.005 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.397 (r) | SLOW    |   2.176 (r) | FAST    |    0.033 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.156 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.229 (r) | SLOW    |   2.356 (r) | FAST    |    1.862 |
ddram_dq[1]        |   7.604 (r) | SLOW    |   2.091 (r) | FAST    |    1.237 |
ddram_dq[2]        |   8.523 (r) | SLOW    |   2.427 (r) | FAST    |    2.156 |
ddram_dq[3]        |   8.079 (r) | SLOW    |   2.287 (r) | FAST    |    1.711 |
ddram_dq[4]        |   7.628 (r) | SLOW    |   2.098 (r) | FAST    |    1.260 |
ddram_dq[5]        |   7.456 (r) | SLOW    |   1.995 (r) | FAST    |    1.089 |
ddram_dq[6]        |   8.069 (r) | SLOW    |   2.286 (r) | FAST    |    1.702 |
ddram_dq[7]        |   7.464 (r) | SLOW    |   2.015 (r) | FAST    |    1.097 |
ddram_dq[8]        |   6.842 (r) | SLOW    |   1.721 (r) | FAST    |    0.475 |
ddram_dq[9]        |   6.367 (r) | SLOW    |   1.514 (r) | FAST    |    0.000 |
ddram_dq[10]       |   6.531 (r) | SLOW    |   1.583 (r) | FAST    |    0.164 |
ddram_dq[11]       |   6.382 (r) | SLOW    |   1.536 (r) | FAST    |    0.022 |
ddram_dq[12]       |   6.541 (r) | SLOW    |   1.610 (r) | FAST    |    0.174 |
ddram_dq[13]       |   6.854 (r) | SLOW    |   1.733 (r) | FAST    |    0.487 |
ddram_dq[14]       |   6.509 (r) | SLOW    |   1.571 (r) | FAST    |    0.142 |
ddram_dq[15]       |   6.702 (r) | SLOW    |   1.663 (r) | FAST    |    0.334 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.523 (r) | SLOW    |   1.514 (r) | FAST    |    2.156 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.019 (r) | SLOW    |   2.796 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   10.012 (r) | SLOW    |   2.794 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   10.020 (r) | SLOW    |   2.798 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   10.013 (r) | SLOW    |   2.794 (r) | FAST    |    0.001 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.020 (r) | SLOW    |   2.794 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.539 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.777 (r) | SLOW    |   2.138 (r) | FAST    |    1.538 |
ddram_dqs_n[1]     |   6.239 (r) | SLOW    |   1.438 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   7.778 (r) | SLOW    |   2.140 (r) | FAST    |    1.539 |
ddram_dqs_p[1]     |   6.240 (r) | SLOW    |   1.439 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.778 (r) | SLOW    |   1.438 (r) | FAST    |    1.539 |
-------------------+-------------+---------+-------------+---------+----------+




