Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: LCD_VGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LCD_VGA.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LCD_VGA"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : LCD_VGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\X9\v\LCD_VGA\LCD_VGA\LCD_VGA.vhd" into library work
Parsing entity <LCD_VGA>.
Parsing architecture <Behavioral> of entity <lcd_vga>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <LCD_VGA> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LCD_VGA>.
    Related source file is "D:\X9\v\LCD_VGA\LCD_VGA\LCD_VGA.vhd".
    Found 1-bit register for signal <Red_out>.
    Found 1-bit register for signal <Green_out>.
    Found 1-bit register for signal <Blue_out>.
    Found 32-bit register for signal <Pixel>.
    Found 1-bit register for signal <hs_out>.
    Found 1-bit register for signal <vs_out>.
    Found 10-bit register for signal <Horizontal_Counter>.
    Found 10-bit register for signal <Vertical_Counter>.
    Found 32-bit register for signal <Line>.
    Found 1-bit register for signal <Clk25>.
    Found 32-bit adder for signal <Pixel[31]_GND_5_o_add_15_OUT> created at line 242.
    Found 10-bit adder for signal <Horizontal_Counter[9]_GND_5_o_add_24_OUT> created at line 265.
    Found 10-bit adder for signal <Vertical_Counter[9]_GND_5_o_add_26_OUT> created at line 267.
    Found 32-bit adder for signal <Line[31]_GND_5_o_add_30_OUT> created at line 273.
    Found 16x34-bit Read Only RAM for signal <_n0768>
    Found 10-bit comparator lessequal for signal <n0002> created at line 223
    Found 10-bit comparator greater for signal <Horizontal_Counter[9]_PWR_5_o_LessThan_2_o> created at line 224
    Found 10-bit comparator lessequal for signal <n0005> created at line 225
    Found 10-bit comparator greater for signal <Vertical_Counter[9]_PWR_5_o_LessThan_4_o> created at line 226
    Found 10-bit comparator lessequal for signal <n0011> created at line 233
    Found 10-bit comparator lessequal for signal <n0013> created at line 235
    Found 10-bit comparator lessequal for signal <n0015> created at line 236
    Found 10-bit comparator lessequal for signal <n0017> created at line 237
    Found 32-bit comparator greater for signal <n0022> created at line 238
    Found 10-bit comparator greater for signal <GND_5_o_Horizontal_Counter[9]_LessThan_21_o> created at line 250
    Found 10-bit comparator greater for signal <Horizontal_Counter[9]_GND_5_o_LessThan_22_o> created at line 251
    Found 10-bit comparator greater for signal <GND_5_o_Vertical_Counter[9]_LessThan_23_o> created at line 257
    Found 10-bit comparator greater for signal <Vertical_Counter[9]_GND_5_o_LessThan_24_o> created at line 258
    Found 32-bit comparator greater for signal <n0047> created at line 272
    Found 32-bit comparator lessequal for signal <n0050> created at line 274
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  90 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <LCD_VGA> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x34-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 32-bit adder                                          : 2
# Registers                                            : 10
 1-bit register                                        : 6
 10-bit register                                       : 2
 32-bit register                                       : 2
# Comparators                                          : 15
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 6
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 37

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <LCD_VGA>.
The following registers are absorbed into counter <Horizontal_Counter>: 1 register on signal <Horizontal_Counter>.
The following registers are absorbed into counter <Pixel>: 1 register on signal <Pixel>.
The following registers are absorbed into counter <Vertical_Counter>: 1 register on signal <Vertical_Counter>.
The following registers are absorbed into counter <Line>: 1 register on signal <Line>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0768> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 34-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Line<3:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <LCD_VGA> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x34-bit single-port distributed Read Only RAM       : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 32-bit up counter                                     : 2
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 15
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 6
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Red_out> in Unit <LCD_VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <Green_out> <Blue_out> 

Optimizing unit <LCD_VGA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LCD_VGA, actual ratio is 4.
FlipFlop Pixel_0 has been replicated 1 time(s)
FlipFlop Pixel_1 has been replicated 1 time(s)
FlipFlop Pixel_2 has been replicated 1 time(s)
FlipFlop Pixel_3 has been replicated 1 time(s)
FlipFlop Pixel_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : LCD_VGA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 521
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 80
#      LUT2                        : 11
#      LUT3                        : 47
#      LUT4                        : 40
#      LUT5                        : 66
#      LUT6                        : 86
#      MUXCY                       : 98
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 84
# FlipFlops/Latches                : 93
#      FD                          : 32
#      FDE                         : 1
#      FDR                         : 13
#      FDRE                        : 47
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              93  out of  11440     0%  
 Number of Slice LUTs:                  334  out of   5720     5%  
    Number used as Logic:               334  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    339
   Number with an unused Flip Flop:     246  out of    339    72%  
   Number with an unused LUT:             5  out of    339     1%  
   Number of fully used LUT-FF pairs:    88  out of    339    25%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    102     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50_in                           | BUFGP                  | 1     |
Clk25                              | BUFG                   | 92    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.030ns (Maximum Frequency: 165.837MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50_in'
  Clock period: 1.665ns (frequency: 600.601MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.665ns (Levels of Logic = 0)
  Source:            Clk25 (FF)
  Destination:       Clk25 (FF)
  Source Clock:      clk50_in rising
  Destination Clock: clk50_in rising

  Data Path: Clk25 to Clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.681  Clk25 (Clk25)
     FDR:R                     0.459          Clk25
    ----------------------------------------
    Total                      1.665ns (0.984ns logic, 0.681ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk25'
  Clock period: 6.030ns (frequency: 165.837MHz)
  Total number of paths / destination ports: 10989 / 197
-------------------------------------------------------------------------
Delay:               6.030ns (Levels of Logic = 4)
  Source:            Vertical_Counter_7 (FF)
  Destination:       Line_3 (FF)
  Source Clock:      Clk25 rising
  Destination Clock: Clk25 rising

  Data Path: Vertical_Counter_7 to Line_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.525   1.326  Vertical_Counter_7 (Vertical_Counter_7)
     LUT3:I0->O            2   0.235   0.726  Vertical_Counter[9]_PWR_5_o_equal_40_o<9>11 (Vertical_Counter[9]_PWR_5_o_equal_40_o<9>1)
     LUT6:I5->O           12   0.254   1.177  Vertical_Counter[9]_PWR_5_o_equal_40_o<9> (Vertical_Counter[9]_PWR_5_o_equal_40_o)
     LUT6:I4->O           17   0.250   1.209  Mcount_Line_val321 (Mcount_Line_val)
     LUT4:I3->O            1   0.254   0.000  Line_3_rstpot (Line_3_rstpot)
     FD:D                      0.074          Line_3
    ----------------------------------------
    Total                      6.030ns (1.592ns logic, 4.438ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk25'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            Red_out (FF)
  Destination:       Red_out (PAD)
  Source Clock:      Clk25 rising

  Data Path: Red_out to Red_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   0.765  Red_out (Blue_out_OBUF)
     OBUF:I->O                 2.912          Red_out_OBUF (Red_out)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk25          |    6.030|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk50_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50_in       |    1.665|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 75.00 secs
Total CPU time to Xst completion: 75.35 secs
 
--> 

Total memory usage is 247476 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

