#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct 17 02:18:47 2021
# Process ID: 5668
# Current directory: C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/labD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6324 C:\Users\Pranav Konduru\Local Repo Workspace\EE118_Projects\labD\labD.xpr
# Log file: C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/labD/vivado.log
# Journal file: C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/labD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/labD/labD.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/pskon/Workbench_repo/labD' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 678.184 ; gain = 127.293
update_compile_order -fileset sources_1
open_project {C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_3it_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_3it_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_4it_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_3it_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_3it_tb_behav xil_defaultlib.comparator_3it_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'a' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.comparator_3it_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot comparator_3it_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Pranav -notrace
couldn't read file "C:/Users/Pranav": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 17 02:23:24 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator_3it_tb_behav -key {Behavioral:sim_1:Functional:comparator_3it_tb} -tclbatch {comparator_3it_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source comparator_3it_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_3it_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 767.754 ; gain = 4.500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_3it_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_3it_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_4it_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_3it_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_3it_tb_behav xil_defaultlib.comparator_3it_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'a' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.comparator_3it_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot comparator_3it_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator_3it_tb_behav -key {Behavioral:sim_1:Functional:comparator_3it_tb} -tclbatch {comparator_3it_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source comparator_3it_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_3it_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 785.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_3it_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_3it_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_4it_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_3it_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_3it_tb_behav xil_defaultlib.comparator_3it_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'a' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.comparator_3it_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot comparator_3it_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator_3it_tb_behav -key {Behavioral:sim_1:Functional:comparator_3it_tb} -tclbatch {comparator_3it_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source comparator_3it_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_3it_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 826.547 ; gain = 40.816
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project labD
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
close_project
create_project testingAssignment5 {C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5} -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 856.422 ; gain = 21.289
set_property simulator_language Verilog [current_project]
file mkdir C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new
can't create directory "C:/Users/Pranav": permission denied
file mkdir C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new
can't create directory "C:/Users/Pranav": permission denied
file mkdir C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new
can't create directory "C:/Users/Pranav": permission denied
file mkdir C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new
can't create directory "C:/Users/Pranav": permission denied
file mkdir C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new
can't create directory "C:/Users/Pranav": permission denied
file mkdir C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new
can't create directory "C:/Users/Pranav": permission denied
file mkdir {C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new}
close [ open {C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comparator_6bit.v} w ]
add_files {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comparator_6bit.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new
can't create directory "C:/Users/Pranav": permission denied
file mkdir C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new
can't create directory "C:/Users/Pranav": permission denied
file mkdir C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new
can't create directory "C:/Users/Pranav": permission denied
file mkdir C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new
can't create directory "C:/Users/Pranav": permission denied
file mkdir C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new
can't create directory "C:/Users/Pranav": permission denied
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new
can't create directory "C:/Users/Pranav": permission denied
file mkdir {C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new}
close [ open {C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_6bit_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_6bit_tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
current_project EE118_MidtermProject
current_project testingAssignment5
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comp_6bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comp_6bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comparator_6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_comp
INFO: [VRFC 10-311] analyzing module six_bit_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_6bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_6bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c44809dad5e64b26a85a2050f0003031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comp_6bit_tb_behav xil_defaultlib.comp_6bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_bit_comp
Compiling module xil_defaultlib.six_bit_comp
Compiling module xil_defaultlib.comp_6bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot comp_6bit_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Pranav -notrace
couldn't read file "C:/Users/Pranav": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 17 16:07:09 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comp_6bit_tb_behav -key {Behavioral:sim_1:Functional:comp_6bit_tb} -tclbatch {comp_6bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source comp_6bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comp_6bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 856.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5_bit.v} w ]
add_files -fileset sim_1 {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5_bit.v}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5_bit.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5_bit.v}}
file delete -force {C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5_bit.v}
close [ open {C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v} w ]
add_files {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v}}
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v}}]
set_property is_enabled true [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v}}]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5bit_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5bit_tb.v}}
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_6bit_tb.v}}]
set_property is_enabled false [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comparator_6bit.v}}]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comp_5_bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comp_5_bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_5_bit
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c44809dad5e64b26a85a2050f0003031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comp_5_bit_behav xil_defaultlib.comp_5_bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'a' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_bit_comp
Compiling module xil_defaultlib.comp_5_bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot comp_5_bit_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Pranav -notrace
couldn't read file "C:/Users/Pranav": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 17 16:34:26 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comp_5_bit_behav -key {Behavioral:sim_1:Functional:comp_5_bit} -tclbatch {comp_5_bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source comp_5_bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comp_5_bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 856.949 ; gain = 0.527
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comp_5_bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comp_5_bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_5_bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c44809dad5e64b26a85a2050f0003031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comp_5_bit_behav xil_defaultlib.comp_5_bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'a' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_bit_comp
Compiling module xil_defaultlib.comp_5_bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot comp_5_bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comp_5_bit_behav -key {Behavioral:sim_1:Functional:comp_5_bit} -tclbatch {comp_5_bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source comp_5_bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comp_5_bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 856.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comparator_6bit.v}}]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comparator_6bit.v}}]
set_property is_enabled false [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v}}]
set_property is_enabled true [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v}}]
set_property top comp_5bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comp_5bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comp_5bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_5bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c44809dad5e64b26a85a2050f0003031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comp_5bit_tb_behav xil_defaultlib.comp_5bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'l5' on this module [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5bit_tb.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comp_5bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comp_5bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_5_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_5bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c44809dad5e64b26a85a2050f0003031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comp_5bit_tb_behav xil_defaultlib.comp_5bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'a5' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5bit_tb.v:27]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'a' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_bit_comp
Compiling module xil_defaultlib.comp_5_bit
Compiling module xil_defaultlib.comp_5bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot comp_5bit_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Pranav -notrace
couldn't read file "C:/Users/Pranav": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 17 16:43:56 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comp_5bit_tb_behav -key {Behavioral:sim_1:Functional:comp_5bit_tb} -tclbatch {comp_5bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source comp_5bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comp_5bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 902.531 ; gain = 9.738
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comp_5bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comp_5bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_5_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_5bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c44809dad5e64b26a85a2050f0003031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comp_5bit_tb_behav xil_defaultlib.comp_5bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'a5' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5bit_tb.v:27]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'a' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_bit_comp
Compiling module xil_defaultlib.comp_5_bit
Compiling module xil_defaultlib.comp_5bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot comp_5bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comp_5bit_tb_behav -key {Behavioral:sim_1:Functional:comp_5bit_tb} -tclbatch {comp_5bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source comp_5bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comp_5bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1369.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comp_5bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comp_5bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_5_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sim_1/new/comp_5bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_5bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c44809dad5e64b26a85a2050f0003031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comp_5bit_tb_behav xil_defaultlib.comp_5bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'a' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_bit_comp
Compiling module xil_defaultlib.comp_5_bit
Compiling module xil_defaultlib.comp_5bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot comp_5bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comp_5bit_tb_behav -key {Behavioral:sim_1:Functional:comp_5bit_tb} -tclbatch {comp_5bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source comp_5bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comp_5bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1369.531 ; gain = 0.000
current_project EE118_MidtermProject
current_project testingAssignment5
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 17 17:30:15 2021...
