<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CE USART: system/include/cmsis/device/stm32f410rx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CE USART
   </div>
   <div id="projectbrief">USART Driver for the CE course</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e8522150b400a43ebfdbd1fed060b8e2.html">system</a></li><li class="navelem"><a class="el" href="dir_b8171f2a0c866f9b78a20cc4950afddf.html">include</a></li><li class="navelem"><a class="el" href="dir_e2cc4db2b0ae379c8964bcffc140dd1a.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_96b12241779121ed7a4ff38c9d618110.html">device</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f410rx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f410rx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __STM32F410Rx_H</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __STM32F410Rx_H</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">   67</a></span>&#160;<span class="preprocessor">#define __CM4_REV                 0x0001U  </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   68</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT             1U       </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   69</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          4U       </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   70</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0U       </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">   71</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT             1U       </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   85</a></span>&#160;<span class="preprocessor">typedef enum</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;{</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   88</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   89</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   90</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   91</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   92</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   93</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   94</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   95</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/******  STM32 specific Interrupt Numbers **********************************************************************/</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   97</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">   98</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">   99</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a>             = 2,      </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">  100</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">  101</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">  102</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">  103</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">  104</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">  105</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">  106</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">  107</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">  108</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a>           = 11,     </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">  109</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a>           = 12,     </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">  110</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a>           = 13,     </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">  111</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a>           = 14,     </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">  112</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a>           = 15,     </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">  113</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a>           = 16,     </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">  114</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a>           = 17,     </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">  115</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>                    = 18,     </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">  116</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">  117</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">  118</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a>                = 25,     </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">  119</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  120</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">  121</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">  122</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">  123</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">  124</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  125</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">  126</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  127</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  128</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">  129</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">  130</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">  131</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">  132</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">  133</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">  134</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">  135</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">  136</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">  137</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">  138</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">  139</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">  140</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">  141</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">  142</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">  143</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a>                    = 80,     </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">  144</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77">  145</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77">SPI5_IRQn</a>                   = 85,     </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501">  146</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501">FMPI2C1_EV_IRQn</a>             = 95,     </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0">  147</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0">FMPI2C1_ER_IRQn</a>             = 96,     </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">  148</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a>                 = 97      </div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;} <a class="code" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm4_8h.html">core_cm4.h</a>&quot;</span>             <span class="comment">/* Cortex-M4 processor and core peripherals */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system__stm32f4xx_8h.html">system_stm32f4xx.h</a>&quot;</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;{</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;     </div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;    </div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;    </div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR1;  </div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR2;  </div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR1;  </div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR2;  </div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR3;  </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR4;  </div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HTR;    </div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTR;    </div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR1;   </div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR2;   </div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR3;   </div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JSQR;   </div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR1;   </div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR2;   </div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR3;   </div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR4;   </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;     </div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;{</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;    </div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;    </div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CDR;    </div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;} <a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;{</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IDR;        </div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  uint8_t       RESERVED0;  </div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  uint16_t      RESERVED1;  </div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;         </div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;{</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;       </div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWTRIGR;  </div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R1;  </div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L1;  </div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R1;   </div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R2;  </div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L2;  </div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R2;   </div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12RD;  </div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12LD;  </div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8RD;   </div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR1;     </div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR2;     </div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;       </div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;} <a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;{</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDCODE;  </div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;      </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1FZ;  </div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2FZ;  </div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;}<a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;{</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;     </div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NDTR;   </div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PAR;    </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t M0AR;   </div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t M1AR;   </div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR;    </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;} <a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;{</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LISR;   </div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HISR;   </div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LIFCR;  </div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HIFCR;  </div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;{</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR;    </div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR;    </div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR;   </div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR;   </div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER;  </div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;     </div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;} <a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;{</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;      </div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR;     </div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTKEYR;  </div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;       </div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;       </div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTCR;    </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTCR1;   </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;} <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;{</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MODER;    </div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTYPER;   </div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OSPEEDR;  </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUPDR;    </div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDR;      </div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ODR;      </div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BSRR;     </div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKR;     </div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];   </div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;{</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MEMRMP;       </div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMC;          </div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];    </div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  uint32_t      RESERVED;     </div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  uint32_t      CFGR2;        </div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMPCR;        </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  uint32_t      RESERVED1[2]; </div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;         </div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;} <a class="code" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;{</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;        </div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;        </div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR1;       </div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR2;       </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR1;        </div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2;        </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;        </div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TRISE;      </div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTR;       </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;{</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;         </div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;         </div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR1;        </div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR2;        </div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMINGR;     </div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMEOUTR;    </div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;         </div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;         </div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PECR;        </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXDR;        </div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDR;        </div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;} <a class="code" href="struct_f_m_p_i2_c___type_def.html">FMPI2C_TypeDef</a>;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;{</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KR;   </div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;   </div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR;  </div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;   </div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;{</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;  </div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;{</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;            </div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLLCFGR;       </div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;          </div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIR;           </div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1RSTR;      </div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  uint32_t      RESERVED0[3];  </div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR;      </div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR;      </div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  uint32_t      RESERVED1[2];  </div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1ENR;       </div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  uint32_t      RESERVED2[3];  </div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR;       </div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR;       </div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  uint32_t      RESERVED3[2];  </div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1LPENR;     </div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  uint32_t      RESERVED4[3];  </div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1LPENR;     </div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2LPENR;     </div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  uint32_t      RESERVED5[2];  </div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR;          </div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;           </div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  uint32_t      RESERVED6[2];  </div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSCGR;         </div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  uint32_t      RESERVED7[2];  </div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCKCFGR;       </div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CKGATENR;       </div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCKCFGR2;      </div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;{</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR;      </div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;      </div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;      </div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;     </div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRER;    </div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUTR;    </div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALIBR;  </div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMAR;  </div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBR;  </div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPR;     </div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSR;     </div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTR;  </div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSTR;    </div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSDR;    </div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSSSR;   </div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALR;    </div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAFCR;   </div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMASSR;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBSSR;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  uint32_t RESERVED7;    </div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP0R;   </div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP1R;   </div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP2R;   </div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP3R;   </div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP4R;   </div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP5R;   </div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP6R;   </div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP7R;   </div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP8R;   </div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP9R;   </div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP10R;  </div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP11R;  </div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP12R;  </div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP13R;  </div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP14R;  </div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP15R;  </div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP16R;  </div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP17R;  </div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP18R;  </div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP19R;  </div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;{</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;        </div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;        </div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;         </div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCPR;      </div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXCRCR;     </div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXCRCR;     </div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SCFGR;    </div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SPR;      </div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;{</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;         </div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;         </div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMCR;        </div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIER;        </div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;          </div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EGR;         </div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR1;       </div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR2;       </div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCER;        </div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;         </div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSC;         </div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR;         </div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR;         </div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR1;        </div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR2;        </div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR3;        </div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR4;        </div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTR;        </div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR;         </div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAR;        </div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR;          </div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;} <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;{</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;         </div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;        </div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;        </div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;        </div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3;        </div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GTPR;       </div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;} <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;{</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFR;  </div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;   </div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;{</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;  </div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;  </div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;  </div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;} <a class="code" href="struct_r_n_g___type_def.html">RNG_TypeDef</a>;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;{</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;         </div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;         </div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;         </div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;        </div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;          </div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMP;         </div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR;         </div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;         </div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR;          </div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;} <a class="code" href="struct_l_p_t_i_m___type_def.html">LPTIM_TypeDef</a>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  579</a></span>&#160;<span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x08000000U) </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga7d0fbfb8894012dbbb96754b95e562cd">  580</a></span>&#160;<span class="preprocessor">#define SRAM1_BASE            ((uint32_t)0x20000000U) </span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga9171f49478fa86d932f89e78e73b88b0">  581</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           ((uint32_t)0x40000000U) </span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">  582</a></span>&#160;<span class="preprocessor">#define SRAM1_BB_BASE         ((uint32_t)0x22000000U) </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">  583</a></span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE        ((uint32_t)0x42000000U) </span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga8be554f354e5aa65370f6db63d4f3ee4">  584</a></span>&#160;<span class="preprocessor">#define FLASH_END             ((uint32_t)0x0801FFFFU) </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga05e8f3d2e5868754a7cd88614955aecc">  587</a></span>&#160;<span class="preprocessor">#define SRAM_BASE             SRAM1_BASE</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gad3548b6e2f017f39d399358f3ac98454">  588</a></span>&#160;<span class="preprocessor">#define SRAM_BB_BASE          SRAM1_BB_BASE</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga45666d911f39addd4c8c0a0ac3388cfb">  591</a></span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga25b99d6065f1c8f751e78f43ade652cb">  592</a></span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000U)</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga811a9a4ca17f0a50354a9169541d56c4">  593</a></span>&#160;<span class="preprocessor">#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000U)</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga3e1671477190d065ba7c944558336d7e">  596</a></span>&#160;<span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00U)</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga8268ec947929f192559f28c6bf7d1eac">  597</a></span>&#160;<span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000U)</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga012ceb003fbb615eedb39a8d7f31c9c6">  598</a></span>&#160;<span class="preprocessor">#define LPTIM1_BASE           (APB1PERIPH_BASE + 0x2400U)</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga4265e665d56225412e57a61d87417022">  599</a></span>&#160;<span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800U)</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga9a5bf4728ab93dea5b569f5b972cbe62">  600</a></span>&#160;<span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00U)</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga8543ee4997296af5536b007cd4748f55">  601</a></span>&#160;<span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000U)</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gaa5f7b241ed5b756decd835300c9e7bc9">  602</a></span>&#160;<span class="preprocessor">#define I2S2ext_BASE          (APB1PERIPH_BASE + 0x3400U)</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gac3e357b4c25106ed375fb1affab6bb86">  603</a></span>&#160;<span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800U)</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gade83162a04bca0b15b39018a8e8ec090">  604</a></span>&#160;<span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400U)</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gacd72dbffb1738ca87c838545c4eb85a3">  605</a></span>&#160;<span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400U)</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga04bda70f25c795fb79f163b633ad4a5d">  606</a></span>&#160;<span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800U)</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gac6e36f905b89086de0fceda4325a9a8e">  607</a></span>&#160;<span class="preprocessor">#define FMPI2C1_BASE          (APB1PERIPH_BASE + 0x6000U)</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gac691ec23dace8b7a649a25acb110217a">  608</a></span>&#160;<span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000U)</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gad18d0b914c7f68cecbee1a2d23a67d38">  609</a></span>&#160;<span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400U)</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gaf8aa324ca5011b8173ab16585ed7324a">  611</a></span>&#160;<span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x0000U)</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga86162ab3f740db9026c1320d46938b4d">  612</a></span>&#160;<span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x1000U)</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gade4d3907fd0387ee832f426f52d568bb">  613</a></span>&#160;<span class="preprocessor">#define USART6_BASE           (APB2PERIPH_BASE + 0x1400U)</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga695c9a2f892363a1c942405c8d351b91">  614</a></span>&#160;<span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2000U)</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gad06cb9e5985bd216a376f26f22303cd6">  615</a></span>&#160;<span class="preprocessor">#define ADC_BASE              (APB2PERIPH_BASE + 0x2300U)</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga50cd8b47929f18b05efbd0f41253bf8d">  616</a></span>&#160;<span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000U)</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">  617</a></span>&#160;<span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x3800U)</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga87371508b3bcdcd98cd1ec629be29061">  618</a></span>&#160;<span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x3C00U)</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga92ae902be7902560939223dd765ece08">  619</a></span>&#160;<span class="preprocessor">#define TIM9_BASE             (APB2PERIPH_BASE + 0x4000U)</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga3a4a06bb84c703084f0509e105ffaf1d">  620</a></span>&#160;<span class="preprocessor">#define TIM11_BASE            (APB2PERIPH_BASE + 0x4800U)</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gac1c58d33414e167d478ecd0e31331dfa">  621</a></span>&#160;<span class="preprocessor">#define SPI5_BASE             (APB2PERIPH_BASE + 0x5000U)</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gad7723846cc5db8e43a44d78cf21f6efa">  624</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE            (AHB1PERIPH_BASE + 0x0000U)</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gac944a89eb789000ece920c0f89cb6a68">  625</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE            (AHB1PERIPH_BASE + 0x0400U)</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga26f267dc35338eef219544c51f1e6b3f">  626</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE            (AHB1PERIPH_BASE + 0x0800U)</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gaee4716389f3a1c727495375b76645608">  627</a></span>&#160;<span class="preprocessor">#define GPIOH_BASE            (AHB1PERIPH_BASE + 0x1C00U)</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga656a447589e785594cbf2f45c835ad7e">  628</a></span>&#160;<span class="preprocessor">#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000U)</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga0e681b03f364532055d88f63fec0d99d">  629</a></span>&#160;<span class="preprocessor">#define RCC_BASE              (AHB1PERIPH_BASE + 0x3800U)</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga8e21f4845015730c5731763169ec0e9b">  630</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x3C00U)</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">  631</a></span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHB1PERIPH_BASE + 0x6000U)</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga0d3c52aa35dcc68f78b704dfde57ba95">  632</a></span>&#160;<span class="preprocessor">#define DMA1_Stream0_BASE     (DMA1_BASE + 0x010U)</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga5b4152cef577e37eccc9311d8bdbf3c2">  633</a></span>&#160;<span class="preprocessor">#define DMA1_Stream1_BASE     (DMA1_BASE + 0x028U)</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga48a551ee91d3f07dd74347fdb35c703d">  634</a></span>&#160;<span class="preprocessor">#define DMA1_Stream2_BASE     (DMA1_BASE + 0x040U)</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gac51deb54ff7cfe1290dfcf517ae67127">  635</a></span>&#160;<span class="preprocessor">#define DMA1_Stream3_BASE     (DMA1_BASE + 0x058U)</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga757a3c0d866c0fe68c6176156065a26b">  636</a></span>&#160;<span class="preprocessor">#define DMA1_Stream4_BASE     (DMA1_BASE + 0x070U)</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga0ded7bed8969fe2e2d616e7f90eb7654">  637</a></span>&#160;<span class="preprocessor">#define DMA1_Stream5_BASE     (DMA1_BASE + 0x088U)</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga58998ddc40adb6361704d6c9dad08125">  638</a></span>&#160;<span class="preprocessor">#define DMA1_Stream6_BASE     (DMA1_BASE + 0x0A0U)</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga82186dd6d3f60995d428b34c041919d7">  639</a></span>&#160;<span class="preprocessor">#define DMA1_Stream7_BASE     (DMA1_BASE + 0x0B8U)</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gab72a9ae145053ee13d1d491fb5c1df64">  640</a></span>&#160;<span class="preprocessor">#define DMA2_BASE             (AHB1PERIPH_BASE + 0x6400U)</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gac4c67b24726ba6b94d03adb351bcec4d">  641</a></span>&#160;<span class="preprocessor">#define DMA2_Stream0_BASE     (DMA2_BASE + 0x010U)</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga35512bdc3f5e9df4557c2fbe7935d0b1">  642</a></span>&#160;<span class="preprocessor">#define DMA2_Stream1_BASE     (DMA2_BASE + 0x028U)</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gaed33a06f08188466f2ede06160984e9a">  643</a></span>&#160;<span class="preprocessor">#define DMA2_Stream2_BASE     (DMA2_BASE + 0x040U)</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gaf3a9480e08c6ae94f4482e0cdaebdd17">  644</a></span>&#160;<span class="preprocessor">#define DMA2_Stream3_BASE     (DMA2_BASE + 0x058U)</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gad1e67740e6301233473f64638145dd1f">  645</a></span>&#160;<span class="preprocessor">#define DMA2_Stream4_BASE     (DMA2_BASE + 0x070U)</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gaed1460fdc407b6decfbffccb0260d0af">  646</a></span>&#160;<span class="preprocessor">#define DMA2_Stream5_BASE     (DMA2_BASE + 0x088U)</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga5e81174c96fd204fa7c82c815e85c8e6">  647</a></span>&#160;<span class="preprocessor">#define DMA2_Stream6_BASE     (DMA2_BASE + 0x0A0U)</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gaa9faa708ad2440d24eb1064cba9bb06d">  648</a></span>&#160;<span class="preprocessor">#define DMA2_Stream7_BASE     (DMA2_BASE + 0x0B8U)</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#gab92662976cfe62457141e5b4f83d541c">  649</a></span>&#160;<span class="preprocessor">#define RNG_BASE              (PERIPH_BASE + 0x80000U)</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">/* Debug MCU registers base address */</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___peripheral__registers__structures.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">  652</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE           ((uint32_t )0xE0042000U)</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">  661</a></span>&#160;<span class="preprocessor">#define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">  662</a></span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">  663</a></span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">  664</a></span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">  665</a></span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">  666</a></span>&#160;<span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">  667</a></span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">  668</a></span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">  669</a></span>&#160;<span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga32deee9288df620dee74fe3c0cfff3b3">  670</a></span>&#160;<span class="preprocessor">#define FMPI2C1             ((FMPI2C_TypeDef *) FMPI2C1_BASE)</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga02dc619f9b5ac74c5b90f1d17560d16a">  671</a></span>&#160;<span class="preprocessor">#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">  672</a></span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">  673</a></span>&#160;<span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">  674</a></span>&#160;<span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">  675</a></span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dab39a19ce3dd05fe360dcbb7b5dc84">  676</a></span>&#160;<span class="preprocessor">#define USART6              ((USART_TypeDef *) USART6_BASE)</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">  677</a></span>&#160;<span class="preprocessor">#define ADC                 ((ADC_Common_TypeDef *) ADC_BASE)</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">  678</a></span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">  679</a></span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">  680</a></span>&#160;<span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">  681</a></span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">  682</a></span>&#160;<span class="preprocessor">#define TIM9                ((TIM_TypeDef *) TIM9_BASE)</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">  683</a></span>&#160;<span class="preprocessor">#define TIM11               ((TIM_TypeDef *) TIM11_BASE)</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5e676c061e19ced149b7c6de6b8985e5">  684</a></span>&#160;<span class="preprocessor">#define SPI5                ((SPI_TypeDef *) SPI5_BASE)</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">  685</a></span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">  686</a></span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">  687</a></span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">  688</a></span>&#160;<span class="preprocessor">#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">  689</a></span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">  690</a></span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">  691</a></span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">  692</a></span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">  693</a></span>&#160;<span class="preprocessor">#define DMA1_Stream0        ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">  694</a></span>&#160;<span class="preprocessor">#define DMA1_Stream1        ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">  695</a></span>&#160;<span class="preprocessor">#define DMA1_Stream2        ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">  696</a></span>&#160;<span class="preprocessor">#define DMA1_Stream3        ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">  697</a></span>&#160;<span class="preprocessor">#define DMA1_Stream4        ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">  698</a></span>&#160;<span class="preprocessor">#define DMA1_Stream5        ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac95127480470900755953f1cfe68567d">  699</a></span>&#160;<span class="preprocessor">#define DMA1_Stream6        ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">  700</a></span>&#160;<span class="preprocessor">#define DMA1_Stream7        ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">  701</a></span>&#160;<span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">  702</a></span>&#160;<span class="preprocessor">#define DMA2_Stream0        ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">  703</a></span>&#160;<span class="preprocessor">#define DMA2_Stream1        ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">  704</a></span>&#160;<span class="preprocessor">#define DMA2_Stream2        ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">  705</a></span>&#160;<span class="preprocessor">#define DMA2_Stream3        ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">  706</a></span>&#160;<span class="preprocessor">#define DMA2_Stream4        ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac40f58718761251875b5a897287efd83">  707</a></span>&#160;<span class="preprocessor">#define DMA2_Stream5        ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">  708</a></span>&#160;<span class="preprocessor">#define DMA2_Stream6        ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">  709</a></span>&#160;<span class="preprocessor">#define DMA2_Stream7        ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f">  710</a></span>&#160;<span class="preprocessor">#define RNG                 ((RNG_TypeDef *) RNG_BASE)</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">  712</a></span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">/*                        Analog to Digital Converter                         */</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">  736</a></span>&#160;<span class="preprocessor">#define  ADC_SR_AWD                          ((uint32_t)0x00000001U)       </span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">  737</a></span>&#160;<span class="preprocessor">#define  ADC_SR_EOC                          ((uint32_t)0x00000002U)       </span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">  738</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JEOC                         ((uint32_t)0x00000004U)       </span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">  739</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JSTRT                        ((uint32_t)0x00000008U)       </span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">  740</a></span>&#160;<span class="preprocessor">#define  ADC_SR_STRT                         ((uint32_t)0x00000010U)       </span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">  741</a></span>&#160;<span class="preprocessor">#define  ADC_SR_OVR                          ((uint32_t)0x00000020U)       </span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">  744</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH                       ((uint32_t)0x0000001FU)        </span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">  745</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_0                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">  746</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_1                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">  747</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_2                     ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">  748</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_3                     ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">  749</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_4                     ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">  750</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_EOCIE                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">  751</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDIE                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">  752</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JEOCIE                      ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">  753</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_SCAN                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">  754</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDSGL                      ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">  755</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAUTO                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">  756</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCEN                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">  757</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JDISCEN                     ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">  758</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM                     ((uint32_t)0x0000E000U)        </span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">  759</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_0                   ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">  760</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_1                   ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">  761</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_2                   ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">  762</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAWDEN                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">  763</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDEN                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">  764</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_RES                         ((uint32_t)0x03000000U)        </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417">  765</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_RES_0                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10">  766</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_RES_1                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">  767</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_OVRIE                       ((uint32_t)0x04000000U)         </span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">  770</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_ADON                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">  771</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_CONT                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">  772</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DMA                         ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">  773</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DDS                         ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">  774</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EOCS                        ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">  775</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_ALIGN                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">  776</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL                     ((uint32_t)0x000F0000U)        </span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">  777</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_0                   ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">  778</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_1                   ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">  779</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_2                   ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">  780</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_3                   ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">  781</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTEN                      ((uint32_t)0x00300000U)        </span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b">  782</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTEN_0                    ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832">  783</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTEN_1                    ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">  784</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JSWSTART                    ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">  785</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL                      ((uint32_t)0x0F000000U)        </span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">  786</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_0                    ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">  787</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_1                    ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">  788</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_2                    ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">  789</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_3                    ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">  790</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTEN                       ((uint32_t)0x30000000U)        </span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6">  791</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTEN_0                     ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d">  792</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTEN_1                     ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">  793</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_SWSTART                     ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">  796</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10                     ((uint32_t)0x00000007U)        </span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf">  797</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_0                   ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61">  798</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_1                   ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded">  799</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_2                   ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800">  800</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11                     ((uint32_t)0x00000038U)        </span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28">  801</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_0                   ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d">  802</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_1                   ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2">  803</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_2                   ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc">  804</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12                     ((uint32_t)0x000001C0U)        </span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2">  805</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_0                   ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c">  806</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_1                   ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9">  807</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_2                   ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e">  808</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13                     ((uint32_t)0x00000E00U)        </span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553">  809</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_0                   ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1">  810</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_1                   ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c">  811</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_2                   ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781">  812</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14                     ((uint32_t)0x00007000U)        </span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78">  813</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_0                   ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22">  814</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_1                   ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e">  815</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_2                   ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf">  816</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15                     ((uint32_t)0x00038000U)        </span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584">  817</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_0                   ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac">  818</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_1                   ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117">  819</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_2                   ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec">  820</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16                     ((uint32_t)0x001C0000U)        </span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be">  821</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_0                   ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15">  822</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_1                   ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686">  823</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_2                   ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581">  824</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17                     ((uint32_t)0x00E00000U)        </span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480">  825</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_0                   ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1">  826</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_1                   ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273">  827</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_2                   ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3c7d84a92899d950de236fe9d14df2c">  828</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18                     ((uint32_t)0x07000000U)        </span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6862168bb7688638764defc72120716b">  829</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18_0                   ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72a01c59a0a785b18235641b36735090">  830</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18_1                   ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1addc9c417b4b7693768817b058059">  831</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18_2                   ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">  834</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0                      ((uint32_t)0x00000007U)        </span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c">  835</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_0                    ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6">  836</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_1                    ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc">  837</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_2                    ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36">  838</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1                      ((uint32_t)0x00000038U)        </span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6">  839</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_0                    ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2">  840</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_1                    ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a">  841</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_2                    ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683">  842</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2                      ((uint32_t)0x000001C0U)        </span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">  843</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_0                    ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199">  844</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_1                    ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122">  845</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_2                    ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0">  846</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3                      ((uint32_t)0x00000E00U)        </span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01">  847</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_0                    ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0">  848</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_1                    ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46">  849</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_2                    ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64">  850</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4                      ((uint32_t)0x00007000U)        </span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2">  851</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_0                    ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763">  852</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_1                    ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245">  853</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_2                    ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849">  854</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5                      ((uint32_t)0x00038000U)        </span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">  855</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_0                    ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88">  856</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_1                    ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e">  857</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_2                    ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae">  858</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6                      ((uint32_t)0x001C0000U)        </span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44">  859</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_0                    ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3">  860</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_1                    ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909">  861</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_2                    ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500">  862</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7                      ((uint32_t)0x00E00000U)        </span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a">  863</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_0                    ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068">  864</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_1                    ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca">  865</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_2                    ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3">  866</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8                      ((uint32_t)0x07000000U)        </span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6">  867</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_0                    ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250">  868</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_1                    ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d">  869</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_2                    ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005">  870</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9                      ((uint32_t)0x38000000U)        </span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423">  871</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_0                    ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc">  872</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_1                    ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1">  873</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_2                    ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">  876</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR1_JOFFSET1                  ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">  879</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR2_JOFFSET2                  ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">  882</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR3_JOFFSET3                  ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">  885</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR4_JOFFSET4                  ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">  888</a></span>&#160;<span class="preprocessor">#define  ADC_HTR_HT                          ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">  891</a></span>&#160;<span class="preprocessor">#define  ADC_LTR_LT                          ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc">  894</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13                       ((uint32_t)0x0000001FU)        </span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08">  895</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_0                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f">  896</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_1                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad">  897</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_2                     ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778">  898</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_3                     ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028">  899</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_4                     ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585">  900</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14                       ((uint32_t)0x000003E0U)        </span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212">  901</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_0                     ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4">  902</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_1                     ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0">  903</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_2                     ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae">  904</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_3                     ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e">  905</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_4                     ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f">  906</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15                       ((uint32_t)0x00007C00U)        </span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b">  907</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_0                     ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a">  908</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_1                     ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03">  909</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_2                     ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852">  910</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_3                     ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2">  911</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_4                     ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7">  912</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16                       ((uint32_t)0x000F8000U)        </span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9">  913</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_0                     ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1">  914</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_1                     ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5">  915</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_2                     ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55">  916</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_3                     ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd">  917</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_4                     ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">  918</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L                          ((uint32_t)0x00F00000U)        </span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">  919</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_0                        ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">  920</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_1                        ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">  921</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_2                        ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">  922</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_3                        ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">  925</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7                        ((uint32_t)0x0000001FU)        </span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96">  926</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_0                      ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6">  927</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_1                      ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52">  928</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_2                      ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af">  929</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_3                      ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac">  930</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_4                      ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">  931</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8                        ((uint32_t)0x000003E0U)        </span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13">  932</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_0                      ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a">  933</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_1                      ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b">  934</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_2                      ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412">  935</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_3                      ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63">  936</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_4                      ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">  937</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9                        ((uint32_t)0x00007C00U)        </span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b">  938</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_0                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891">  939</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_1                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d">  940</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_2                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71">  941</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_3                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2">  942</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_4                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb">  943</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10                       ((uint32_t)0x000F8000U)        </span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262">  944</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_0                     ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044">  945</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_1                     ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9">  946</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_2                     ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e">  947</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_3                     ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb">  948</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_4                     ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e">  949</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11                       ((uint32_t)0x01F00000U)        </span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e">  950</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_0                     ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5">  951</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_1                     ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c">  952</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_2                     ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225">  953</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_3                     ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0">  954</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_4                     ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184">  955</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12                       ((uint32_t)0x3E000000U)        </span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0">  956</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_0                     ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601">  957</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_1                     ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66">  958</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_2                     ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857">  959</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_3                     ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7">  960</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_4                     ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9">  963</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1                        ((uint32_t)0x0000001FU)        </span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4">  964</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_0                      ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af">  965</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_1                      ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc">  966</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_2                      ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556">  967</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_3                      ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0">  968</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_4                      ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c">  969</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2                        ((uint32_t)0x000003E0U)        </span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937">  970</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_0                      ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508">  971</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_1                      ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c">  972</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_2                      ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389">  973</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_3                      ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6">  974</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_4                      ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1">  975</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3                        ((uint32_t)0x00007C00U)        </span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313">  976</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_0                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4">  977</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_1                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe">  978</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_2                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0">  979</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_3                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042">  980</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_4                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b">  981</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4                        ((uint32_t)0x000F8000U)        </span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93">  982</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_0                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c">  983</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_1                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb">  984</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_2                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae">  985</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_3                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083">  986</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_4                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f">  987</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5                        ((uint32_t)0x01F00000U)        </span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b">  988</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_0                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172">  989</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_1                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373">  990</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_2                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e">  991</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_3                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885">  992</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_4                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6">  993</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6                        ((uint32_t)0x3E000000U)        </span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335">  994</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_0                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e">  995</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_1                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab">  996</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_2                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922">  997</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_3                      ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff">  998</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_4                      ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 1001</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1                       ((uint32_t)0x0000001FU)        </span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 1002</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_0                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 1003</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_1                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 1004</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_2                     ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 1005</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_3                     ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 1006</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_4                     ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 1007</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2                       ((uint32_t)0x000003E0U)        </span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 1008</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_0                     ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 1009</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_1                     ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 1010</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_2                     ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 1011</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_3                     ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 1012</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_4                     ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 1013</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3                       ((uint32_t)0x00007C00U)        </span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 1014</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_0                     ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 1015</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_1                     ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 1016</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_2                     ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 1017</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_3                     ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 1018</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_4                     ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 1019</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4                       ((uint32_t)0x000F8000U)        </span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 1020</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_0                     ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 1021</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_1                     ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 1022</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_2                     ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 1023</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_3                     ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 1024</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_4                     ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 1025</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL                         ((uint32_t)0x00300000U)        </span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 1026</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_0                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 1027</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_1                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 1030</a></span>&#160;<span class="preprocessor">#define  ADC_JDR1_JDATA                      ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 1033</a></span>&#160;<span class="preprocessor">#define  ADC_JDR2_JDATA                      ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 1036</a></span>&#160;<span class="preprocessor">#define  ADC_JDR3_JDATA                      ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 1039</a></span>&#160;<span class="preprocessor">#define  ADC_JDR4_JDATA                      ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 1042</a></span>&#160;<span class="preprocessor">#define  ADC_DR_DATA                         ((uint32_t)0x0000FFFFU)        </span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98"> 1043</a></span>&#160;<span class="preprocessor">#define  ADC_DR_ADC2DATA                     ((uint32_t)0xFFFF0000U)        </span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f"> 1046</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_AWD1                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9"> 1047</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_EOC1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6"> 1048</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JEOC1                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa"> 1049</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JSTRT1                      ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142"> 1050</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_STRT1                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec"> 1051</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_OVR1                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d8090a99ec65807ed831fea0d5524c"> 1052</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_AWD2                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga411d79254769bbb4eeb14964abad497a"> 1053</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_EOC2                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24dbb77fadc6f928b8e38199a08abc7"> 1054</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JEOC2                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca65d6d580299518fb7491e1cebac1d"> 1055</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JSTRT2                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e79005049b17d08c28aeca86677655"> 1056</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_STRT2                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b0e80da58202660466f6916c0bbb9da"> 1057</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_OVR2                        ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8883de33c5a7b30c611db11340fec6d"> 1058</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_AWD3                        ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a94c410343ba459146b2bb17833a795"> 1059</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_EOC3                        ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7d3c36f449ef1ee9ee20c5686b4e974"> 1060</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JEOC3                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94140d21b4c83d9f401cc459a7ec6060"> 1061</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JSTRT3                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13ca665cc575b64588475723f5289d4a"> 1062</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_STRT3                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab76495b35a2bc7fc5f1b51ab1ee92384"> 1063</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_OVR3                        ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga321ed2ccdf98d3a3307947056a8c401a"> 1066</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR1                        ADC_CSR_OVR1</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00e2a30df5568b5663e9f016743b3a35"> 1067</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR2                        ADC_CSR_OVR2</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396513974cf26f2a4aa0f36e755e227c"> 1068</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR3                        ADC_CSR_OVR3</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68"> 1071</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI                       ((uint32_t)0x0000001FU)        </span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4e7104ce01e3a79b8f6138d87dc3684"> 1072</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_0                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8781dec7f076b475b85f8470aee94d06"> 1073</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_1                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6a5be6cff1227431b8d54dffcc1ce88"> 1074</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_2                     ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae55be7b911b4c0272543f98a0dba5f20"> 1075</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_3                     ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5087b3cb0d4570b80b3138c277bcbf6c"> 1076</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_4                     ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198"> 1077</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY                       ((uint32_t)0x00000F00U)        </span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b"> 1078</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_0                     ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573"> 1079</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_1                     ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb"> 1080</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_2                     ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862"> 1081</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_3                     ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af"> 1082</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DDS                         ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4"> 1083</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DMA                         ((uint32_t)0x0000C000U)        </span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a42ee6ec5115244aef8f60d35abcc47"> 1084</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DMA_0                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdc9d29cafdd54e5c0dd752c358e1bc8"> 1085</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DMA_1                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c"> 1086</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_ADCPRE                      ((uint32_t)0x00030000U)        </span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313"> 1087</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_ADCPRE_0                    ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5"> 1088</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_ADCPRE_1                    ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519645e42dcf6b19af9c05dc40300abb"> 1089</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_VBATE                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc"> 1090</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_TSVREFE                     ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d7a0a18c77816c45c5682c3884e3d56"> 1093</a></span>&#160;<span class="preprocessor">#define  ADC_CDR_DATA1                      ((uint32_t)0x0000FFFFU)         </span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55f0776b9bf2612c194c1ab478d8a371"> 1094</a></span>&#160;<span class="preprocessor">#define  ADC_CDR_DATA2                      ((uint32_t)0xFFFF0000U)         </span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">/*                          CRC calculation unit                              */</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 1102</a></span>&#160;<span class="preprocessor">#define  CRC_DR_DR                           ((uint32_t)0xFFFFFFFFU) </span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 1106</a></span>&#160;<span class="preprocessor">#define  CRC_IDR_IDR                         ((uint32_t)0xFFU)        </span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 1110</a></span>&#160;<span class="preprocessor">#define  CRC_CR_RESET                        ((uint32_t)0x01U)        </span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">/*                                 Debug MCU                                  */</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">/*                             DMA Controller                                 */</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxCR register  *****************/</span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6"> 1124</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL                       ((uint32_t)0x0E000000U)</span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d34dad5c7bdb97fdcadaebfed80d90"> 1125</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_0                     ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa59d7ef4d7e0895f18ca4ef1210edae"> 1126</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_1                     ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae001e60d3fd84c18bb5e2f96b695af38"> 1127</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_2                     ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f"> 1128</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST                      ((uint32_t)0x01800000U)</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e3931a8f14ffe008b8717e1b3232fca"> 1129</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_0                    ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74"> 1130</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_1                    ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e"> 1131</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST                      ((uint32_t)0x00600000U)</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf0eee1ad1788868a194f95107057a16"> 1132</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_0                    ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061207b2c654a0dd62e40187c9557eda"> 1133</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_1                    ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d"> 1134</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CT                          ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497"> 1135</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DBM                         ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c"> 1136</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PL                          ((uint32_t)0x00030000U)</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b1b2f7bd6f0af932ff0fb7df9336b6"> 1137</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_0                        ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81817adc8c0ee54dea0f67a1a9e8eb77"> 1138</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_1                        ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70"> 1139</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PINCOS                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773"> 1140</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE                       ((uint32_t)0x00006000U)</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39adb60b3394b61366691b45b8c2b80f"> 1141</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_0                     ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c2ef08ab52de52b4e1fd785f60e263"> 1142</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_1                     ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0"> 1143</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE                       ((uint32_t)0x00001800U)</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05cf3e3f7c9edae5c70d59b3b75b14f"> 1144</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_0                     ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f376d0900380a3045cbeadd6a037302"> 1145</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_1                     ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719"> 1146</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MINC                        ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b"> 1147</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PINC                        ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb"> 1148</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CIRC                        ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4"> 1149</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR                         ((uint32_t)0x000000C0U)</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca9547536f3d2f76577275964b4875e"> 1150</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_0                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac52c8d6ecad03bfe531867fa7457f2ae"> 1151</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_1                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2"> 1152</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PFCTRL                      ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7"> 1153</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_TCIE                        ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20"> 1154</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_HTIE                        ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602"> 1155</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_TEIE                        ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41"> 1156</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DMEIE                       ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e"> 1157</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_EN                          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f597f58faf86d2b78ad931079f57305"> 1160</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_ACK                         ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxCNDTR register  **************/</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62e0e1a1121885de705e618855ba83b0"> 1163</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT                            ((uint32_t)0x0000FFFFU)</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae52f0e22e621d60861143ca6027852"> 1164</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_0                          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4223f0a871ccfee403988befa42d94"> 1165</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_1                          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4766cc41262f7b530351ecc5939fc222"> 1166</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_2                          ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa43d96546fce4a436e4478a99ac0394"> 1167</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_3                          ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81412c27b9d192be6c8c251b3a750e3c"> 1168</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_4                          ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeff6beaa117fca4b6d1bbd87de34f674"> 1169</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_5                          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7533a77655a960f82d08edfd2f4bf7ee"> 1170</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_6                          ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2791b19fcf8586ffd28204bab2f2b4"> 1171</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_7                          ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d77fc0aa9e027fc906f70f8e6a4aca"> 1172</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_8                          ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b4f096ed9b7f778e5b6beec36ca9698"> 1173</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_9                          ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64a0c2548db60b344bbbda72b53089ca"> 1174</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_10                         ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e37fe0da3a0c2e6ac94f999c8455187"> 1175</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_11                         ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27c8ece8e904ef16ea45be9f7733103"> 1176</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_12                         ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f320a375482fe097d3f1579925013bb"> 1177</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_13                         ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8882d292259d683b075bf6c4e009b3ae"> 1178</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_14                         ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386a1a2048a470bed80654cd548dea65"> 1179</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_15                         ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxFCR register  ****************/</span> </div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1"> 1182</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FEIE                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56094479dc9b173b00ccfb199d8a2853"> 1183</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS                         ((uint32_t)0x00000038U)</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0cb1a99fb8265535b15fc6a428060"> 1184</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_0                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b5dd8e40fe393762866522caa0ab842"> 1185</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_1                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51558a53d17a6deeed3937c15787361c"> 1186</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_2                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9"> 1187</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_DMDIS                      ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f"> 1188</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH                        ((uint32_t)0x00000003U)</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63716e11d34bca95927671055aa63fe8"> 1189</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_0                      ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d780fc1222a183071c73e62a0524a1"> 1190</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_1                      ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">/********************  Bits definition for DMA_LISR register  *****************/</span> </div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8"> 1193</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF3                       ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10c891ee2ec333b7f87eea5886d574f"> 1194</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF3                       ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f"> 1195</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF3                       ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01fd1397b41221f5bdf6f107cb92e196"> 1196</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF3                      ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5367443a1378eef82aed62ca22763952"> 1197</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF3                       ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8"> 1198</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF2                       ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6"> 1199</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF2                       ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d540802cadde42bdd6debae5d8ab89"> 1200</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF2                       ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc7edcd7404f0dcf19a724dfad22026a"> 1201</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF2                      ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99c42b194213872753460ef9b7745213"> 1202</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF2                       ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae02aec39ded937b3ce816d3df4520d9b"> 1203</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF1                       ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04304a9f8891e325247c0aaa4c9fac72"> 1204</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF1                       ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cd826db0b9ea5544d1a93beb90f8972"> 1205</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF1                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4903814bfc12dd6193416374fbddf8c"> 1206</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF1                      ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc4fecde60c09e12f10113a156bb922"> 1207</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF1                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d"> 1208</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF0                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9"> 1209</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF0                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba"> 1210</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF0                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878"> 1211</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF0                      ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f"> 1212</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF0                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">/********************  Bits definition for DMA_HISR register  *****************/</span> </div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad20a0a5e103def436d4e329fc0888482"> 1215</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF7                       ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf535d1a3209d2e2e0e616e2d7501525d"> 1216</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF7                       ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960f094539b5afc7f9d5e45b7909afe6"> 1217</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF7                       ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39"> 1218</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF7                      ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea53385fca360f16c4474db1cf18bc1"> 1219</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF7                       ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad29468aa609150e241d9ae62c477cf45"> 1220</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF6                       ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d39c14138e9ff216c203b288137144b"> 1221</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF6                       ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c"> 1222</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF6                       ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7b58e7ba316d3fc296f4433b3e62c38"> 1223</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF6                      ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb297f94bde8d1aea580683d466ca8ca"> 1224</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF6                       ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f15eaf1dd30450d1d35ee517507321"> 1225</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF5                       ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8617bf8160d1027879ffd354e04908d9"> 1226</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF5                       ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16fb0e5d87f704c89824f961bfb7637"> 1227</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF5                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2"> 1228</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF5                      ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d62494b31bb830433ddd683f4872519"> 1229</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF5                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcce25c245499f9e62cb757e1871d973"> 1230</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF4                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba8d24329c676d70560eda0b8c1e5b0"> 1231</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF4                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9005d4b958193fbd701c879eede467c1"> 1232</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF4                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf716f1bc12ea70f49802d84fb77646e8"> 1233</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF4                      ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab90057201b1da9774308ff3fb6cfa1"> 1234</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF4                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">/********************  Bits definition for DMA_LIFCR register  ****************/</span> </div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5210736d34dc24eb9507975921233137"> 1237</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF3                     ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3"> 1238</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF3                     ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a51c601387d1ae49333d5ace8ae86ee"> 1239</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF3                     ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361"> 1240</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF3                    ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9432964145dc55af9186aea425e9963"> 1241</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF3                     ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52d6df2b5ab2b43da273a702fe139b59"> 1242</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF2                     ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa"> 1243</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF2                     ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9d761752657a3d268da5434a04c6c6a"> 1244</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF2                     ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8"> 1245</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF2                    ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0f58173c721a4cee3f3885b352fa2a3"> 1246</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF2                     ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7494c54901b8f5bcb4894d20b8cfafed"> 1247</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF1                     ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2f38b0c141a9afb3943276dacdcb969"> 1248</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF1                     ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6d8adf52567aee2969492db65d448d4"> 1249</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF1                     ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5aea54a390886f7de82e87e6dfc936"> 1250</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF1                    ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cea0049553ab806bbc956f52528c37"> 1251</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF1                     ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7a0b2cc41c63504195714614e59dc8e"> 1252</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF0                     ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f83ba08feb98240a553403d977b8d1"> 1253</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF0                     ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5824a64683ce2039260c952d989bf420"> 1254</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF0                     ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9"> 1255</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF0                    ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6b8892189f3779f7fecf529ed87c74"> 1256</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF0                     ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">/********************  Bits definition for DMA_HIFCR  register  ****************/</span> </div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8056629f4948fb236b4339e213cc69"> 1259</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF7                     ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9"> 1260</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF7                     ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ab215e0b217547745beefb65dfefdf"> 1261</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF7                     ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad70bf852fd8c24d79fcc104c950a589f"> 1262</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF7                    ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a"> 1263</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF7                     ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd88be16962491e41e586f5109014bc6"> 1264</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF6                     ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a"> 1265</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF6                     ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e01e2f6a5cd1c800321e4121f8e788"> 1266</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF6                     ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f73fa93a4e01fbf279e920eca139807"> 1267</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF6                    ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a0a7f42498f71dedae8140483b7ced"> 1268</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF6                     ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa55d19705147a6ee16effe9ec1012a72"> 1269</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF5                     ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cef7eeccd11737c1ebf5735284046cc"> 1270</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF5                     ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33394fe20a3567c8baaeb15ad9aab586"> 1271</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF5                     ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b404d9e1601cf3627cbf0163b50221"> 1272</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF5                    ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a4e90af967fa0a76c842384264e0e52"> 1273</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF5                     ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e529507a40f0dc4c16da7cc6d659db"> 1274</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF4                     ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8f0afa9a6526f7f4413766417a56be8"> 1275</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF4                     ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"> 1276</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF4                     ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d70d58a4423ac8973c30ddbc7404b44"> 1277</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF4                    ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5ea118900178d4fa2d19656c1b48ff"> 1278</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF4                     ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment">/*                    External Interrupt/Event Controller                     */</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 1287</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 1288</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 1289</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 1290</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 1291</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 1292</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 1293</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 1294</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 1295</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 1296</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 1297</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 1298</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 1299</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 1300</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 1301</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 1302</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 1303</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 1304</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 1305</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 1306</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa"> 1307</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36"> 1308</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1"> 1309</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96"> 1310</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 1313</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 1314</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 1315</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 1316</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 1317</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 1318</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 1319</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 1320</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 1321</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 1322</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 1323</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 1324</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 1325</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 1326</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 1327</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 1328</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 1329</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 1330</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 1331</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 1332</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa"> 1333</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a"> 1334</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813"> 1335</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee"> 1336</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 1339</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 1340</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 1341</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 1342</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 1343</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 1344</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 1345</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 1346</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 1347</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 1348</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 1349</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 1350</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 1351</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 1352</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 1353</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 1354</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 1355</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 1356</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 1357</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 1358</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd"> 1359</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d"> 1360</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82"> 1361</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11744e9be9f49d12b8c315ef54efda91"> 1362</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR23                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 1365</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 1366</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 1367</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 1368</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 1369</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 1370</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 1371</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 1372</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 1373</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 1374</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 1375</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 1376</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 1377</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 1378</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 1379</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 1380</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 1381</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 1382</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e"> 1383</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 1384</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477"> 1385</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826"> 1386</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e"> 1387</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b61d843ead0dd9d2d7f5fdce934726c"> 1388</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR23                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 1391</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER0                   ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 1392</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER1                   ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 1393</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER2                   ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 1394</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER3                   ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 1395</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER4                   ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 1396</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER5                   ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 1397</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER6                   ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 1398</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER7                   ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 1399</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER8                   ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 1400</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER9                   ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 1401</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER10                  ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 1402</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER11                  ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 1403</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER12                  ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 1404</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER13                  ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 1405</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER14                  ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 1406</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER15                  ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 1407</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER16                  ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 1408</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER17                  ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 1409</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER18                  ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 1410</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER19                  ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b"> 1411</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER20                  ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6"> 1412</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER21                  ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02"> 1413</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER22                  ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0d9fe21d5923032c4c8f49b15e5456"> 1414</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER23                  ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 1417</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR0                         ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 1418</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR1                         ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 1419</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR2                         ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 1420</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR3                         ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 1421</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR4                         ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 1422</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR5                         ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 1423</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR6                         ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 1424</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR7                         ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 1425</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR8                         ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 1426</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR9                         ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 1427</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR10                        ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 1428</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR11                        ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 1429</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR12                        ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 1430</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR13                        ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 1431</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR14                        ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 1432</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR15                        ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 1433</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR16                        ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 1434</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR17                        ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d"> 1435</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR18                        ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 1436</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR19                        ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32"> 1437</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR20                        ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df"> 1438</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR21                        ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07"> 1439</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR22                        ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b2845a72f30844d1b0e32e1ba843cc7"> 1440</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR23                        ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment">/*                                    FLASH                                   */</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_ACR register  *****************/</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 1448</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY                    ((uint32_t)0x0000000FU)</span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga936324709ea40109331b76849da2c8b2"> 1449</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_0WS                ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec66af244e6afb5bbf9816d7c76e1621"> 1450</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_1WS                ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b09ca8db6df455d0b8f810f8521257"> 1451</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_2WS                ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3437dcee177845a407919d3b2d9bd063"> 1452</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_3WS                ((uint32_t)0x00000003U)</span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3594f2a9e12213efe75cd7df646e1ad"> 1453</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_4WS                ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e55ca49f028a701d0c81420a6e2918"> 1454</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_5WS                ((uint32_t)0x00000005U)</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3019ff197b4fd698e9625c9abb67f4be"> 1455</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_6WS                ((uint32_t)0x00000006U)</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa164c6e6fdfcae274a84dc87ca87b95e"> 1456</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_7WS                ((uint32_t)0x00000007U)</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0"> 1458</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN                     ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711"> 1459</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_ICEN                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896"> 1460</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_DCEN                       ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923ff88475799eea9285f77f5383ced5"> 1461</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_ICRST                      ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac53d7c85551a9829014d6027d67ce6c7"> 1462</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_DCRST                      ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277876cbec14426a7a70ed6b3ead6d49"> 1463</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS              ((uint32_t)0x40023C00U)</span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7c5712edb158a725d8647c6af19544e"> 1464</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS              ((uint32_t)0x40023C03U)</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_SR register  ******************/</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 1467</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP                         ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab779aa8b88258e15c183041744a846ff"> 1468</a></span>&#160;<span class="preprocessor">#define FLASH_SR_SOP                         ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 1469</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR                      ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0"> 1470</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR                      ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd2704724528be959f82089f67e3869"> 1471</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGPERR                      ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d76ad3629a288bee0136b8b34f274f4"> 1472</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGSERR                      ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 1473</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY                         ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_CR register  ******************/</span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661"> 1476</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PG                          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0e561d67b381c4bd8714cd6a9c15f56"> 1477</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SER                         ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a"> 1478</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER                         ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4375b021000bd1acdecab7f72240f57d"> 1479</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB                         ((uint32_t)0x000000F8U)</span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9937f2386c7127f9855f68e2ec121448"> 1480</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_0                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c4abfe231ffeab3f34a97c171427b"> 1481</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_1                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c44361d3aaf062fc6b288b1d44b988"> 1482</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_2                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga417708b5b7aabfe219fb671f2955af31"> 1483</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_3                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga734972442e2704a86bfb69c5707b33a1"> 1484</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_4                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948ebea4921be9f981292b6e6733b00f"> 1485</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE                       ((uint32_t)0x00000300U)</span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbc673f47f1ed33ca4144e9eee91ad6"> 1486</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_0                     ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga196dca8b265486bf05782e6bbe81d854"> 1487</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_1                     ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 1488</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT                        ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0"> 1489</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE                       ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784"> 1490</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK                        ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_OPTCR register  ***************/</span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c1da080e341fca41ce7f7d661cc4904"> 1493</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTLOCK                 ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0858d561d4790c86b64a60204a09a3b5"> 1494</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTSTRT                 ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf842eaac29efd86925c9431a8eb99b27"> 1495</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_0               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2971824f63351f09ad3db521d6a5b212"> 1496</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_1               ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cadc42caa03753ab8733da2b957ead"> 1497</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV                 ((uint32_t)0x0000000CU)</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;</div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf38cbe85e3a2c30dbe6ccb3b3e636504"> 1499</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_WDG_SW                  ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b1ec98e521815433b3eec1e4136fd2"> 1500</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STOP               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82102d640fe1d3e6e9f9c6a3e0adb56f"> 1501</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY              ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa180c5732c34b271618aa58695c8ff5a"> 1502</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP                     ((uint32_t)0x0000FF00U)</span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd79ca0fb8dd121074f40b83b2313d12"> 1503</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_0                   ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935fe4b6ea955b3dc26110f19e894e60"> 1504</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_1                   ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02ba844244e374fe8105a7cad59ad523"> 1505</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_2                   ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844d4d62b7de476c90dd5f971f5e9041"> 1506</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_3                   ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73bffe5ebb8d12020ebf3f2875f4a709"> 1507</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_4                   ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fef54b7b6c44afcc50e4f20ba461fd"> 1508</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_5                   ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18946cdea0f463f1e5386f42986f7e67"> 1509</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_6                   ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00a8584a84d18d76e147e4873740b4d"> 1510</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_7                   ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2bbd885cff2e6c16662a014f3125e1"> 1511</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP                    ((uint32_t)0x0FFF0000U)</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga823e5c42b89e152a8394c3fa6c8811ca"> 1512</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_0                  ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d0ef7c876b297706a26dda017441f9c"> 1513</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_1                  ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c5b96918f1871febfb31a026028522"> 1514</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_2                  ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0fa51cc0e95dcc79b74f451898f634"> 1515</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_3                  ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad936542dd4c587babd790e92783d90fb"> 1516</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_4                  ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20268ac71dad90ee983642bb328e8ca"> 1517</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_5                  ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947616eac2be3f26ae1a3d748e70cac8"> 1518</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_6                  ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d248e42a97e1c852cbea42b25598e1"> 1519</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_7                  ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb38a3c5a67d67160a33d1762ed0f51f"> 1520</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_8                  ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e186dbacd1587760b167b9ae4166c5c"> 1521</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_9                  ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f22bae03f31d60f0c6aded7cd29ead"> 1522</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_10                 ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11ce7f6df6922142fc54fb8d376e239"> 1523</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_11                 ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;                                             </div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment">/******************  Bits definition for FLASH_OPTCR1 register  ***************/</span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166b108d44b55fef7da25bb1a9696d4a"> 1526</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP                    ((uint32_t)0x0FFF0000U)</span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8704f7d9b4f2ed666a36fd524200393"> 1527</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_0                  ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dbe2ea161a6b8f8f9410097b56e7f37"> 1528</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_1                  ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95055e7aee08960157182164896ab53e"> 1529</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_2                  ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga215ec5e70d6f8e9bcfc23e808720b7b5"> 1530</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_3                  ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552186f19bc88ebbceb4b20fd17fa15c"> 1531</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_4                  ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4370733a7b56759492f1af72272d086"> 1532</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_5                  ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecb61b8efdc36c40fce01e4cd1d5907"> 1533</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_6                  ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e3446bcd7be06c230bc6cbceadae5cf"> 1534</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_7                  ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97aac6b31d856505401e3bef486df10f"> 1535</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_8                  ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab067bd8ab9645c93e6acf3b839dd8d"> 1536</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_9                  ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf08f9db2b0ca30861faac54b6df672e"> 1537</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_10                 ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga244656eb3ca465d38aba14e92f8c5870"> 1538</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_11                 ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">/*                            General Purpose I/O                             */</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">/******************  Bits definition for GPIO_MODER register  *****************/</span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b64d47643f8d3c08c2be0722ff23b93"> 1546</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0                    ((uint32_t)0x00000003U)</span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 1547</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_0                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 1548</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_1                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a"> 1550</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1                    ((uint32_t)0x0000000CU)</span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 1551</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_0                  ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746"> 1552</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_1                  ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;</div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06865341707bb4dd9671ce464d99ab2c"> 1554</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2                    ((uint32_t)0x00000030U)</span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 1555</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_0                  ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665"> 1556</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_1                  ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae06c9d07a091fb64ab53d0c899a9dda5"> 1558</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3                    ((uint32_t)0x000000C0U)</span></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 1559</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_0                  ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0"> 1560</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_1                  ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52cf9361d90c863c107cdeb859bd8b41"> 1562</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4                    ((uint32_t)0x00000300U)</span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795"> 1563</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_0                  ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567"> 1564</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_1                  ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94ab55c126ff24572bbff0da5a3f360"> 1566</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5                    ((uint32_t)0x00000C00U)</span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 1567</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_0                  ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630"> 1568</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_1                  ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a85a1bb88cf8f730e0de38cb664282"> 1570</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6                    ((uint32_t)0x00003000U)</span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 1571</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_0                  ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 1572</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_1                  ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;</div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dc08ecc39bceba020d8e5949b658e0"> 1574</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7                    ((uint32_t)0x0000C000U)</span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 1575</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_0                  ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 1576</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_1                  ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;</div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac41f2174ef4444c685ea92da1258c678"> 1578</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8                    ((uint32_t)0x00030000U)</span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 1579</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_0                  ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782"> 1580</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_1                  ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d4ed9018bf72565bab1d08c476fed20"> 1582</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9                    ((uint32_t)0x000C0000U)</span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 1583</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_0                  ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df"> 1584</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_1                  ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbdb241d7bebde85d7d0b42c2f35563"> 1586</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10                   ((uint32_t)0x00300000U)</span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 1587</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_0                 ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 1588</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_1                 ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18bc295f7195fc050221287c4564474"> 1590</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11                   ((uint32_t)0x00C00000U)</span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458"> 1591</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_0                 ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263"> 1592</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_1                 ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63101c5c410b55b668ec190422dc3597"> 1594</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12                   ((uint32_t)0x03000000U)</span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 1595</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_0                 ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 1596</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_1                 ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353af246bef5dca5aadfe6fe3fd695c3"> 1598</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13                   ((uint32_t)0x0C000000U)</span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 1599</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_0                 ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e"> 1600</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_1                 ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;</div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18a722f9682045c1d2460fedf32b02b1"> 1602</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14                   ((uint32_t)0x30000000U)</span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 1603</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_0                 ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 1604</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_1                 ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;</div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefc40e6fae78c1c5c857346793f9d4c8"> 1606</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15                   ((uint32_t)0xC0000000U)</span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564"> 1607</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_0                 ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 1608</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_1                 ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">/******************  Bits definition for GPIO_OTYPER register  ****************/</span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305"> 1611</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_0                     ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f"> 1612</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_1                     ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817"> 1613</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_2                     ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361"> 1614</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_3                     ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258"> 1615</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_4                     ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d"> 1616</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_5                     ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b"> 1617</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_6                     ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e"> 1618</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_7                     ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f"> 1619</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_8                     ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa"> 1620</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_9                     ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b"> 1621</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_10                    ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7"> 1622</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_11                    ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c"> 1623</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_12                    ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8"> 1624</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_13                    ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50"> 1625</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_14                    ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb"> 1626</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_15                    ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment">/******************  Bits definition for GPIO_OSPEEDR register  ***************/</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a137cc8e566a0da86e2fd4778938a6"> 1629</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0               ((uint32_t)0x00000003U)</span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ff622f2b5941ce7202fe97a6e8c730"> 1630</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0             ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8e561180cdfcb7440a017d2aa10f59"> 1631</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1             ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aca2c7cf73dd7a08fee8ae9a675c1d5"> 1633</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1               ((uint32_t)0x0000000CU)</span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd10c0d3419e2d2fda1af77fbc28156"> 1634</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0             ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ebe740312db53a7d49ff7f78436bcb6"> 1635</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1             ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f3dd6eabaf2dee10a45718bf9214bff"> 1637</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2               ((uint32_t)0x00000030U)</span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga285b9f4328a29f624945f8fc57daab0e"> 1638</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0             ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb41ac1ecdc620a7888e9714f36611c2"> 1639</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1             ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;</div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd77104c298e2cc79608954ed8a81e6"> 1641</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3               ((uint32_t)0x000000C0U)</span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86ad8f39a6399526c2a06f5e481b7edd"> 1642</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0             ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cbbc6c634d9f64d2959bfce25e475e3"> 1643</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1             ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae993f7764c1e10e2f5022cba2a081f97"> 1645</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4               ((uint32_t)0x00000300U)</span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e6579b81f162ca8d4b8ee6690b258e9"> 1646</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0             ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56650b0113cbb5ed50903e684abfdabc"> 1647</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1             ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;</div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6e84a83dd64be450a33a67c9ba44add"> 1649</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5               ((uint32_t)0x00000C00U)</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ee63c65224da433a0f588bdd579c88d"> 1650</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0             ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9feeadb829cbfbcc7f5ff5aa614e35de"> 1651</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1             ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa153220faa507b53170bd49dcffcfc76"> 1653</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6               ((uint32_t)0x00003000U)</span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga314fae4f204824abf26545482246eb46"> 1654</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0             ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5502c629c3894c58a5e3e5e4398f92b"> 1655</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1             ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga187b9c0a07272ef24ff4e579c2c724a9"> 1657</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7               ((uint32_t)0x0000C000U)</span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa351c9cc66134dd2077fe4936e10068e"> 1658</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0             ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5824b9a56d3ab570c90c02e959f8e8a3"> 1659</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1             ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57fdec64829712f410b7099168d03335"> 1661</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8               ((uint32_t)0x00030000U)</span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00e257135823303b40c2dfe2054c72e6"> 1662</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0             ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab026b036652fcab5dbec7fcccd8ec117"> 1663</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1             ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2974e9de8b939e683976d3244f946c5"> 1665</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9               ((uint32_t)0x000C0000U)</span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga922dc2241064ba91a32163b52dc979a1"> 1666</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0             ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8958bf41efda58bc0c216496c3523a95"> 1667</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1             ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f368a4fe9f84a2a1f75127cd92de706"> 1669</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10              ((uint32_t)0x00300000U)</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad24e2db3605c0510221a5d6cc18de45d"> 1670</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0            ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0b5fe166b79464e9419092b50a216e8"> 1671</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1            ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f6fbff92ca95c7b4b49b773993af08f"> 1673</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11              ((uint32_t)0x00C00000U)</span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7413457e1249fedd60208f6d1fe66fec"> 1674</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0            ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5a0177db55f86818a42240bf188c0bc"> 1675</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1            ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;</div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9928dcdc592ee959941c97aed702a99"> 1677</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12              ((uint32_t)0x03000000U)</span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d9034e325bf95773f70a9cc94598af"> 1678</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0            ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga225f0a354cd3c2391ed922b08dbc0cae"> 1679</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1            ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d3845b5e708a7636cddf01c5a30468"> 1681</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13              ((uint32_t)0x0C000000U)</span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ce0e08aefefa639657d0ca1a169557"> 1682</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0            ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fee18398176eeceef1a6a0229d81029"> 1683</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1            ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;</div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae956b8918d07e914a3f9861de501623f"> 1685</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14              ((uint32_t)0x30000000U)</span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcec6386ada8c016b4696b853a6d1ff1"> 1686</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0            ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fb23e47faf2dd2b69a22e36c4ea56d"> 1687</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1            ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b405fe1beed00abecfb3d83b9f94b65"> 1689</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15              ((uint32_t)0xC0000000U)</span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782862d03460b05a56d3287c971aabc8"> 1690</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0            ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga929ae0a4ff8f30c45042715a73ab1ad7"> 1691</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1            ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">/******************  Bits definition for GPIO_PUPDR register  *****************/</span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d9e85c6ccb1c915142139b2fd40277"> 1694</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0                    ((uint32_t)0x00000003U)</span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6"> 1695</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54"> 1696</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;</div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fc992293f3aea2c0bfb5a04524a0f29"> 1698</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1                    ((uint32_t)0x0000000CU)</span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f"> 1699</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0                  ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7"> 1700</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1                  ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;</div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga719f6a7905af1965aeb1d22053819ea4"> 1702</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2                    ((uint32_t)0x00000030U)</span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f"> 1703</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0                  ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21"> 1704</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1                  ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;</div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaae9d69d2db60b442144cc0f7427455d"> 1706</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3                    ((uint32_t)0x000000C0U)</span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"> 1707</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0                  ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83"> 1708</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1                  ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b83340a77ca8575458294e095a1b3e"> 1710</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4                    ((uint32_t)0x00000300U)</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787"> 1711</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0                  ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e"> 1712</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1                  ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;</div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga184f05795320c61aac7d5f99875aaaf3"> 1714</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5                    ((uint32_t)0x00000C00U)</span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324"> 1715</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0                  ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3"> 1716</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1                  ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga867aff49673e9c790a7c07ffc94c9426"> 1718</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6                    ((uint32_t)0x00003000U)</span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e"> 1719</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0                  ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b"> 1720</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1                  ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa747a73c564fc74b1b7cf597b4df2e2f"> 1722</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7                    ((uint32_t)0x0000C000U)</span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b"> 1723</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0                  ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb"> 1724</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1                  ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9d14950ed3985ab81c13047ac0df81"> 1726</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8                    ((uint32_t)0x00030000U)</span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31"> 1727</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0                  ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986"> 1728</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1                  ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35b41b7cab641de2538e1e1d21562bc8"> 1730</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9                    ((uint32_t)0x000C0000U)</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537"> 1731</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0                  ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67"> 1732</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1                  ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ea3497ce2e90ac0e709e7a99088b09"> 1734</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10                   ((uint32_t)0x00300000U)</span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9"> 1735</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0                 ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335"> 1736</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1                 ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa93fd3e658c07a9daf9c8016fb4cf46"> 1738</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11                   ((uint32_t)0x00C00000U)</span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831"> 1739</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0                 ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8"> 1740</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1                 ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae4262e6f46de65ce93149a20e0d006"> 1742</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12                   ((uint32_t)0x03000000U)</span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0"> 1743</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0                 ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb"> 1744</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1                 ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ee70f61bc9df40d9b38af69f93a7e"> 1746</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13                   ((uint32_t)0x0C000000U)</span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194"> 1747</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0                 ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d"> 1748</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1                 ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;</div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62f533a38f324be7e3e68f5c0f2b3570"> 1750</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14                   ((uint32_t)0x30000000U)</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f"> 1751</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0                 ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3"> 1752</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1                 ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;</div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac266bda493b96f1200bc0f7ae05a7475"> 1754</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15                   ((uint32_t)0xC0000000U)</span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c"> 1755</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0                 ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f"> 1756</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1                 ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7691154d734ec08089eb3dc28a369726"> 1759</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_0                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b3e9ceaa683b7cbc89f2507ef0f110"> 1760</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_1                       ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf32691b8213a6b9c7ddb164bcc66af7f"> 1761</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_2                       ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172dc9a76f772c8e386ac0162e0a52fa"> 1762</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_3                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aded5247a4fa0834a311679c593fcd7"> 1763</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_4                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7bf44f34ab51218a24b6b9467e9166"> 1764</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_5                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aa5a3c8353ab0ce15d6500baf902e8b"> 1765</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_6                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeccc9232d1758570c7dd9d8733d9f5b6"> 1766</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_7                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5f3c629daa6d4dd3ace095a127f9e1"> 1767</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_8                       ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd452f85fa151363ffbf1d263185ef0d"> 1768</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_9                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff38e1078878bdd79375295e7ab829b5"> 1769</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_10                      ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c3f48e386abf1f6d97e4fb86cbaa7c"> 1770</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_11                      ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec151d78711f0274d3ab5b239884e645"> 1771</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_12                      ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6771a14a3c52f397295737e509633b05"> 1772</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_13                      ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0b8882f4473b5d65266792ed631f0bb"> 1773</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_14                      ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fa9b2bca3451f0be4560333692fb5a4"> 1774</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_15                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42386f40895bc86ff49eefe80708bbc6"> 1777</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_0                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7680b11616859cd0f462703224511fb2"> 1778</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_1                       ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae93b86fd4c1bfcfafc42bf820c17c019"> 1779</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_2                       ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fffcd41fa6347ce4b61e6abbae55c7a"> 1780</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_3                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b5f55a1f9dda2285576a276d0fb0e2"> 1781</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_4                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6723e4adf0b6b333f74e15e00a60a4db"> 1782</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_5                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202234d8f40086f6343e30597b52c838"> 1783</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_6                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c713b846aa56d5a31b2e4525d705679"> 1784</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_7                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabe9c0b33000bbfe71f107cce0af0eb2"> 1785</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_8                       ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25f53481a7575ebb0eb5477950673188"> 1786</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_9                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2817e62685ec81d3ca6674d8e75187"> 1787</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_10                      ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6022058342e528d097d2d352ccb3210c"> 1788</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_11                      ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df2c7bfa97e4536c3c112fa6dc00992"> 1789</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_12                      ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7a51e706f1931e6ac3ddd117242da23"> 1790</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_13                      ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090cea405c38fd8c48f77e561deaaa07"> 1791</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_14                      ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga527b7d78707f17edfe826be72aa59fdc"> 1792</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_15                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">/******************  Bits definition for GPIO_BSRR register  ******************/</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5"> 1795</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_0                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a"> 1796</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_1                       ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a"> 1797</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_2                       ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152"> 1798</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_3                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231"> 1799</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_4                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763"> 1800</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_5                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6"> 1801</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_6                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6"> 1802</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_7                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9"> 1803</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_8                       ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88"> 1804</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_9                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137"> 1805</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_10                      ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036"> 1806</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_11                      ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208"> 1807</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_12                      ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be"> 1808</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_13                      ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41"> 1809</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_14                      ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d"> 1810</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_15                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742"> 1811</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_0                       ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07"> 1812</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_1                       ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893"> 1813</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_2                       ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796"> 1814</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_3                       ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88"> 1815</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_4                       ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27"> 1816</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_5                       ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe"> 1817</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_6                       ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8"> 1818</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_7                       ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd"> 1819</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_8                       ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58"> 1820</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_9                       ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef"> 1821</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_10                      ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9"> 1822</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_11                      ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff"> 1823</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_12                      ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af"> 1824</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_13                      ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1"> 1825</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_14                      ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544"> 1826</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_15                      ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">/****************** Bit definition for GPIO_LCKR register *********************/</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f"> 1829</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a"> 1830</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1                       ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de"> 1831</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2                       ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402"> 1832</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5"> 1833</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18"> 1834</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7"> 1835</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4"> 1836</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404"> 1837</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8                       ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea"> 1838</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812"> 1839</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10                      ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab"> 1840</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11                      ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508"> 1841</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12                      ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5"> 1842</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13                      ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee"> 1843</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14                      ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04"> 1844</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9"> 1845</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK                       ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment">/*                      Inter-integrated Circuit Interface                    */</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 1853</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PE                          ((uint32_t)0x00000001U)     </span></div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc"> 1854</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBUS                       ((uint32_t)0x00000002U)     </span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9"> 1855</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBTYPE                     ((uint32_t)0x00000008U)     </span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac"> 1856</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENARP                       ((uint32_t)0x00000010U)     </span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42"> 1857</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENPEC                       ((uint32_t)0x00000020U)     </span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912"> 1858</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENGC                        ((uint32_t)0x00000040U)     </span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 1859</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_NOSTRETCH                   ((uint32_t)0x00000080U)     </span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143"> 1860</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_START                       ((uint32_t)0x00000100U)     </span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223"> 1861</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_STOP                        ((uint32_t)0x00000200U)     </span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d"> 1862</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ACK                         ((uint32_t)0x00000400U)     </span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3"> 1863</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_POS                         ((uint32_t)0x00000800U)     </span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12"> 1864</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PEC                         ((uint32_t)0x00001000U)     </span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c"> 1865</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ALERT                       ((uint32_t)0x00002000U)     </span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 1866</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SWRST                       ((uint32_t)0x00008000U)     </span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7"> 1869</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ                        ((uint32_t)0x0000003FU)     </span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23"> 1870</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_0                      ((uint32_t)0x00000001U)     </span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c"> 1871</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_1                      ((uint32_t)0x00000002U)     </span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845"> 1872</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_2                      ((uint32_t)0x00000004U)     </span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d"> 1873</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_3                      ((uint32_t)0x00000008U)     </span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386"> 1874</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_4                      ((uint32_t)0x00000010U)     </span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20"> 1875</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_5                      ((uint32_t)0x00000020U)     </span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974"> 1877</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITERREN                     ((uint32_t)0x00000100U)     </span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2"> 1878</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITEVTEN                     ((uint32_t)0x00000200U)     </span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a"> 1879</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITBUFEN                     ((uint32_t)0x00000400U)     </span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69"> 1880</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_DMAEN                       ((uint32_t)0x00000800U)     </span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609"> 1881</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_LAST                        ((uint32_t)0x00001000U)     </span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864"> 1884</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD1_7                     ((uint32_t)0x000000FEU)     </span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1"> 1885</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD8_9                     ((uint32_t)0x00000300U)     </span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7"> 1887</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD0                       ((uint32_t)0x00000001U)     </span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769"> 1888</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD1                       ((uint32_t)0x00000002U)     </span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3"> 1889</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD2                       ((uint32_t)0x00000004U)     </span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b"> 1890</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD3                       ((uint32_t)0x00000008U)     </span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97"> 1891</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD4                       ((uint32_t)0x00000010U)     </span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca"> 1892</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD5                       ((uint32_t)0x00000020U)     </span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca"> 1893</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD6                       ((uint32_t)0x00000040U)     </span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c"> 1894</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD7                       ((uint32_t)0x00000080U)     </span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264"> 1895</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD8                       ((uint32_t)0x00000100U)     </span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430"> 1896</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD9                       ((uint32_t)0x00000200U)     </span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639"> 1898</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADDMODE                    ((uint32_t)0x00008000U)     </span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94"> 1901</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_ENDUAL                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4"> 1902</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_ADD2                       ((uint32_t)0x000000FEU)        </span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5"> 1905</a></span>&#160;<span class="preprocessor">#define  I2C_DR_DR                           ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4"> 1908</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_SB                          ((uint32_t)0x00000001U)     </span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d"> 1909</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ADDR                        ((uint32_t)0x00000002U)     </span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1"> 1910</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_BTF                         ((uint32_t)0x00000004U)     </span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d"> 1911</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ADD10                       ((uint32_t)0x00000008U)     </span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c"> 1912</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_STOPF                       ((uint32_t)0x00000010U)     </span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5"> 1913</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_RXNE                        ((uint32_t)0x00000040U)     </span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7"> 1914</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_TXE                         ((uint32_t)0x00000080U)     </span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227"> 1915</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_BERR                        ((uint32_t)0x00000100U)     </span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2"> 1916</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ARLO                        ((uint32_t)0x00000200U)     </span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88"> 1917</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_AF                          ((uint32_t)0x00000400U)     </span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4"> 1918</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_OVR                         ((uint32_t)0x00000800U)     </span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71"> 1919</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_PECERR                      ((uint32_t)0x00001000U)     </span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9"> 1920</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_TIMEOUT                     ((uint32_t)0x00004000U)     </span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c"> 1921</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_SMBALERT                    ((uint32_t)0x00008000U)     </span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d"> 1924</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_MSL                         ((uint32_t)0x00000001U)     </span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179"> 1925</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_BUSY                        ((uint32_t)0x00000002U)     </span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca"> 1926</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_TRA                         ((uint32_t)0x00000004U)     </span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab"> 1927</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_GENCALL                     ((uint32_t)0x00000010U)     </span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe"> 1928</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_SMBDEFAULT                  ((uint32_t)0x00000020U)     </span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80"> 1929</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_SMBHOST                     ((uint32_t)0x00000040U)     </span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798"> 1930</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_DUALF                       ((uint32_t)0x00000080U)     </span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732"> 1931</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_PEC                         ((uint32_t)0x0000FF00U)     </span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"> 1934</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_CCR                         ((uint32_t)0x00000FFFU)     </span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5"> 1935</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_DUTY                        ((uint32_t)0x00004000U)     </span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def"> 1936</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_FS                          ((uint32_t)0x00008000U)     </span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218"> 1939</a></span>&#160;<span class="preprocessor">#define  I2C_TRISE_TRISE                     ((uint32_t)0x0000003FU)     </span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_FLTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe4c34d459e53d73c92e0a6fd383795"> 1942</a></span>&#160;<span class="preprocessor">#define  I2C_FLTR_DNF                        ((uint32_t)0x0000000FU)     </span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f312cebb37d3e5d0a690dc6fda86f32"> 1943</a></span>&#160;<span class="preprocessor">#define  I2C_FLTR_ANOFF                      ((uint32_t)0x00000010U)     </span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="comment">/*        Fast Mode Plus Inter-integrated Circuit Interface (I2C)             */</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e038a939ff4314c2555e4dd28e9fe04"> 1951</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_PE                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f8b11cc30ef6fe3a949b8bb54e5bc5"> 1952</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_TXIE                      ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04304d426497fd2a9bde5a58137ced45"> 1953</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_RXIE                      ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66ac0b169ece4d11a121f0585b011d90"> 1954</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_ADDRIE                    ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b9649f94b686fb9ca61ef9b59b1823"> 1955</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_NACKIE                    ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga063c7be10fc38bb5136c8da9336d0b00"> 1956</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_STOPIE                    ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga093815cadbb677d384220dbd7d77a94b"> 1957</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_TCIE                      ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37875df6a78049fa3dc089491ca0fa14"> 1958</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_ERRIE                     ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8a856f7d491b52229ca70020114dc2c"> 1959</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_DFN                       ((uint32_t)0x00000F00U)        </span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b0aecccef35e0139c1995c75fcb4d"> 1960</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_ANFOFF                    ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab59bc27e193c64a34e8fbfeae393bf1c"> 1961</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_SWRST                     ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab782ca617fe34d2e9256870b7ef0be2d"> 1962</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_TXDMAEN                   ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcefa3666a5b92075f8a51ebeebc05dc"> 1963</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_RXDMAEN                   ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd787f252ea560fbf8b298c78d40814"> 1964</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_SBC                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d4324218a7898147d893a707bc7d4f2"> 1965</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_NOSTRETCH                 ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga673afe38f7bd57c3a6862c9381ac8c92"> 1966</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_WUPEN                     ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90575734ec19b8c795aa50d0aae759b8"> 1967</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_GCEN                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03923dd75fb64e0dc414b6ef699826d3"> 1968</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_SMBHEN                    ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga676b9e5aeab15710df855adaaa2cba70"> 1969</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_SMBDEN                    ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7ae38e1d14b467c5776bf97453e0f03"> 1970</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_ALERTEN                   ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c93fc40dec2b4cae8e8e2d0b617646"> 1971</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_PECEN                     ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94eb64c93bc79221567d0f77fa8cc01"> 1974</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_SADD                      ((uint32_t)0x000003FFU)        </span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f12d1f30a135f257fed9a56c4470a1c"> 1975</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_RD_WRN                    ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf86d37942129f6c86746fb9a3e1b06a6"> 1976</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_ADD10                     ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab826a51b6e451d8a35ebc4af9bdecdc1"> 1977</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_HEAD10R                   ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f919b3ce50f0ed216c83424cd3f996"> 1978</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_START                     ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dc90c5fd133449e804c282ab7cf71c2"> 1979</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_STOP                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2595395db2d8cff85b42c4f268c35c2"> 1980</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_NACK                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6814ae88b0db22c2b6f18b17242dbb9e"> 1981</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_NBYTES                    ((uint32_t)0x00FF0000U)        </span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8d5e3dc995c702801e56b92f8ddad8"> 1982</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_RELOAD                    ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4333cfef358d8fe8bcd46b5c0edf61b2"> 1983</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_AUTOEND                   ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38ab070103747df529b237c2747917c7"> 1984</a></span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_PECBYTE                   ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1272f4b9ea9d875d932a42085b2316e7"> 1987</a></span>&#160;<span class="preprocessor">#define  FMPI2C_OAR1_OA1                      ((uint32_t)0x000003FFU)        </span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3682a4849f36a491bc562fbe77446b74"> 1988</a></span>&#160;<span class="preprocessor">#define  FMPI2C_OAR1_OA1MODE                  ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacfe33057fad6c7f46935ce4d75e16b1"> 1989</a></span>&#160;<span class="preprocessor">#define  FMPI2C_OAR1_OA1EN                    ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58beb12b2da966598dc1e56e4c5b79ac"> 1992</a></span>&#160;<span class="preprocessor">#define  FMPI2C_OAR2_OA2                      ((uint32_t)0x000000FEU)        </span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a49f2eed820cf71cccbf13b3c1e173"> 1993</a></span>&#160;<span class="preprocessor">#define  FMPI2C_OAR2_OA2MSK                   ((uint32_t)0x00000700U)        </span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6784eb712e9d12b2933ec8dce4a8feb1"> 1994</a></span>&#160;<span class="preprocessor">#define  FMPI2C_OAR2_OA2EN                    ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98e18d359ee31ba516293a894e8e1819"> 1997</a></span>&#160;<span class="preprocessor">#define  FMPI2C_TIMINGR_SCLL                  ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaabedf2aae941addf1e0d04a6e1e01fb"> 1998</a></span>&#160;<span class="preprocessor">#define  FMPI2C_TIMINGR_SCLH                  ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6d3654184a1f4d02e46438e84c245a2"> 1999</a></span>&#160;<span class="preprocessor">#define  FMPI2C_TIMINGR_SDADEL                ((uint32_t)0x000F0000U)        </span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55363061e0543a988828e060fba87f52"> 2000</a></span>&#160;<span class="preprocessor">#define  FMPI2C_TIMINGR_SCLDEL                ((uint32_t)0x00F00000U)        </span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8af9e5b88854ece8e9b02c4e9d65f8"> 2001</a></span>&#160;<span class="preprocessor">#define  FMPI2C_TIMINGR_PRESC                 ((uint32_t)0xF0000000U)        </span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor"></span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76538aba7e8ce6b001363281def3aabd"> 2004</a></span>&#160;<span class="preprocessor">#define  FMPI2C_TIMEOUTR_TIMEOUTA             ((uint32_t)0x00000FFFU)        </span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6693fe94dea75e10713e61946a0f274b"> 2005</a></span>&#160;<span class="preprocessor">#define  FMPI2C_TIMEOUTR_TIDLE                ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f4bb7d6e7be042b4d099d5259d9ae82"> 2006</a></span>&#160;<span class="preprocessor">#define  FMPI2C_TIMEOUTR_TIMOUTEN             ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc282b70d313ee7c6f28e500e2fb6107"> 2007</a></span>&#160;<span class="preprocessor">#define  FMPI2C_TIMEOUTR_TIMEOUTB             ((uint32_t)0x0FFF0000U)        </span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7a38484856a35f2009098b306de618"> 2008</a></span>&#160;<span class="preprocessor">#define  FMPI2C_TIMEOUTR_TEXTEN               ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ISR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58cbee59a489a0cbc273dab605206cbf"> 2011</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_TXE                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b31e65661cc846c551c0d488d6aa689"> 2012</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_TXIS                      ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab34eb8cb9bfa45b6c2cc118cd511aa1d"> 2013</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_RXNE                      ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga474a4e5a343c32d60ad15a7411667788"> 2014</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_ADDR                      ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2a3ee43c23331ce72ef579641c5ee6"> 2015</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_NACKF                     ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f496efeee126c6e67db214497aa0a6"> 2016</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_STOPF                     ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19277a061b0efb4f97ad2fc926ddb980"> 2017</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_TC                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647069988dc38a9fb63eea9a1bcea58d"> 2018</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_TCR                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24be9d7a81eda326ba69feff7d4723a7"> 2019</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_BERR                      ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6244bfbada699d6d6ec8625849626723"> 2020</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_ARLO                      ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3a4d094615dda254666163a757c130"> 2021</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_OVR                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe8fd1e03167588aac5c90bc8ba14fd"> 2022</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_PECERR                    ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a48fd52690f7bfbc6f234c63434f26"> 2023</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_TIMEOUT                   ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea37cd15425d2cced2c902571d435b15"> 2024</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_ALERT                     ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6490718615f11dce75d48b7bcc825661"> 2025</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_BUSY                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d5dc4fe4425f7740bf8b79f25ca31da"> 2026</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_DIR                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad70746b97fcbe84205ef02464a284f25"> 2027</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_ADDCODE                   ((uint32_t)0x00FE0000U)        </span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ICR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d75d7784ca33ee8753462500f1187f9"> 2030</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_ADDRCF                    ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac70a63f9b671eee7e3a81686c1f5ed68"> 2031</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_NACKCF                    ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe2cd91e854126ce4c5daffbc5b2095b"> 2032</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_STOPCF                    ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga115c3441a24e8abfc333481a059e138d"> 2033</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_BERRCF                    ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd72fb4af92c373f7ddb58e5a2ccbd63"> 2034</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_ARLOCF                    ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2df4733ce39bdc36fc48b27401ab26"> 2035</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_OVRCF                     ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5c54f382efd5e4ea12773b5039f0a02"> 2036</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_PECCF                     ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2f4151575ac8db2ae9a2c7c9b9fc0c9"> 2037</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_TIMOUTCF                  ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01679a81bc0aafcd4ad3bb9b6a085ed1"> 2038</a></span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_ALERTCF                   ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_PECR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab81b7c7087a8dfca904ec1e09aeacd1"> 2041</a></span>&#160;<span class="preprocessor">#define  FMPI2C_PECR_PEC                      ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c2bc43e3a2fa00772bbd2aa5b61798"> 2044</a></span>&#160;<span class="preprocessor">#define  FMPI2C_RXDR_RXDATA                   ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TXDR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc1869239a92498c5a0822f5f8bee17"> 2047</a></span>&#160;<span class="preprocessor">#define  FMPI2C_TXDR_TXDATA                   ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">/*                           Independent WATCHDOG                             */</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 2055</a></span>&#160;<span class="preprocessor">#define  IWDG_KR_KEY                         ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 2058</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR                          ((uint32_t)0x07U)               </span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 2059</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_0                        ((uint32_t)0x01U)               </span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 2060</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_1                        ((uint32_t)0x02U)               </span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 2061</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_2                        ((uint32_t)0x04U)               </span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 2064</a></span>&#160;<span class="preprocessor">#define  IWDG_RLR_RL                         ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 2067</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_PVU                         ((uint32_t)0x01U)               </span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 2068</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_RVU                         ((uint32_t)0x02U)               </span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="comment">/*                             Power Control                                  */</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66"> 2077</a></span>&#160;<span class="preprocessor">#define  PWR_CR_LPDS                         ((uint32_t)0x00000001U)     </span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115"> 2078</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PDDS                         ((uint32_t)0x00000002U)     </span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7"> 2079</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CWUF                         ((uint32_t)0x00000004U)     </span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 2080</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CSBF                         ((uint32_t)0x00000008U)     </span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5"> 2081</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PVDE                         ((uint32_t)0x00000010U)     </span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435"> 2083</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS                          ((uint32_t)0x000000E0U)     </span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e"> 2084</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_0                        ((uint32_t)0x00000020U)     </span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623"> 2085</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_1                        ((uint32_t)0x00000040U)     </span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52"> 2086</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2                        ((uint32_t)0x00000080U)     </span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216"> 2089</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV0                     ((uint32_t)0x00000000U)     </span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818"> 2090</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV1                     ((uint32_t)0x00000020U)     </span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e"> 2091</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV2                     ((uint32_t)0x00000040U)     </span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174"> 2092</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV3                     ((uint32_t)0x00000060U)     </span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85"> 2093</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV4                     ((uint32_t)0x00000080U)     </span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2"> 2094</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV5                     ((uint32_t)0x000000A0U)     </span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 2095</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV6                     ((uint32_t)0x000000C0U)     </span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b"> 2096</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV7                     ((uint32_t)0x000000E0U)     </span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 2098</a></span>&#160;<span class="preprocessor">#define  PWR_CR_DBP                          ((uint32_t)0x00000100U)     </span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002"> 2099</a></span>&#160;<span class="preprocessor">#define  PWR_CR_FPDS                         ((uint32_t)0x00000200U)     </span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495"> 2100</a></span>&#160;<span class="preprocessor">#define  PWR_CR_LPLVDS                       ((uint32_t)0x00000400U)     </span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e8c390899e9e836f1c52d90b64488d"> 2101</a></span>&#160;<span class="preprocessor">#define  PWR_CR_MRLVDS                       ((uint32_t)0x00000800U)     </span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga977b89f2739e32b704194a6995d3d33d"> 2102</a></span>&#160;<span class="preprocessor">#define  PWR_CR_ADCDC1                       ((uint32_t)0x00002000U)     </span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030"> 2104</a></span>&#160;<span class="preprocessor">#define  PWR_CR_VOS                          ((uint32_t)0x0000C000U)     </span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59"> 2105</a></span>&#160;<span class="preprocessor">#define  PWR_CR_VOS_0                        ((uint32_t)0x00004000U)     </span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4"> 2106</a></span>&#160;<span class="preprocessor">#define  PWR_CR_VOS_1                        ((uint32_t)0x00008000U)     </span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a4454070b891307e331c97d342e35db"> 2108</a></span>&#160;<span class="preprocessor">#define  PWR_CR_FMSSR                        ((uint32_t)0x00100000U)     </span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36967ef7baeaedfc30f125092ee59b30"> 2109</a></span>&#160;<span class="preprocessor">#define  PWR_CR_FISSR                        ((uint32_t)0x00200000U)     </span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56b78f2f76a841d2e8ddd56299b8d3e2"> 2111</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PMODE                        PWR_CR_VOS</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 2114</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_WUF                         ((uint32_t)0x00000001U)     </span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 2115</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_SBF                         ((uint32_t)0x00000002U)     </span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c"> 2116</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_PVDO                        ((uint32_t)0x00000004U)     </span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga939410de980c5bc297ff04bcf30875cc"> 2117</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_BRR                         ((uint32_t)0x00000008U)     </span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580"> 2118</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_EWUP                        ((uint32_t)0x00000100U)     </span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f99becaceb185431dbf46fb22718d0a"> 2119</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_BRE                         ((uint32_t)0x00000200U)     </span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695"> 2120</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_VOSRDY                      ((uint32_t)0x00004000U)     </span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017220a84cc5ab813eee18edd6309827"> 2123</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_REGRDY                      PWR_CSR_VOSRDY</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="comment">/*                         Reset and Clock Control                            */</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 2131</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSION                        ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 2132</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSIRDY                       ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;</div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70"> 2134</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM                      ((uint32_t)0x000000F8U)</span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb"> 2135</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_0                    ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c"> 2136</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_1                    ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5"> 2137</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_2                    ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9"> 2138</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_3                    ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1"> 2139</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_4                    ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3"> 2141</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL                       ((uint32_t)0x0000FF00U)</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a"> 2142</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_0                     ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08"> 2143</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_1                     ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f"> 2144</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_2                     ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12"> 2145</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_3                     ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50"> 2146</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_4                     ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87"> 2147</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_5                     ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7"> 2148</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_6                     ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29"> 2149</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_7                     ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 2151</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSEON                        ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 2152</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSERDY                       ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 2153</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSEBYP                       ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 2154</a></span>&#160;<span class="preprocessor">#define  RCC_CR_CSSON                        ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 2155</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLON                        ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 2156</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLRDY                       ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">/********************  Bit definition for RCC_PLLCFGR register  ***************/</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1"> 2159</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM                    ((uint32_t)0x0000003FU)</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01"> 2160</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_0                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10"> 2161</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_1                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6"> 2162</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_2                  ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c"> 2163</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_3                  ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898"> 2164</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_4                  ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225"> 2165</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_5                  ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;</div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a"> 2167</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN                     ((uint32_t)0x00007FC0U)</span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c"> 2168</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_0                   ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3"> 2169</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_1                   ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3"> 2170</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_2                   ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365"> 2171</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_3                   ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475"> 2172</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_4                   ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab"> 2173</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_5                   ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39"> 2174</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_6                   ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df4b12cec2263d6acec32015035fe54"> 2175</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_7                   ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff473b6dc417ef6fa361017b2f107c06"> 2176</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_8                   ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;</div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d"> 2178</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLP                    ((uint32_t)0x00030000U)</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd"> 2179</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLP_0                  ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73"> 2180</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLP_1                  ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;</div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e"> 2182</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLSRC                  ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587"> 2183</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLSRC_HSE              ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7"> 2184</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLSRC_HSI              ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;</div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1"> 2186</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ                    ((uint32_t)0x0F000000U)</span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451"> 2187</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_0                  ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00"> 2188</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_1                  ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6"> 2189</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_2                  ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5"> 2190</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_3                  ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;</div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050"> 2192</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLR                    ((uint32_t)0x70000000U)</span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e"> 2193</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLR_0                  ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f"> 2194</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLR_1                  ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c459dbcfa99d3854861a87cdcf75a39"> 2195</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLR_2                  ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 2198</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW                         ((uint32_t)0x00000003U)        </span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 2199</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 2200</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 2202</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSI                     ((uint32_t)0x00000000U)        </span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 2203</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSE                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487"> 2204</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_PLL                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 2207</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS                        ((uint32_t)0x0000000CU)        </span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 2208</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_0                      ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 2209</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_1                      ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 2211</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSI                    ((uint32_t)0x00000000U)        </span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 2212</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSE                    ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c"> 2213</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_PLL                    ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 2216</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE                       ((uint32_t)0x000000F0U)        </span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 2217</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_0                     ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 2218</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_1                     ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 2219</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_2                     ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 2220</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_3                     ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 2222</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV1                  ((uint32_t)0x00000000U)        </span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 2223</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV2                  ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 2224</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV4                  ((uint32_t)0x00000090U)        </span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 2225</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV8                  ((uint32_t)0x000000A0U)        </span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 2226</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV16                 ((uint32_t)0x000000B0U)        </span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 2227</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV64                 ((uint32_t)0x000000C0U)        </span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 2228</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV128                ((uint32_t)0x000000D0U)        </span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 2229</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV256                ((uint32_t)0x000000E0U)        </span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0"> 2230</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV512                ((uint32_t)0x000000F0U)        </span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b9ef1e8691a7701dd662207f6ebe45"> 2233</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1EN                     ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ce755abd1e7d61821526edfb0c010a"> 2236</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2EN                     ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 2239</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1                      ((uint32_t)0x00001C00U)        </span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 2240</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_0                    ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 2241</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_1                    ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 2242</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_2                    ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 2244</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV1                 ((uint32_t)0x00000000U)        </span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 2245</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV2                 ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 2246</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV4                 ((uint32_t)0x00001400U)        </span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 2247</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV8                 ((uint32_t)0x00001800U)        </span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f"> 2248</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV16                ((uint32_t)0x00001C00U)        </span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 2251</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2                      ((uint32_t)0x0000E000U)        </span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 2252</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_0                    ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 2253</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_1                    ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 2254</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_2                    ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 2256</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV1                 ((uint32_t)0x00000000U)        </span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 2257</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV2                 ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 2258</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV4                 ((uint32_t)0x0000A000U)        </span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 2259</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV8                 ((uint32_t)0x0000C000U)        </span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9"> 2260</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV16                ((uint32_t)0x0000E000U)        </span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83"> 2263</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE                     ((uint32_t)0x001F0000U)</span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d"> 2264</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_0                   ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4"> 2265</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_1                   ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb"> 2266</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_2                   ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41"> 2267</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_3                   ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a"> 2268</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_4                   ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;</div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4"> 2271</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1                       ((uint32_t)0x00600000U)</span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe73b3ad484eeecfa1556021677ecf4a"> 2272</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1_0                     ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7e8d1da534f052ce835f06227a9b7a"> 2273</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1_1                     ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;</div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23171ca70972a106109a6e0804385ec5"> 2275</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE                    ((uint32_t)0x07000000U)</span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e"> 2276</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE_0                  ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092"> 2277</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE_1                  ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e"> 2278</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE_2                  ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;</div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae387252f29b6f98cc1fffc4fa0719b6e"> 2280</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE                    ((uint32_t)0x38000000U)</span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83dfcd5a1ce89869c82723f7eb9223ed"> 2281</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE_0                  ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8d7cb746efc7511fa97ddfef2df793"> 2282</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE_1                  ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8773dfae91e6576d490fbee4aa2a639"> 2283</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE_2                  ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;</div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022248a1167714f4d847b89243dc5244"> 2285</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2                       ((uint32_t)0xC0000000U)</span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd"> 2286</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2_0                     ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a"> 2287</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2_1                     ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment">/********************  Bit definition for RCC_CIR register  *******************/</span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 2290</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYF                     ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe"> 2291</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYF                     ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163"> 2292</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYF                     ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6"> 2293</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYF                     ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec"> 2294</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYF                     ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;</div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f"> 2296</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSF                        ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56"> 2297</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYIE                    ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 2298</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYIE                    ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580"> 2299</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYIE                    ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11"> 2300</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYIE                    ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 2301</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYIE                    ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;</div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704"> 2303</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYC                     ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa"> 2304</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYC                     ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2"> 2305</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYC                     ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238"> 2306</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYC                     ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396"> 2307</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYC                     ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f"> 2309</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSC                        ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1RSTR register  **************/</span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c171937e46c2b9a58f16ee82010509e"> 2312</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOARST               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e60d32cb67768339fc47a2ba11b7a97"> 2313</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOBRST               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef"> 2314</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOCRST               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga587e3e32701cbd127d2afb19b9bff5fd"> 2315</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOHRST               ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94f45f591e5e217833c6ab36a958543b"> 2316</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_CRCRST                 ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0"> 2317</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_DMA1RST                ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b"> 2318</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_DMA2RST                ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396684d8bdf0072943d8f325a8a547ea"> 2319</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_RNGRST                 ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1RSTR register  **************/</span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552"> 2322</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM5RST                ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383"> 2323</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM6RST                ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b977a38a14a40073d7855a5439af69"> 2324</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_LPTIM1RST              ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 2325</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_WWDGRST                ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea"> 2326</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_SPI2RST                ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5"> 2327</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USART2RST              ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93"> 2328</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C1RST                ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3"> 2329</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C2RST                ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7aa10696951f7b50d50809795ba423f"> 2330</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_FMPI2C1RST             ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 2331</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_PWRRST                 ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564"> 2332</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_DACRST                 ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2RSTR register  **************/</span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6"> 2335</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM1RST                ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 2336</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_USART1RST              ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178"> 2337</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_USART6RST              ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67"> 2338</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_ADCRST                 ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb"> 2339</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI1RST                ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d"> 2340</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SYSCFGRST              ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af"> 2341</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM9RST                ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c"> 2342</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM11RST               ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a739f8154dffb6b14aa3338de8d2cfe"> 2343</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI5RST                ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1ENR register  ***************/</span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5"> 2346</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOAEN                 ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5"> 2347</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOBEN                 ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733"> 2348</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOCEN                 ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6"> 2349</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOHEN                 ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3d41f31401e812f839defee241df83"> 2350</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_CRCEN                   ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba"> 2351</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_DMA1EN                  ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d"> 2352</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_DMA2EN                  ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab097ac91b1a7be25fdefd39c1e254b6a"> 2353</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_RNGEN                   ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1ENR register  ***************/</span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4"> 2356</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM5EN                  ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c"> 2357</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM6EN                  ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96545470b7558c4d833f1811b683f5fd"> 2358</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_LPTIM1EN                ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7f158cc8c230ef35d960e3d56da51e"> 2359</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_RTCAPBEN                ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 2360</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_WWDGEN                  ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be"> 2361</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_SPI2EN                  ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d"> 2362</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USART2EN                ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 2363</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C1EN                  ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6"> 2364</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C2EN                  ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb69291c935ca12f8dc741b0f893677"> 2365</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_FMPI2C1EN               ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 2366</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_PWREN                   ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132"> 2367</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_DACEN                   ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2ENR register  ***************/</span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc"> 2370</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM1EN                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 2371</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_USART1EN                ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459"> 2372</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_USART6EN                ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 2373</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC1EN                  ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f"> 2374</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI1EN                  ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"> 2375</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SYSCFGEN                ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaf1299a791ca8a0a6b310a27fc775ca"> 2376</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_EXTITEN                 ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065"> 2377</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM9EN                  ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188"> 2378</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM11EN                 ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03ceeb67bbc312dedb16ca516e0d1ea"> 2379</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI5EN                  ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1LPENR register  *************/</span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb"> 2382</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOALPEN             ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545"> 2383</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOBLPEN             ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1"> 2384</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOCLPEN             ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9"> 2385</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOHLPEN             ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7333e14b5ccf6d608232ea52a10f7052"> 2386</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_CRCLPEN               ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378f6e2ad9fef59f28db829d2074e796"> 2387</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_FLITFLPEN             ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cd1fbd9113809a6a3c904617647219c"> 2388</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_SRAM1LPEN             ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77"> 2389</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_DMA1LPEN              ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207"> 2390</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_DMA2LPEN              ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a5f9719a9cf3b5e5bb69db1bde915c"> 2391</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_RNGLPEN               ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1LPENR register  *************/</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9"> 2394</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM5LPEN              ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89"> 2395</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM6LPEN              ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe553b52172fc5c5423f5d5e11a145f0"> 2396</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_LPTIM1LPEN            ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae7ae503f901be3be5fd64bc46be851"> 2397</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_RTCAPBLPEN            ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b"> 2398</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_WWDGLPEN              ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb"> 2399</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_SPI2LPEN              ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671"> 2400</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_USART2LPEN            ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7"> 2401</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_I2C1LPEN              ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637"> 2402</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_I2C2LPEN              ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677c5564f3a3ddde8b43e8fab100efff"> 2403</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_FMPI2C1LPEN           ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4"> 2404</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_PWRLPEN               ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4"> 2405</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_DACLPEN               ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2LPENR register  *************/</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd"> 2408</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM1LPEN              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98"> 2409</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_USART1LPEN            ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d"> 2410</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_USART6LPEN            ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab"> 2411</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_ADC1LPEN              ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa"> 2412</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SPI1LPEN              ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e"> 2413</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SYSCFGLPEN            ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3552f8e5606df7790bd2bbfe77607f49"> 2414</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_EXTITLPEN             ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1"> 2415</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM9LPEN              ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94"> 2416</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM11LPEN             ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga328b8ccda77ab9f0ce965888646df17c"> 2417</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SPI5LPEN              ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment">/********************  Bit definition for RCC_BDCR register  ******************/</span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead"> 2420</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEON                      ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c"> 2421</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSERDY                     ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0"> 2422</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEBYP                     ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe360ffbda460aef12c42651a2b17583"> 2423</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEMOD                     ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;</div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40"> 2425</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL                    ((uint32_t)0x00000300U)</span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 2426</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_0                  ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4"> 2427</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_1                  ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;</div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53"> 2429</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCEN                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 2430</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_BDRST                      ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="comment">/********************  Bit definition for RCC_CSR register  *******************/</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 2433</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSION                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 2434</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSIRDY                      ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 2435</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_RMVF                        ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39"> 2436</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_BORRSTF                     ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf600bc53fc80265347f6c76c6b8b728a"> 2437</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PADRSTF                     ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 2438</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PORRSTF                     ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 2439</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_SFTRSTF                     ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1507e79ffc475547f2a9c9238965b57f"> 2440</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_WDGRSTF                     ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 2441</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_WWDGRSTF                    ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 2442</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LPWRRSTF                    ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="comment">/********************  Bit definition for RCC_SSCGR register  *****************/</span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c"> 2445</a></span>&#160;<span class="preprocessor">#define  RCC_SSCGR_MODPER                    ((uint32_t)0x00001FFFU)</span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f801e25eb841262467f54e7325b7806"> 2446</a></span>&#160;<span class="preprocessor">#define  RCC_SSCGR_INCSTEP                   ((uint32_t)0x0FFFE000U)</span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392689f6486224a7f19d7ad0cd195687"> 2447</a></span>&#160;<span class="preprocessor">#define  RCC_SSCGR_SPREADSEL                 ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8885c04bcb786b89e26f066f4ccf06e0"> 2448</a></span>&#160;<span class="preprocessor">#define  RCC_SSCGR_SSCGEN                    ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment">/********************  Bit definition for RCC_DCKCFGR register  ***************/</span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78cc4107f023df9a3168daf04ba1c2da"> 2451</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_TIMPRE                  ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f8f3d3ae3a6535634701ec93d4d4bc0"> 2452</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_I2SSRC                  ((uint32_t)0x06000000U)</span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae0f89edd4d326b8b3da43573b87594"> 2453</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_I2SSRC_0                ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed0352ec0b0fdf801f1a54686a5034a2"> 2454</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_I2SSRC_1                ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="comment">/********************  Bit definition for RCC_CKGATENR register  **************/</span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8e96c71c8ed3358d0920c8929438581"> 2457</a></span>&#160;<span class="preprocessor">#define  RCC_CKGATENR_AHB2APB1_CKEN          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c146a60c73ceb8119cdf72b5518e84f"> 2458</a></span>&#160;<span class="preprocessor">#define  RCC_CKGATENR_AHB2APB2_CKEN          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b23fb972f0561fd83a70d3178cfef55"> 2459</a></span>&#160;<span class="preprocessor">#define  RCC_CKGATENR_CM4DBG_CKEN            ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0674fe372bd09ab86d7bcb6a1660a0"> 2460</a></span>&#160;<span class="preprocessor">#define  RCC_CKGATENR_SPARE_CKEN             ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2992f7bb38d57da7a61edbe131d3f444"> 2461</a></span>&#160;<span class="preprocessor">#define  RCC_CKGATENR_SRAM_CKEN              ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d3888e31dedd26d8bedecfb21d35bb"> 2462</a></span>&#160;<span class="preprocessor">#define  RCC_CKGATENR_FLITF_CKEN             ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f66f286e4f1955518e1eacc2d398db2"> 2463</a></span>&#160;<span class="preprocessor">#define  RCC_CKGATENR_RCC_CKEN               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="comment">/********************  Bit definition for RCC_DCKCFGR2 register  **************/</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46adf51f6538936e667eaf5411d2bfd4"> 2466</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_FMPI2C1SEL             ((uint32_t)0x00C00000U)</span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga802a1fdb239c60b5ad5b7b341801829f"> 2467</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_FMPI2C1SEL_0           ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61a89da8a27ac7d821690eb66bafa0e3"> 2468</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_FMPI2C1SEL_1           ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga475ba3a1e935e2ea57c2a8be8d76c035"> 2469</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_LPTIM1SEL              ((uint32_t)0xC0000000U)</span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a2e6a583ba629648c1ac361c172a84a"> 2470</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_LPTIM1SEL_0            ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961ad0ca54cc350e91030f49c2d51d2c"> 2471</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_LPTIM1SEL_1            ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="comment">/*                                    RNG                                     */</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment">/********************  Bits definition for RNG_CR register  *******************/</span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee81827bb1d78e84e78a74449c8d56a"> 2479</a></span>&#160;<span class="preprocessor">#define RNG_CR_RNGEN                         ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27424b682bcee7fff22f92a2dbcea57a"> 2480</a></span>&#160;<span class="preprocessor">#define RNG_CR_IE                            ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment">/********************  Bits definition for RNG_SR register  *******************/</span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54434ed74bdb00fd0f13422d3e85a2fc"> 2483</a></span>&#160;<span class="preprocessor">#define RNG_SR_DRDY                          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb49d327474c3c61877bb20290f51d0"> 2484</a></span>&#160;<span class="preprocessor">#define RNG_SR_CECS                          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5562bc13afe295893dc3997a4917fee2"> 2485</a></span>&#160;<span class="preprocessor">#define RNG_SR_SECS                          ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b89a08bcc8a7a6078bd9f5f2f34bb53"> 2486</a></span>&#160;<span class="preprocessor">#define RNG_SR_CEIS                          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b0e11930f20484f0d0aca79959d9b2"> 2487</a></span>&#160;<span class="preprocessor">#define RNG_SR_SEIS                          ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9"> 2495</a></span>&#160;<span class="preprocessor">#define RTC_TR_PM                            ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655"> 2496</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT                            ((uint32_t)0x00300000U)</span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 2497</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_0                          ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 2498</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_1                          ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5"> 2499</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU                            ((uint32_t)0x000F0000U)</span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 2500</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_0                          ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 2501</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_1                          ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 2502</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_2                          ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 2503</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_3                          ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a"> 2504</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT                           ((uint32_t)0x00007000U)</span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 2505</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_0                         ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 2506</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_1                         ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 2507</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_2                         ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06"> 2508</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU                           ((uint32_t)0x00000F00U)</span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 2509</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_0                         ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 2510</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_1                         ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 2511</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_2                         ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 2512</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_3                         ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f"> 2513</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST                            ((uint32_t)0x00000070U)</span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 2514</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_0                          ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 2515</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_1                          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 2516</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_2                          ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1"> 2517</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU                            ((uint32_t)0x0000000FU)</span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 2518</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_0                          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500"> 2519</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_1                          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 2520</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_2                          ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 2521</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_3                          ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83"> 2524</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT                            ((uint32_t)0x00F00000U)</span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 2525</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_0                          ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 2526</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_1                          ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 2527</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_2                          ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 2528</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_3                          ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e"> 2529</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU                            ((uint32_t)0x000F0000U)</span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 2530</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_0                          ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 2531</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_1                          ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 2532</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_2                          ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 2533</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_3                          ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f"> 2534</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU                           ((uint32_t)0x0000E000U)</span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 2535</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_0                         ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 2536</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_1                         ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 2537</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_2                         ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31"> 2538</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT                            ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372"> 2539</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU                            ((uint32_t)0x00000F00U)</span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 2540</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_0                          ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 2541</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_1                          ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 2542</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_2                          ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 2543</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_3                          ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350"> 2544</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT                            ((uint32_t)0x00000030U)</span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 2545</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_0                          ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 2546</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_1                          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663"> 2547</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU                            ((uint32_t)0x0000000FU)</span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 2548</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_0                          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 2549</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_1                          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 2550</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_2                          ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 2551</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_3                          ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60"> 2554</a></span>&#160;<span class="preprocessor">#define RTC_CR_COE                           ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b"> 2555</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL                          ((uint32_t)0x00600000U)</span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 2556</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_0                        ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 2557</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_1                        ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb"> 2558</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL                           ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41"> 2559</a></span>&#160;<span class="preprocessor">#define RTC_CR_COSEL                         ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a793580db48c66a98e44cbda6e0daef"> 2560</a></span>&#160;<span class="preprocessor">#define RTC_CR_BCK                           ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f"> 2561</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H                         ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b"> 2562</a></span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H                         ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d"> 2563</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSIE                          ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226"> 2564</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE                         ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d"> 2565</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE                        ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583"> 2566</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE                        ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0"> 2567</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSE                           ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3"> 2568</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTE                          ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586"> 2569</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE                         ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584"> 2570</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE                         ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ce7cb8b575142e125863d61ea4765ba"> 2571</a></span>&#160;<span class="preprocessor">#define RTC_CR_DCE                           ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3"> 2572</a></span>&#160;<span class="preprocessor">#define RTC_CR_FMT                           ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054"> 2573</a></span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021"> 2574</a></span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7"> 2575</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE                        ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0"> 2576</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL                       ((uint32_t)0x00000007U)</span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79"> 2577</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_0                     ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215"> 2578</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_1                     ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923"> 2579</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_2                     ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9"> 2582</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF                      ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0"> 2583</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F                       ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845"> 2584</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F                       ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff"> 2585</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF                        ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484"> 2586</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSF                          ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766"> 2587</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF                         ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7976972a5fc6705fede85536520367d6"> 2588</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF                        ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c"> 2589</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF                        ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a"> 2590</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INIT                         ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972"> 2591</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITF                        ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8"> 2592</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RSF                          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292"> 2593</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITS                        ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9"> 2594</a></span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF                         ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40"> 2595</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF                        ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05"> 2596</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF                       ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e"> 2597</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711"> 2600</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A                    ((uint32_t)0x007F0000U)</span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb"> 2601</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S                    ((uint32_t)0x00007FFFU)</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb"> 2604</a></span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT                         ((uint32_t)0x0000FFFFU)</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="comment">/********************  Bits definition for RTC_CALIBR register  ***************/</span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63841fd7262fd307f211ee8e9e8a6f0"> 2607</a></span>&#160;<span class="preprocessor">#define RTC_CALIBR_DCS                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5523cf582ebc0a987c6a2c2007bc10d"> 2608</a></span>&#160;<span class="preprocessor">#define RTC_CALIBR_DC                        ((uint32_t)0x0000001FU)</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9"> 2611</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4                      ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92"> 2612</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL                     ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b"> 2613</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT                        ((uint32_t)0x30000000U)</span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 2614</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_0                      ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 2615</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_1                      ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf"> 2616</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU                        ((uint32_t)0x0F000000U)</span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 2617</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_0                      ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 2618</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_1                      ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 2619</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_2                      ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 2620</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_3                      ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3"> 2621</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3                      ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900"> 2622</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM                        ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb"> 2623</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT                        ((uint32_t)0x00300000U)</span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 2624</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_0                      ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77"> 2625</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_1                      ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142"> 2626</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU                        ((uint32_t)0x000F0000U)</span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c"> 2627</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_0                      ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef"> 2628</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_1                      ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 2629</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_2                      ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 2630</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_3                      ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc"> 2631</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297"> 2632</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT                       ((uint32_t)0x00007000U)</span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 2633</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_0                     ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 2634</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_1                     ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d"> 2635</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_2                     ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845"> 2636</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU                       ((uint32_t)0x00000F00U)</span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 2637</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_0                     ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 2638</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_1                     ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374"> 2639</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_2                     ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 2640</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_3                     ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1"> 2641</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1                      ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a"> 2642</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST                        ((uint32_t)0x00000070U)</span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 2643</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_0                      ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 2644</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_1                      ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 2645</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_2                      ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b"> 2646</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU                        ((uint32_t)0x0000000FU)</span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe"> 2647</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_0                      ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 2648</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_1                      ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f"> 2649</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_2                      ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 2650</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_3                      ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d"> 2653</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4                      ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285"> 2654</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL                     ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b"> 2655</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT                        ((uint32_t)0x30000000U)</span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8"> 2656</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_0                      ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d"> 2657</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_1                      ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671"> 2658</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU                        ((uint32_t)0x0F000000U)</span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5"> 2659</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_0                      ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85"> 2660</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_1                      ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192"> 2661</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_2                      ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a"> 2662</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_3                      ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4"> 2663</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3                      ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b"> 2664</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM                        ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d"> 2665</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT                        ((uint32_t)0x00300000U)</span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362"> 2666</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_0                      ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb"> 2667</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_1                      ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d"> 2668</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU                        ((uint32_t)0x000F0000U)</span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e"> 2669</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_0                      ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443"> 2670</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_1                      ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479"> 2671</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_2                      ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5"> 2672</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_3                      ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1"> 2673</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571"> 2674</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT                       ((uint32_t)0x00007000U)</span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3"> 2675</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_0                     ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40"> 2676</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_1                     ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220"> 2677</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_2                     ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056"> 2678</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU                       ((uint32_t)0x00000F00U)</span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda"> 2679</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_0                     ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef"> 2680</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_1                     ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0"> 2681</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_2                     ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243"> 2682</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_3                     ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489"> 2683</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1                      ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c"> 2684</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST                        ((uint32_t)0x00000070U)</span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859"> 2685</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_0                      ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27"> 2686</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_1                      ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c"> 2687</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_2                      ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf"> 2688</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU                        ((uint32_t)0x0000000FU)</span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652"> 2689</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_0                      ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5"> 2690</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_1                      ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91"> 2691</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_2                      ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b"> 2692</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_3                      ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07"> 2695</a></span>&#160;<span class="preprocessor">#define RTC_WPR_KEY                          ((uint32_t)0x000000FFU)</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed"> 2698</a></span>&#160;<span class="preprocessor">#define RTC_SSR_SS                           ((uint32_t)0x0000FFFFU)</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450"> 2701</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS                     ((uint32_t)0x00007FFFU)</span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2"> 2702</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S                     ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0"> 2705</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_PM                          ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a"> 2706</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT                          ((uint32_t)0x00300000U)</span></div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325"> 2707</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_0                        ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 2708</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_1                        ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846"> 2709</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU                          ((uint32_t)0x000F0000U)</span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 2710</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_0                        ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 2711</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_1                        ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 2712</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_2                        ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 2713</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_3                        ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73"> 2714</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT                         ((uint32_t)0x00007000U)</span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 2715</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_0                       ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83"> 2716</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_1                       ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 2717</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_2                       ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9"> 2718</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU                         ((uint32_t)0x00000F00U)</span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 2719</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_0                       ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 2720</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_1                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 2721</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_2                       ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 2722</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_3                       ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15"> 2723</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST                          ((uint32_t)0x00000070U)</span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 2724</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_0                        ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a"> 2725</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_1                        ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13"> 2726</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_2                        ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a"> 2727</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU                          ((uint32_t)0x0000000FU)</span></div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e"> 2728</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_0                        ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4"> 2729</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_1                        ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587"> 2730</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_2                        ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 2731</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_3                        ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f"> 2734</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU                         ((uint32_t)0x0000E000U)</span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 2735</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_0                       ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 2736</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_1                       ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852"> 2737</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_2                       ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7"> 2738</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT                          ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4"> 2739</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU                          ((uint32_t)0x00000F00U)</span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 2740</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_0                        ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692"> 2741</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_1                        ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 2742</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_2                        ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827"> 2743</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_3                        ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e"> 2744</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT                          ((uint32_t)0x00000030U)</span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533"> 2745</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_0                        ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 2746</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_1                        ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a"> 2747</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU                          ((uint32_t)0x0000000FU)</span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 2748</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_0                        ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce"> 2749</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_1                        ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059"> 2750</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_2                        ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 2751</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_3                        ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9"> 2754</a></span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS                         ((uint32_t)0x0000FFFFU)</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528"> 2757</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALP                        ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557"> 2758</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8                       ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583"> 2759</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16                      ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663"> 2760</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM                        ((uint32_t)0x000001FFU)</span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 2761</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_0                      ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 2762</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_1                      ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 2763</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_2                      ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90"> 2764</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_3                      ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 2765</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_4                      ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375"> 2766</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_5                      ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834"> 2767</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_6                      ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683"> 2768</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_7                      ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 2769</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_8                      ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="comment">/********************  Bits definition for RTC_TAFCR register  ****************/</span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d9515fd74e3bcf03f4e62d8c7e1b070"> 2772</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE               ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872cbfe2e79e7fe2a4bfad6086f4ac49"> 2773</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TSINSEL                    ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989cde7332b2ec0b3934cb909514938d"> 2774</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPINSEL                  ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef294e75771913e4a47386f42a23f72"> 2775</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS                  ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b73d2b8da78967a6f594dbffe58c222"> 2776</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH                   ((uint32_t)0x00006000U)</span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546"> 2777</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0                 ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41"> 2778</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1                 ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cb37c43747c779f7db2842a2582e67"> 2779</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT                    ((uint32_t)0x00001800U)</span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4"> 2780</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0                  ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e"> 2781</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1                  ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad84446486b8c9f640fa54d50ecc0e1"> 2782</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ                   ((uint32_t)0x00000700U)</span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea"> 2783</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0                 ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7"> 2784</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1                 ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5"> 2785</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2                 ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac929fab94fdca2d1b3b3cf7c93fe6e49"> 2786</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS                     ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2c4d227971b56e3160c71b7479c769d"> 2787</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG                   ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e98a0062ef81bcbc790a8d77720a61c"> 2788</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E                     ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fb33b24d2ebc19e7fe52f0661a3085"> 2789</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE                     ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f85925873bcd3f795417053bfc5f33"> 2790</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG                   ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa68c195cf709d18cd426560302b97852"> 2791</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E                     ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c"> 2794</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS                  ((uint32_t)0x0F000000U)</span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 2795</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0                ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57"> 2796</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1                ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 2797</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2                ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 2798</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3                ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203"> 2799</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS                      ((uint32_t)0x00007FFFU)</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244"> 2802</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS                  ((uint32_t)0x0F000000U)</span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f"> 2803</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0                ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df"> 2804</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1                ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc"> 2805</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2                ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b"> 2806</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3                ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305"> 2807</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS                      ((uint32_t)0x00007FFFU)</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59"> 2810</a></span>&#160;<span class="preprocessor">#define RTC_BKP0R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56"> 2813</a></span>&#160;<span class="preprocessor">#define RTC_BKP1R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89"> 2816</a></span>&#160;<span class="preprocessor">#define RTC_BKP2R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841"> 2819</a></span>&#160;<span class="preprocessor">#define RTC_BKP3R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c"> 2822</a></span>&#160;<span class="preprocessor">#define RTC_BKP4R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP5R register  ****************/</span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8954ab0ead8bb788d5d8eebf2f5c4c"> 2825</a></span>&#160;<span class="preprocessor">#define RTC_BKP5R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP6R register  ****************/</span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9ee9eb5d024ccd5809fcc20fd51f5b"> 2828</a></span>&#160;<span class="preprocessor">#define RTC_BKP6R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP7R register  ****************/</span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0f1ae07f7b1815bf58b464dc7366731"> 2831</a></span>&#160;<span class="preprocessor">#define RTC_BKP7R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP8R register  ****************/</span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bd10acb9e5ce5225af4ff895bd3bb82"> 2834</a></span>&#160;<span class="preprocessor">#define RTC_BKP8R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP9R register  ****************/</span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e"> 2837</a></span>&#160;<span class="preprocessor">#define RTC_BKP9R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP10R register  ***************/</span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2179063a3078a211c3b697ce012ab5a0"> 2840</a></span>&#160;<span class="preprocessor">#define RTC_BKP10R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP11R register  ***************/</span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab250f9423dee41b165aa8f02d2fc1fe7"> 2843</a></span>&#160;<span class="preprocessor">#define RTC_BKP11R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP12R register  ***************/</span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefe1b6108ac49197b28c9bee31bbaf3b"> 2846</a></span>&#160;<span class="preprocessor">#define RTC_BKP12R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP13R register  ***************/</span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e77435e16bdebf3491eb0e30bd10b0d"> 2849</a></span>&#160;<span class="preprocessor">#define RTC_BKP13R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP14R register  ***************/</span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f07ee6d227deaa11e0ae035121185b0"> 2852</a></span>&#160;<span class="preprocessor">#define RTC_BKP14R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP15R register  ***************/</span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae543b0dd58f03c2f70bb6b3b65232863"> 2855</a></span>&#160;<span class="preprocessor">#define RTC_BKP15R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP16R register  ***************/</span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0add0c768094f0de71bb4e50fbcce6e"> 2858</a></span>&#160;<span class="preprocessor">#define RTC_BKP16R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP17R register  ***************/</span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga059aaedb55963f39e8724d50d55d5282"> 2861</a></span>&#160;<span class="preprocessor">#define RTC_BKP17R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP18R register  ***************/</span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66154eb091275e87a4bd53e87ef9214e"> 2864</a></span>&#160;<span class="preprocessor">#define RTC_BKP18R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP19R register  ***************/</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa4c31e33d851fde2715059ea28dac6f"> 2867</a></span>&#160;<span class="preprocessor">#define RTC_BKP19R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">/*                        Serial Peripheral Interface                         */</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 2875</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPHA                        ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 2876</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPOL                        ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 2877</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_MSTR                        ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 2879</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR                          ((uint32_t)0x00000038U)            </span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 2880</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_0                        ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 2881</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_1                        ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 2882</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_2                        ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 2884</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SPE                         ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 2885</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_LSBFIRST                    ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 2886</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSI                         ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 2887</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSM                         ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 2888</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_RXONLY                      ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd"> 2889</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_DFF                         ((uint32_t)0x00000800U)            </span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 2890</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCNEXT                     ((uint32_t)0x00001000U)            </span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 2891</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCEN                       ((uint32_t)0x00002000U)            </span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 2892</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIOE                      ((uint32_t)0x00004000U)            </span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 2893</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIMODE                    ((uint32_t)0x00008000U)            </span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 2896</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXDMAEN                     ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 2897</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXDMAEN                     ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 2898</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_SSOE                        ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2"> 2899</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_FRF                         ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 2900</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_ERRIE                       ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 2901</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXNEIE                      ((uint32_t)0x00000040U)               </span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 2902</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXEIE                       ((uint32_t)0x00000080U)               </span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 2905</a></span>&#160;<span class="preprocessor">#define  SPI_SR_RXNE                         ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 2906</a></span>&#160;<span class="preprocessor">#define  SPI_SR_TXE                          ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 2907</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CHSIDE                       ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6"> 2908</a></span>&#160;<span class="preprocessor">#define  SPI_SR_UDR                          ((uint32_t)0x00000008U)               </span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 2909</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CRCERR                       ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 2910</a></span>&#160;<span class="preprocessor">#define  SPI_SR_MODF                         ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 2911</a></span>&#160;<span class="preprocessor">#define  SPI_SR_OVR                          ((uint32_t)0x00000040U)               </span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 2912</a></span>&#160;<span class="preprocessor">#define  SPI_SR_BSY                          ((uint32_t)0x00000080U)               </span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6"> 2913</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FRE                          ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 2916</a></span>&#160;<span class="preprocessor">#define  SPI_DR_DR                           ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 2919</a></span>&#160;<span class="preprocessor">#define  SPI_CRCPR_CRCPOLY                   ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 2922</a></span>&#160;<span class="preprocessor">#define  SPI_RXCRCR_RXCRC                    ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 2925</a></span>&#160;<span class="preprocessor">#define  SPI_TXCRCR_TXCRC                    ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f"> 2928</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CHLEN                   ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 2930</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN                  ((uint32_t)0x00000006U)            </span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa"> 2931</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_0                ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412"> 2932</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_1                ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 2934</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CKPOL                   ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f"> 2936</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD                  ((uint32_t)0x00000030U)            </span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8"> 2937</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_0                ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a"> 2938</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_1                ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 2940</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_PCMSYNC                 ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68"> 2942</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG                  ((uint32_t)0x00000300U)            </span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e"> 2943</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_0                ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 2944</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_1                ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 2946</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SE                    ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 2947</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SMOD                  ((uint32_t)0x00000800U)            </span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 2950</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_I2SDIV                    ((uint32_t)0x000000FFU)            </span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 2951</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_ODD                       ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 2952</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_MCKOE                     ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="comment">/*                                 SYSCFG                                     */</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="comment">/******************  Bit definition for SYSCFG_MEMRMP register  ***************/</span>  </div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258"> 2960</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE          ((uint32_t)0x00000007U) </span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b"> 2961</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_0        ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be"> 2962</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_1        ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42eb2e54640311449d074871dc352819"> 2963</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_2        ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment">/******************  Bit definition for SYSCFG_PMC register  ******************/</span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69d0997434d521e50c9e7339d268482e"> 2966</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC1DC2              ((uint32_t)0x00010000U) </span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884"> 2969</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0            ((uint32_t)0x000FU) </span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 2970</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1            ((uint32_t)0x00F0U) </span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 2971</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2            ((uint32_t)0x0F00U) </span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4"> 2972</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3            ((uint32_t)0xF000U) </span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 2976</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69"> 2977</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB         ((uint32_t)0x0001U) </span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51"> 2978</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC         ((uint32_t)0x0002U) </span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f"> 2979</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PH         ((uint32_t)0x0007U) </span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 2984</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6"> 2985</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB         ((uint32_t)0x0010U) </span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a"> 2986</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC         ((uint32_t)0x0020U) </span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d"> 2987</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PH         ((uint32_t)0x0070U) </span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 2992</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 2993</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB         ((uint32_t)0x0100U) </span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e"> 2994</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC         ((uint32_t)0x0200U) </span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5"> 2995</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PH         ((uint32_t)0x0700U) </span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0"> 3000</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257"> 3001</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB         ((uint32_t)0x1000U) </span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 3002</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC         ((uint32_t)0x2000U) </span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae49def2961bf528448a4fbb4aa9c9d94"> 3003</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PH         ((uint32_t)0x7000U) </span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e"> 3006</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4            ((uint32_t)0x000FU) </span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 3007</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5            ((uint32_t)0x00F0U) </span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 3008</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6            ((uint32_t)0x0F00U) </span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950"> 3009</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7            ((uint32_t)0xF000U) </span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889"> 3013</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47"> 3014</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB         ((uint32_t)0x0001U) </span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613"> 3015</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC         ((uint32_t)0x0002U) </span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga339f8994c317190a387a96b857aa79d0"> 3016</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PH         ((uint32_t)0x0007U) </span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 3021</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74"> 3022</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB         ((uint32_t)0x0010U) </span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 3023</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC         ((uint32_t)0x0020U) </span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a06842a64138b5010186d980cb594f9"> 3024</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PH         ((uint32_t)0x0070U) </span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 3029</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 3030</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB         ((uint32_t)0x0100U) </span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac"> 3031</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC         ((uint32_t)0x0200U) </span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283486dccd660fbf830e8c44b0161a63"> 3032</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PH         ((uint32_t)0x0700U) </span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 3037</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7"> 3038</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB         ((uint32_t)0x1000U) </span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a"> 3039</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC         ((uint32_t)0x2000U) </span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ce56e15f4eb86a3e262deaa845cb99"> 3040</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PH         ((uint32_t)0x7000U) </span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 3044</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8            ((uint32_t)0x000FU) </span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575"> 3045</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9            ((uint32_t)0x00F0U) </span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 3046</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10           ((uint32_t)0x0F00U) </span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67"> 3047</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11           ((uint32_t)0xF000U) </span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10"> 3052</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 3053</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB         ((uint32_t)0x0001U) </span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2"> 3054</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC         ((uint32_t)0x0002U) </span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4"> 3055</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PH         ((uint32_t)0x0007U) </span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 3060</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260"> 3061</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB         ((uint32_t)0x0010U) </span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48"> 3062</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC         ((uint32_t)0x0020U) </span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fdedc4a90328881fe8817f4eef61b2"> 3063</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PH         ((uint32_t)0x0070U) </span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee"> 3068</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA        ((uint32_t)0x0000U) </span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 3069</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB        ((uint32_t)0x0100U) </span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484"> 3070</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC        ((uint32_t)0x0200U) </span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791e7d2bd23ae969540e5509c6718255"> 3071</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PH        ((uint32_t)0x0700U) </span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366"> 3076</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA        ((uint32_t)0x0000U) </span></div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 3077</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB        ((uint32_t)0x1000U) </span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5"> 3078</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC        ((uint32_t)0x2000U) </span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58cfe5d03072c259582ba8fefa322bf"> 3079</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PH        ((uint32_t)0x7000U) </span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 3082</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12           ((uint32_t)0x000FU) </span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 3083</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13           ((uint32_t)0x00F0U) </span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa"> 3084</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14           ((uint32_t)0x0F00U) </span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e"> 3085</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15           ((uint32_t)0xF000U) </span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 3089</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA        ((uint32_t)0x0000U) </span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710"> 3090</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB        ((uint32_t)0x0001U) </span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970"> 3091</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC        ((uint32_t)0x0002U) </span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7baa5b844b78d3e05326607b2910a6"> 3092</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PH        ((uint32_t)0x0007U) </span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b"> 3097</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA        ((uint32_t)0x0000U) </span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 3098</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB        ((uint32_t)0x0010U) </span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 3099</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC        ((uint32_t)0x0020U) </span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61214ec3d87450f54b959aab49ea65b6"> 3100</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PH        ((uint32_t)0x0070U) </span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9"> 3105</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA        ((uint32_t)0x0000U) </span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 3106</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB        ((uint32_t)0x0100U) </span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19"> 3107</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC        ((uint32_t)0x0200U) </span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b38f38fa3957c6bc45ef4282b58377"> 3108</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PH        ((uint32_t)0x0700U) </span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 3113</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA        ((uint32_t)0x0000U) </span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 3114</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB        ((uint32_t)0x1000U) </span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148"> 3115</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC        ((uint32_t)0x2000U) </span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701c1065ec215a34329017bae69046c3"> 3116</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PH        ((uint32_t)0x7000U) </span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SYSCFG_CMPCR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261292a3a7ca1f767915b2e2ec3a7806"> 3119</a></span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD             ((uint32_t)0x00000001U) </span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae16bcca9b727e68f11467b6b3dad6215"> 3120</a></span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_READY              ((uint32_t)0x00000100U) </span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SYSCFG_CFGR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b46e6ee2e5de89a9a8baf68e9bda2b"> 3123</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SCL         ((uint32_t)0x00000001U) </span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03179d3724ff42385a5e4a8ce33813c"> 3124</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SDA         ((uint32_t)0x00000002U) </span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SYSCFG_CFGR2 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac939ecc4db525e0d0e1297df2e910aa"> 3127</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK        ((uint32_t)0x00000001U) </span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f8c73dd43123c5d1802b8f1d1684546"> 3128</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_PVD_LOCK           ((uint32_t)0x00000004U) </span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="comment">/*                                    TIM                                     */</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 3136</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CEN                         ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 3137</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_UDIS                        ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 3138</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_URS                         ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 3139</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_OPM                         ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 3140</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_DIR                         ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 3142</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS                         ((uint32_t)0x0060U)            </span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 3143</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_0                       ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 3144</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_1                       ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 3146</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_ARPE                        ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 3148</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD                         ((uint32_t)0x0300U)            </span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 3149</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_0                       ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 3150</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_1                       ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e"> 3153</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCPC                        ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 3154</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCUS                        ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 3155</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCDS                        ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 3157</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS                         ((uint32_t)0x0070U)            </span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 3158</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_0                       ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 3159</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_1                       ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 3160</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_2                       ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 3162</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_TI1S                        ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358"> 3163</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1                        ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69"> 3164</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1N                       ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa"> 3165</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2                        ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4"> 3166</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2N                       ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 3167</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3                        ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 3168</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3N                       ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e"> 3169</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS4                        ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 3172</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS                        ((uint32_t)0x0007U)            </span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 3173</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_0                      ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 3174</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_1                      ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 3175</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_2                      ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 3177</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS                         ((uint32_t)0x0070U)            </span></div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 3178</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_0                       ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d"> 3179</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_1                       ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 3180</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_2                       ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 3182</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_MSM                        ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 3184</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF                        ((uint32_t)0x0F00U)            </span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 3185</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_0                      ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 3186</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_1                      ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2"> 3187</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_2                      ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 3188</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_3                      ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 3190</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS                       ((uint32_t)0x3000U)            </span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 3191</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_0                     ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 3192</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_1                     ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 3194</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ECE                        ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 3195</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETP                        ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 3198</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UIE                        ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 3199</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1IE                      ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 3200</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2IE                      ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 3201</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3IE                      ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 3202</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4IE                      ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe"> 3203</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMIE                      ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 3204</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TIE                        ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 3205</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_BIE                        ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 3206</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UDE                        ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 3207</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1DE                      ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 3208</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2DE                      ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 3209</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3DE                      ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 3210</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4DE                      ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 3211</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMDE                      ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 3212</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TDE                        ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 3215</a></span>&#160;<span class="preprocessor">#define  TIM_SR_UIF                          ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 3216</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1IF                        ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 3217</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2IF                        ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 3218</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3IF                        ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 3219</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4IF                        ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a"> 3220</a></span>&#160;<span class="preprocessor">#define  TIM_SR_COMIF                        ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 3221</a></span>&#160;<span class="preprocessor">#define  TIM_SR_TIF                          ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 3222</a></span>&#160;<span class="preprocessor">#define  TIM_SR_BIF                          ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 3223</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1OF                        ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 3224</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2OF                        ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 3225</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3OF                        ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 3226</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4OF                        ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 3229</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_UG                          ((uint32_t)0x01U)               </span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 3230</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC1G                        ((uint32_t)0x02U)               </span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 3231</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC2G                        ((uint32_t)0x04U)               </span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 3232</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC3G                        ((uint32_t)0x08U)               </span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 3233</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC4G                        ((uint32_t)0x10U)               </span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b"> 3234</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_COMG                        ((uint32_t)0x20U)               </span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 3235</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_TG                          ((uint32_t)0x40U)               </span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18"> 3236</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_BG                          ((uint32_t)0x80U)               </span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 3239</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S                      ((uint32_t)0x0003U)            </span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d"> 3240</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_0                    ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 3241</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_1                    ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 3243</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1FE                     ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 3244</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1PE                     ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 3246</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M                      ((uint32_t)0x0070U)            </span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 3247</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_0                    ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 3248</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_1                    ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 3249</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_2                    ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 3251</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1CE                     ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 3253</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S                      ((uint32_t)0x0300U)            </span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 3254</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_0                    ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 3255</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_1                    ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 3257</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2FE                     ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 3258</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2PE                     ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 3260</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M                      ((uint32_t)0x7000U)            </span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 3261</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_0                    ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4"> 3262</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_1                    ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 3263</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_2                    ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 3265</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2CE                     ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;</div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 3269</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC                    ((uint32_t)0x000CU)            </span></div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d"> 3270</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_0                  ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 3271</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_1                  ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 3273</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F                      ((uint32_t)0x00F0U)            </span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 3274</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_0                    ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 3275</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_1                    ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 3276</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_2                    ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 3277</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_3                    ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 3279</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC                    ((uint32_t)0x0C00U)            </span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 3280</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_0                  ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 3281</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_1                  ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 3283</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F                      ((uint32_t)0xF000U)            </span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 3284</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_0                    ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 3285</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_1                    ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107"> 3286</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_2                    ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 3287</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_3                    ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 3290</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S                      ((uint32_t)0x0003U)            </span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 3291</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_0                    ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 3292</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_1                    ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 3294</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3FE                     ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 3295</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3PE                     ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 3297</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M                      ((uint32_t)0x0070U)            </span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 3298</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_0                    ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8"> 3299</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_1                    ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 3300</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_2                    ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 3302</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3CE                     ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 3304</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S                      ((uint32_t)0x0300U)            </span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 3305</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_0                    ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 3306</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_1                    ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 3308</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4FE                     ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 3309</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4PE                     ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 3311</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M                      ((uint32_t)0x7000U)            </span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 3312</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_0                    ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af"> 3313</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_1                    ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 3314</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_2                    ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 3316</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4CE                     ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;</div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 3320</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC                    ((uint32_t)0x000CU)            </span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c"> 3321</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_0                  ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 3322</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_1                  ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 3324</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F                      ((uint32_t)0x00F0U)            </span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 3325</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_0                    ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 3326</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_1                    ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 3327</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_2                    ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 3328</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_3                    ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 3330</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC                    ((uint32_t)0x0C00U)            </span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4"> 3331</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_0                  ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 3332</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_1                  ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 3334</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F                      ((uint32_t)0xF000U)            </span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 3335</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_0                    ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 3336</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_1                    ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 3337</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_2                    ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 3338</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_3                    ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 3341</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1E                       ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 3342</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1P                       ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e"> 3343</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NE                      ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 3344</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NP                      ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 3345</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2E                       ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 3346</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2P                       ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156"> 3347</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NE                      ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 3348</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NP                      ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 3349</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3E                       ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 3350</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3P                       ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 3351</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NE                      ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 3352</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NP                      ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 3353</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4E                       ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 3354</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4P                       ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260"> 3355</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4NP                      ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 3358</a></span>&#160;<span class="preprocessor">#define  TIM_CNT_CNT                         ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 3361</a></span>&#160;<span class="preprocessor">#define  TIM_PSC_PSC                         ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 3364</a></span>&#160;<span class="preprocessor">#define  TIM_ARR_ARR                         ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7"> 3367</a></span>&#160;<span class="preprocessor">#define  TIM_RCR_REP                         ((uint32_t)0xFFU)               </span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 3370</a></span>&#160;<span class="preprocessor">#define  TIM_CCR1_CCR1                       ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 3373</a></span>&#160;<span class="preprocessor">#define  TIM_CCR2_CCR2                       ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 3376</a></span>&#160;<span class="preprocessor">#define  TIM_CCR3_CCR3                       ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 3379</a></span>&#160;<span class="preprocessor">#define  TIM_CCR4_CCR4                       ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 3382</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG                        ((uint32_t)0x00FFU)            </span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 3383</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_0                      ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 3384</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_1                      ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c"> 3385</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_2                      ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43"> 3386</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_3                      ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213"> 3387</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_4                      ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 3388</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_5                      ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e"> 3389</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_6                      ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b"> 3390</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_7                      ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 3392</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK                       ((uint32_t)0x0300U)            </span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf"> 3393</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_0                     ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee"> 3394</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_1                     ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 3396</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSI                       ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 3397</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSR                       ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 3398</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKE                        ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e"> 3399</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKP                        ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509"> 3400</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_AOE                        ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc"> 3401</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_MOE                        ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 3404</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA                         ((uint32_t)0x001FU)            </span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 3405</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_0                       ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 3406</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_1                       ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 3407</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_2                       ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 3408</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_3                       ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 3409</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_4                       ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 3411</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL                         ((uint32_t)0x1F00U)            </span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 3412</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_0                       ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 3413</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_1                       ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 3414</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_2                       ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 3415</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_3                       ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 3416</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_4                       ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 3419</a></span>&#160;<span class="preprocessor">#define  TIM_DMAR_DMAB                       ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2916847c3545c06578d7ba8c381a4c20"> 3422</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP                       ((uint32_t)0x00C0U)            </span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120"> 3423</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_0                     ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629"> 3424</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_1                     ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="comment">/*                         Low Power Timer (LPTIM)                            */</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="comment">/******************  Bit definition for LPTIM_ISR register  *******************/</span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad268979549e2ab5d4e0227e37964e29"> 3432</a></span>&#160;<span class="preprocessor">#define  LPTIM_ISR_CMPM                         ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dca1da3466dc935eebf232c120a42f7"> 3433</a></span>&#160;<span class="preprocessor">#define  LPTIM_ISR_ARRM                         ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d6fe3ef932a42040b0f9530eae1d014"> 3434</a></span>&#160;<span class="preprocessor">#define  LPTIM_ISR_EXTTRIG                      ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cad30aa68cb71dd75c78c01ee3ae870"> 3435</a></span>&#160;<span class="preprocessor">#define  LPTIM_ISR_CMPOK                        ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab444687af1f8f9863455191ad061a1d1"> 3436</a></span>&#160;<span class="preprocessor">#define  LPTIM_ISR_ARROK                        ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c22c593384daf21fbf0648c7157609"> 3437</a></span>&#160;<span class="preprocessor">#define  LPTIM_ISR_UP                           ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae419eeabea5979ae2658ab6597cb8223"> 3438</a></span>&#160;<span class="preprocessor">#define  LPTIM_ISR_DOWN                         ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_ICR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a73f097347bc05382105a527ee7f2e"> 3441</a></span>&#160;<span class="preprocessor">#define  LPTIM_ICR_CMPMCF                       ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf43a4be174c9303faef371ec31ab44c"> 3442</a></span>&#160;<span class="preprocessor">#define  LPTIM_ICR_ARRMCF                       ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bdc0939c831c305f180c9d1518b852f"> 3443</a></span>&#160;<span class="preprocessor">#define  LPTIM_ICR_EXTTRIGCF                    ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407e8ab4f0c1dfdca950ca20c5f2527d"> 3444</a></span>&#160;<span class="preprocessor">#define  LPTIM_ICR_CMPOKCF                      ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e0e5526e60b99a2a4958145207bff7d"> 3445</a></span>&#160;<span class="preprocessor">#define  LPTIM_ICR_ARROKCF                      ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94cea7a7a350f428dc1255dd6d143969"> 3446</a></span>&#160;<span class="preprocessor">#define  LPTIM_ICR_UPCF                         ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d337943cd5849f0b67df2bae113ffe"> 3447</a></span>&#160;<span class="preprocessor">#define  LPTIM_ICR_DOWNCF                       ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_IER register ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84f1c6ec830c564596756452fac0f057"> 3450</a></span>&#160;<span class="preprocessor">#define  LPTIM_IER_CMPMIE                       ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddf28358beda70d5cabb8bbd2f7acd7"> 3451</a></span>&#160;<span class="preprocessor">#define  LPTIM_IER_ARRMIE                       ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e2214a5cacaee65aa8487788edac8d1"> 3452</a></span>&#160;<span class="preprocessor">#define  LPTIM_IER_EXTTRIGIE                    ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac117a13cff0f470f7e9645e479301684"> 3453</a></span>&#160;<span class="preprocessor">#define  LPTIM_IER_CMPOKIE                      ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e16757ed47e0ee03238f7ac41f54119"> 3454</a></span>&#160;<span class="preprocessor">#define  LPTIM_IER_ARROKIE                      ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4fea67fb509ddc013229335c241211"> 3455</a></span>&#160;<span class="preprocessor">#define  LPTIM_IER_UPIE                         ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e63fa15734a5d03c1879752ac4ea3e4"> 3456</a></span>&#160;<span class="preprocessor">#define  LPTIM_IER_DOWNIE                       ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_CFGR register *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae51756ab9cdc0e908f6f272ccc3e221a"> 3459</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_CKSEL                       ((uint32_t)0x00000001U)             </span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b93ee347b6a137a97020e71fe2a44ff"> 3461</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_CKPOL                       ((uint32_t)0x00000006U)             </span></div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6779ec640b23cf833dd2105b8a220af5"> 3462</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_CKPOL_0                     ((uint32_t)0x00000002U)             </span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad084d831c97bad9c75bc5fb870f4c605"> 3463</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_CKPOL_1                     ((uint32_t)0x00000004U)             </span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga967fdd5160e383d5740de6c393ae76a5"> 3465</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_CKFLT                       ((uint32_t)0x00000018U)             </span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8880e8aa2748a1c125bb93711f764d"> 3466</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_CKFLT_0                     ((uint32_t)0x00000008U)             </span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafbe9abc3d0f44a37db62172a80afdb9"> 3467</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_CKFLT_1                     ((uint32_t)0x00000010U)             </span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fbec2ad1910a83bb7ffbf4f2f9ade9c"> 3469</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRGFLT                      ((uint32_t)0x000000C0U)             </span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c0cb2093b00a0e32bc31f71c946c9d"> 3470</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRGFLT_0                    ((uint32_t)0x00000040U)             </span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014ecb2c212432123a6ee2a01dfc4cce"> 3471</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRGFLT_1                    ((uint32_t)0x00000080U)             </span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd72b0a5dbce113393e4d367b49f5d0c"> 3473</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_PRESC                       ((uint32_t)0x00000E00U)             </span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf54ff2bff54f5ff370979c5310f60c16"> 3474</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_PRESC_0                     ((uint32_t)0x00000200U)             </span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dee510fa2963d13fdf4aa81bb995e9a"> 3475</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_PRESC_1                     ((uint32_t)0x00000400U)             </span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c870efbbe78646002653cf2333a74"> 3476</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_PRESC_2                     ((uint32_t)0x00000800U)             </span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519aa19bd79204f1eb94a1d378655634"> 3478</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRIGSEL                     ((uint32_t)0x0000E000U)             </span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268e349e4278ec2f405603d1bc82eb2d"> 3479</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRIGSEL_0                   ((uint32_t)0x00002000U)             </span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c3ef431ee899309d6a8b518fc8af88"> 3480</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRIGSEL_1                   ((uint32_t)0x00004000U)             </span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3470980d3523263818a124f1642fbbdc"> 3481</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRIGSEL_2                   ((uint32_t)0x00008000U)             </span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbf1ffffa1a91f49efb93dc6a1571ea4"> 3483</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRIGEN                      ((uint32_t)0x00060000U)             </span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2a7ee9793909a72ca469ac52cebf6f"> 3484</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRIGEN_0                    ((uint32_t)0x00020000U)             </span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533f47720800bf4619d3f576043b6ce9"> 3485</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRIGEN_1                    ((uint32_t)0x00040000U)             </span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca64047a63144f4d0d4663d1d6ee6da"> 3487</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TIMOUT                      ((uint32_t)0x00080000U)             </span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d04d4b6c31e68728a6c515aa36571c"> 3488</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_WAVE                        ((uint32_t)0x00100000U)             </span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf953b0b77f31228a0ddac549eb0b470e"> 3489</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_WAVPOL                      ((uint32_t)0x00200000U)             </span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5dc1fa00988177012c9cb933e50db5d"> 3490</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_PRELOAD                     ((uint32_t)0x00400000U)             </span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360d483b0d8b2a36bf8634319cf3c4a0"> 3491</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_COUNTMODE                   ((uint32_t)0x00800000U)             </span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd13a5203732ee6743bf9025ad9f9172"> 3492</a></span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_ENC                         ((uint32_t)0x01000000U)             </span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1f4b2d79870055c5c7b622a301ad73"> 3495</a></span>&#160;<span class="preprocessor">#define  LPTIM_CR_ENABLE                        ((uint32_t)0x00000001U)             </span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c59145554d8bfa0d636f225a932514"> 3496</a></span>&#160;<span class="preprocessor">#define  LPTIM_CR_SNGSTRT                       ((uint32_t)0x00000002U)             </span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8912f46b6f529d6c632ad2de408ff3"> 3497</a></span>&#160;<span class="preprocessor">#define  LPTIM_CR_CNTSTRT                       ((uint32_t)0x00000004U)             </span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_CMP register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0da614536f546b3420c0801d6df70f"> 3500</a></span>&#160;<span class="preprocessor">#define  LPTIM_CMP_CMP                          ((uint32_t)0x0000FFFFU)             </span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_ARR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac708b2613ec085499446b969b89e90eb"> 3503</a></span>&#160;<span class="preprocessor">#define  LPTIM_ARR_ARR                          ((uint32_t)0x0000FFFFU)             </span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_CNT register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b069fc9f9436dbc473cee09bb67aae"> 3506</a></span>&#160;<span class="preprocessor">#define  LPTIM_CNT_CNT                          ((uint32_t)0x0000FFFFU)             </span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_OR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga124f0c6d21ae7a3be7d9db1d8b22676d"> 3509</a></span>&#160;<span class="preprocessor">#define  LPTIM_OR_OR                           ((uint32_t)0x00000003U)               </span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9be41dfe8310f51f1db3554b438adff"> 3510</a></span>&#160;<span class="preprocessor">#define  LPTIM_OR_OR_0                         ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga686096d3d97e19825b09f8804d9aae99"> 3511</a></span>&#160;<span class="preprocessor">#define  LPTIM_OR_OR_1                         ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="comment">/*         Universal Synchronous Asynchronous Receiver Transmitter            */</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14"> 3519</a></span>&#160;<span class="preprocessor">#define  USART_SR_PE                         ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804"> 3520</a></span>&#160;<span class="preprocessor">#define  USART_SR_FE                         ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572"> 3521</a></span>&#160;<span class="preprocessor">#define  USART_SR_NE                         ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558"> 3522</a></span>&#160;<span class="preprocessor">#define  USART_SR_ORE                        ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f"> 3523</a></span>&#160;<span class="preprocessor">#define  USART_SR_IDLE                       ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836"> 3524</a></span>&#160;<span class="preprocessor">#define  USART_SR_RXNE                       ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1"> 3525</a></span>&#160;<span class="preprocessor">#define  USART_SR_TC                         ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980"> 3526</a></span>&#160;<span class="preprocessor">#define  USART_SR_TXE                        ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628"> 3527</a></span>&#160;<span class="preprocessor">#define  USART_SR_LBD                        ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541"> 3528</a></span>&#160;<span class="preprocessor">#define  USART_SR_CTS                        ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff"> 3531</a></span>&#160;<span class="preprocessor">#define  USART_DR_DR                         ((uint32_t)0x01FFU)            </span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046"> 3534</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_Fraction              ((uint32_t)0x000FU)            </span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e"> 3535</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_Mantissa              ((uint32_t)0xFFF0U)            </span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1"> 3538</a></span>&#160;<span class="preprocessor">#define  USART_CR1_SBK                       ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b"> 3539</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RWU                       ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 3540</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RE                        ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622"> 3541</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TE                        ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8"> 3542</a></span>&#160;<span class="preprocessor">#define  USART_CR1_IDLEIE                    ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04"> 3543</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RXNEIE                    ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e"> 3544</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TCIE                      ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9"> 3545</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TXEIE                     ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875"> 3546</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PEIE                      ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 3547</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PS                        ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 3548</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PCE                       ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d"> 3549</a></span>&#160;<span class="preprocessor">#define  USART_CR1_WAKE                      ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 3550</a></span>&#160;<span class="preprocessor">#define  USART_CR1_M                         ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947"> 3551</a></span>&#160;<span class="preprocessor">#define  USART_CR1_UE                        ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2"> 3552</a></span>&#160;<span class="preprocessor">#define  USART_CR1_OVER8                     ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3"> 3555</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ADD                       ((uint32_t)0x000FU)            </span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed"> 3556</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDL                      ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 3557</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDIE                     ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 3558</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBCL                      ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb"> 3559</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPHA                      ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 3560</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPOL                      ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 3561</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CLKEN                     ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6"> 3563</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP                      ((uint32_t)0x3000U)            </span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 3564</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_0                    ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 3565</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_1                    ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 3567</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LINEN                     ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0"> 3570</a></span>&#160;<span class="preprocessor">#define  USART_CR3_EIE                       ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd"> 3571</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IREN                      ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80"> 3572</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IRLP                      ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01"> 3573</a></span>&#160;<span class="preprocessor">#define  USART_CR3_HDSEL                     ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 3574</a></span>&#160;<span class="preprocessor">#define  USART_CR3_NACK                      ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 3575</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCEN                      ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a"> 3576</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAR                      ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 3577</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAT                      ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 3578</a></span>&#160;<span class="preprocessor">#define  USART_CR3_RTSE                      ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265"> 3579</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSE                      ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 3580</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSIE                     ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826"> 3581</a></span>&#160;<span class="preprocessor">#define  USART_CR3_ONEBIT                    ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 3584</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC                      ((uint32_t)0x00FFU)            </span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb"> 3585</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_0                    ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b"> 3586</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_1                    ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"> 3587</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_2                    ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486"> 3588</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_3                    ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a"> 3589</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_4                    ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b"> 3590</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_5                    ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a"> 3591</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_6                    ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc"> 3592</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_7                    ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 3594</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_GT                       ((uint32_t)0xFF00U)            </span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment">/*                            Window WATCHDOG                                 */</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 3602</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T                           ((uint32_t)0x7FU)               </span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e"> 3603</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T0                          ((uint32_t)0x01U)               </span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95"> 3604</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T1                          ((uint32_t)0x02U)               </span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c"> 3605</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T2                          ((uint32_t)0x04U)               </span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261"> 3606</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T3                          ((uint32_t)0x08U)               </span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45"> 3607</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T4                          ((uint32_t)0x10U)               </span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee"> 3608</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T5                          ((uint32_t)0x20U)               </span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268"> 3609</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T6                          ((uint32_t)0x40U)               </span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 3611</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_WDGA                        ((uint32_t)0x80U)               </span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 3614</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W                          ((uint32_t)0x007FU)            </span></div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0"> 3615</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0                         ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4"> 3616</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1                         ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9"> 3617</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2                         ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b"> 3618</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3                         ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d"> 3619</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4                         ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663"> 3620</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5                         ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f"> 3621</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6                         ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638"> 3623</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB                      ((uint32_t)0x0180U)            </span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61"> 3624</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0                     ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33"> 3625</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1                     ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 3627</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_EWI                        ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 3630</a></span>&#160;<span class="preprocessor">#define  WWDG_SR_EWIF                        ((uint32_t)0x01U)               </span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment">/*                      Digital to Analog Converter                           */</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 3638</a></span>&#160;<span class="preprocessor">#define  DAC_CR_EN1                          ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 3639</a></span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 3640</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN1                         ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 3642</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1                        ((uint32_t)0x00000038U)        </span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 3643</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_0                      ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 3644</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_1                      ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 3645</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_2                      ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 3647</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1                        ((uint32_t)0x000000C0U)        </span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 3648</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_0                      ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 3649</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_1                      ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 3651</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1                        ((uint32_t)0x00000F00U)        </span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 3652</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_0                      ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 3653</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_1                      ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 3654</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_2                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 3655</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_3                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 3657</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN1                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea"> 3658</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAUDRIE1                    ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 3659</a></span>&#160;<span class="preprocessor">#define  DAC_CR_EN2                          ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9"> 3660</a></span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF2                        ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 3661</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN2                         ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 3663</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2                        ((uint32_t)0x00380000U)        </span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 3664</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_0                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 3665</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_1                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 3666</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_2                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 3668</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2                        ((uint32_t)0x00C00000U)        </span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 3669</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_0                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 3670</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_1                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 3672</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2                        ((uint32_t)0x0F000000U)        </span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 3673</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_0                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 3674</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_1                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 3675</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_2                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 3676</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_3                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 3678</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN2                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15"> 3679</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAUDRIE2                    ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 3682</a></span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG1                 ((uint32_t)0x01U)               </span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 3683</a></span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG2                 ((uint32_t)0x02U)               </span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 3686</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12R1_DACC1DHR                ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 3689</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12L1_DACC1DHR                ((uint32_t)0xFFF0U)            </span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 3692</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8R1_DACC1DHR                 ((uint32_t)0xFFU)               </span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 3695</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12R2_DACC2DHR                ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 3698</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12L2_DACC2DHR                ((uint32_t)0xFFF0U)            </span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 3701</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8R2_DACC2DHR                 ((uint32_t)0xFFU)               </span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 3704</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC1DHR                ((uint32_t)0x00000FFFU)        </span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 3705</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC2DHR                ((uint32_t)0x0FFF0000U)        </span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 3708</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC1DHR                ((uint32_t)0x0000FFF0U)        </span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 3709</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC2DHR                ((uint32_t)0xFFF00000U)        </span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 3712</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC1DHR                 ((uint32_t)0x00FFU)            </span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 3713</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC2DHR                 ((uint32_t)0xFF00U)            </span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 3716</a></span>&#160;<span class="preprocessor">#define  DAC_DOR1_DACC1DOR                   ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 3719</a></span>&#160;<span class="preprocessor">#define  DAC_DOR2_DACC2DOR                   ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 3722</a></span>&#160;<span class="preprocessor">#define  DAC_SR_DMAUDR1                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 3723</a></span>&#160;<span class="preprocessor">#define  DAC_SR_DMAUDR2                      ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment">/*                                DBG                                         */</span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_IDCODE register  *************/</span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac"> 3730</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_DEV_ID                ((uint32_t)0x00000FFFU)</span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165"> 3731</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID                ((uint32_t)0xFFFF0000U)</span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;</div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_CR register  *****************/</span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a"> 3734</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_SLEEP                 ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75"> 3735</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STOP                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132"> 3736</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STANDBY               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9"> 3737</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_IOEN                ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;</div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10"> 3739</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE                ((uint32_t)0x000000C0U)</span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85"> 3740</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_0              ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e"> 3741</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_1              ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DBGMCU_APB1_FZ register  ************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf"> 3744</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM5_STOP            ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7"> 3745</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP            ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d"> 3746</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_RTC_STOP             ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88"> 3747</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP            ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a"> 3748</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP            ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e"> 3749</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT   ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6320aba695f6c3f97608e478533e96"> 3750</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT   ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b404dcea4857bccabbb03d6cce6be8c"> 3751</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_CAN1_STOP            ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadc3889d6b84d143c98ecbfd873a9a1a"> 3752</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_CAN2_STOP            ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;</div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_APB2_FZ register  ************/</span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb7be194b6ffb258b9e9f5ed08a931e"> 3755</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP        ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf12c17533a1e3262ee11f760e44f5127"> 3756</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM9_STOP        ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga354671c942db40e69820fd783ef955b4"> 3757</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM11_STOP       ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="comment">/******************************* ADC Instances ********************************/</span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23"> 3772</a></span>&#160;<span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160; </div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="comment">/******************************* CRC Instances ********************************/</span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaa514941a7f02f65eb27450c05e4e8dd1"> 3775</a></span>&#160;<span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;</div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="comment">/******************************* DAC Instances ********************************/</span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga94426b97cc5f1644d67f291cbcdba6d8"> 3778</a></span>&#160;<span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC)</span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;</div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="comment">/******************************** DMA Instances *******************************/</span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gafd60def465da605e33644e28072aee9c"> 3781</a></span>&#160;<span class="preprocessor">#define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream1) || \</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream2) || \</span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream3) || \</span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream4) || \</span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream5) || \</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream6) || \</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream7) || \</span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream0) || \</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream1) || \</span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream2) || \</span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream3) || \</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream4) || \</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream5) || \</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream6) || \</span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream7))</span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;</div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="comment">/******************************* GPIO Instances *******************************/</span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga783626dd2431afebea836a102e318957"> 3799</a></span>&#160;<span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOH))</span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="comment">/******************************** I2C Instances *******************************/</span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacdf0149a4e8c41a6814c13613c38a6b2"> 3805</a></span>&#160;<span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == I2C2)) </span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="comment">/******************************** I2S Instances *******************************/</span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0b35685911e3c7a38ee89e5cdc5a82fa"> 3808</a></span>&#160;<span class="preprocessor">#define IS_I2S_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == SPI1) || \</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI2) || \</span></div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI5))</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;</div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="comment">/******************************* LPTIM Instances ******************************/</span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga3efb0fd73c5f9fb4325f303d854638e8"> 3813</a></span>&#160;<span class="preprocessor">#define IS_LPTIM_INSTANCE(__INSTANCE__) ((__INSTANCE__) == LPTIM1)</span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;</div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="comment">/******************************* RNG Instances ********************************/</span></div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7369db258c1b8931b427262d0673751f"> 3816</a></span>&#160;<span class="preprocessor">#define IS_RNG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;</div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment">/****************************** RTC Instances *********************************/</span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab4230e8bd4d88adc4250f041d67375ce"> 3819</a></span>&#160;<span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;</div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="comment">/******************************** SPI Instances *******************************/</span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga59c7619a86c03df3ebeb4bd8aaef982c"> 3822</a></span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI2) || \</span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI5))</span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="comment">/*************************** SPI Extended Instances ***************************/</span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab0369be2387a328b352e8e05599dfc36"> 3826</a></span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE_EXT(INSTANCE) (((INSTANCE) == SPI1)    || \</span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == SPI2)    || \</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == SPI5))</span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="comment">/****************** TIM Instances : All supported instances *******************/</span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98"> 3831</a></span>&#160;<span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM5)   || \</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM6)   || \</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM9)   || \</span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM11))</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="comment">/************* TIM Instances : at least 1 capture/compare channel *************/</span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga55e57fd9226635978acbe40571f0d65c"> 3838</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM9)  || \</span></div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM11))</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="comment">/************ TIM Instances : at least 2 capture/compare channels *************/</span></div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c"> 3844</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM9))</span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;</div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="comment">/************ TIM Instances : at least 3 capture/compare channels *************/</span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga216d1d2994734fe2d722231e84d90525"> 3849</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="comment">/************ TIM Instances : at least 4 capture/compare channels *************/</span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gae72b7182a73d81c33196265b31091c07"> 3853</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;</div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="comment">/******************** TIM Instances : Advanced-control timers *****************/</span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7e85353dbe9dc9d80ad06f0b935c12e1"> 3857</a></span>&#160;<span class="preprocessor">#define IS_TIM_ADVANCED_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;</div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="comment">/******************* TIM Instances : Timer input XOR function *****************/</span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga2edbe09130dfe635f4d3228ee9f85fa7"> 3860</a></span>&#160;<span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;</div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="comment">/****************** TIM Instances : DMA requests generation (UDE) *************/</span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad51d77b3bcc12a3a5c308d727b561371"> 3864</a></span>&#160;<span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM6))</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;</div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment">/************ TIM Instances : DMA requests generation (CCxDE) *****************/</span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad80a186286ce3daa92249a8d52111aaf"> 3869</a></span>&#160;<span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="comment">/************ TIM Instances : DMA requests generation (COMDE) *****************/</span></div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga8111ef18a809cd882ef327399fdbfc8f"> 3873</a></span>&#160;<span class="preprocessor">#define IS_TIM_CCDMA_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM5)) </span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;</div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="comment">/******************** TIM Instances : DMA burst feature ***********************/</span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga1ed43d4e9823446a1b9d43afc452f42e"> 3877</a></span>&#160;<span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor">                                             ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="comment">/****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/</span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98104b1522d066b0c20205ca179d0eba"> 3881</a></span>&#160;<span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM6) || \</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM9))</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="comment">/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/</span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga3ba7d4187dba8dfb4ffd610312e8af14"> 3887</a></span>&#160;<span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM9))</span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;</div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="comment">/********************** TIM Instances : 32 bit Counter ************************/</span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac41867bf288927ff8ff10a85e67a591b"> 3892</a></span>&#160;<span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM5))</span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;</div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="comment">/***************** TIM Instances : external trigger input availabe ************/</span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac71942c3817f1a893ef84fefe69496b7"> 3895</a></span>&#160;<span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="comment">/****************** TIM Instances : remapping capability **********************/</span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9"> 3899</a></span>&#160;<span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM11))</span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;</div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="comment">/******************* TIM Instances : output(s) available **********************/</span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6517a51ea79512a42bc53c718a77f18e"> 3903</a></span>&#160;<span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor">    ((((INSTANCE) == TIM1) &amp;&amp;                  \</span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM5) &amp;&amp;                   \</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM9) &amp;&amp;                   \</span></div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM11) &amp;&amp;                  \</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1))))</span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;</div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="comment">/************ TIM Instances : complementary output(s) available ***************/</span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7181cfd1649c4e65e24b7c863e94a54f"> 3924</a></span>&#160;<span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3))))</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;</div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gafbce654f84a7c994817453695ac91cbe"> 3931</a></span>&#160;<span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART6))</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacbd2efab4cd39d4867c4dbeacb87e84b"> 3936</a></span>&#160;<span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART6))</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaf9a11d0720f3efa780126414a4ac50ad"> 3941</a></span>&#160;<span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART6))</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="comment">/********************* UART Instances : Smard card mode ***********************/</span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab2734c105403831749ccb34eeb058988"> 3946</a></span>&#160;<span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART6))</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;</div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98ae6698dc54d8441fce553a65bf5429"> 3951</a></span>&#160;<span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART6))     </span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="comment">/****************************** IWDG Instances ********************************/</span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad9ec4c52f0572ee67d043e006f1d5e39"> 3956</a></span>&#160;<span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;</div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="comment">/****************************** WWDG Instances ********************************/</span></div><div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac2a8aaec233e19987232455643a04d6f"> 3959</a></span>&#160;<span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;</div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="comment">/***************************** FMPI2C Instances *******************************/</span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0e0b999a82562c4a2e04e51ebd1fa99e"> 3962</a></span>&#160;<span class="preprocessor">#define IS_FMPI2C_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == FMPI2C1)</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;</div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;}</div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;</div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F410Rx_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;</div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;</div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;</div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">System configuration controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00302">stm32f401xc.h:302</a></div></div>
<div class="ttc" id="struct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00471">stm32f401xc.h:471</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00099">stm32f410rx.h:99</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00119">stm32f410rx.h:119</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00105">stm32f410rx.h:105</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00107">stm32f410rx.h:107</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00127">stm32f410rx.h:127</a></div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00256">stm32f401xc.h:256</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00130">stm32f410rx.h:130</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00094">stm32f410rx.h:94</a></div></div>
<div class="ttc" id="struct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00207">stm32f401xc.h:207</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00100">stm32f410rx.h:100</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00133">stm32f410rx.h:133</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00125">stm32f410rx.h:125</a></div></div>
<div class="ttc" id="core__cm4_8h_html"><div class="ttname"><a href="core__cm4_8h.html">core_cm4.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Core Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="struct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00243">stm32f401xc.h:243</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00110">stm32f410rx.h:110</a></div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00532">stm32f401xc.h:532</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00126">stm32f410rx.h:126</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0">FMPI2C1_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00147">stm32f410rx.h:147</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00143">stm32f410rx.h:143</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00139">stm32f410rx.h:139</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00115">stm32f410rx.h:115</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00102">stm32f410rx.h:102</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00118">stm32f410rx.h:118</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00093">stm32f410rx.h:93</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00137">stm32f410rx.h:137</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00088">stm32f410rx.h:88</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00085">stm32f410rx.h:85</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00285">stm32f401xc.h:285</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00109">stm32f410rx.h:109</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00141">stm32f410rx.h:141</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00140">stm32f410rx.h:140</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00090">stm32f410rx.h:90</a></div></div>
<div class="ttc" id="struct_l_p_t_i_m___type_def_html"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html">LPTIM_TypeDef</a></div><div class="ttdoc">LPTIMER. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f410cx_8h_source.html#l00563">stm32f410cx.h:563</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00142">stm32f410rx.h:142</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00098">stm32f410rx.h:98</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="struct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00171">stm32f401xc.h:171</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00112">stm32f410rx.h:112</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00108">stm32f410rx.h:108</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00111">stm32f410rx.h:111</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00144">stm32f410rx.h:144</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00136">stm32f410rx.h:136</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00517">stm32f401xc.h:517</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501">FMPI2C1_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00146">stm32f410rx.h:146</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00488">stm32f401xc.h:488</a></div></div>
<div class="ttc" id="struct_d_m_a___stream___type_def_html"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00233">stm32f401xc.h:233</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00128">stm32f410rx.h:128</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f405xx_8h_source.html#l00307">stm32f405xx.h:307</a></div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00270">stm32f401xc.h:270</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00123">stm32f410rx.h:123</a></div></div>
<div class="ttc" id="struct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00345">stm32f401xc.h:345</a></div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00333">stm32f401xc.h:333</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00104">stm32f410rx.h:104</a></div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00195">stm32f401xc.h:195</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00092">stm32f410rx.h:92</a></div></div>
<div class="ttc" id="struct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00355">stm32f401xc.h:355</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00120">stm32f410rx.h:120</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00101">stm32f410rx.h:101</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00113">stm32f410rx.h:113</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00095">stm32f410rx.h:95</a></div></div>
<div class="ttc" id="struct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00394">stm32f401xc.h:394</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00124">stm32f410rx.h:124</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00091">stm32f410rx.h:91</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00135">stm32f410rx.h:135</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00116">stm32f410rx.h:116</a></div></div>
<div class="ttc" id="struct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00315">stm32f401xc.h:315</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00121">stm32f410rx.h:121</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00114">stm32f410rx.h:114</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00122">stm32f410rx.h:122</a></div></div>
<div class="ttc" id="struct_r_n_g___type_def_html"><div class="ttname"><a href="struct_r_n_g___type_def.html">RNG_TypeDef</a></div><div class="ttdoc">RNG. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f405xx_8h_source.html#l00708">stm32f405xx.h:708</a></div></div>
<div class="ttc" id="struct_f_m_p_i2_c___type_def_html"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html">FMPI2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f410cx_8h_source.html#l00354">stm32f410cx.h:354</a></div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00220">stm32f401xc.h:220</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00138">stm32f410rx.h:138</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00097">stm32f410rx.h:97</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00148">stm32f410rx.h:148</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00131">stm32f410rx.h:131</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77">SPI5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00145">stm32f410rx.h:145</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00129">stm32f410rx.h:129</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00103">stm32f410rx.h:103</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00134">stm32f410rx.h:134</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00117">stm32f410rx.h:117</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00132">stm32f410rx.h:132</a></div></div>
<div class="ttc" id="system__stm32f4xx_8h_html"><div class="ttname"><a href="system__stm32f4xx_8h.html">system_stm32f4xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device System Source File for STM32F4xx devices. </div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00106">stm32f410rx.h:106</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f410rx_8h_source.html#l00089">stm32f410rx.h:89</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
