Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jun 29 09:18:33 2023
| Host         : jvaldivieso running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                          Violations  
---------  ----------------  -----------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell          756         
SYNTH-15   Warning           Byte wide write enable not inferred  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (756)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2571)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (756)
--------------------------
 There are 756 register/latch pins with no clock driven by root clock pin: clk50mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2571)
---------------------------------------------------
 There are 2571 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 clk50mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 f  clk50mhz_reg/Q
                         net (fo=2, routed)           0.753     6.328    clk50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.452 r  clk50mhz_i_1/O
                         net (fo=1, routed)           0.000     6.452    clk50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
                         clock pessimism              0.299    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.112    clk50mhz_reg
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clk50mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  clk50mhz_reg/Q
                         net (fo=2, routed)           0.285     1.904    clk50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.949 r  clk50mhz_i_1/O
                         net (fo=1, routed)           0.000     1.949    clk50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.569    clk50mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    clk50mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clk50mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clk50mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clk50mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clk50mhz_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2572 Endpoints
Min Delay          2572 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_1_2/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.818ns  (logic 4.594ns (17.130%)  route 22.224ns (82.870%))
  Logic Levels:           23  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         2.328     2.747    riscv_steel_core_instance/integer_file_instance/alu_2nd_operand_source_stage3
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.299     3.046 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_104/O
                         net (fo=33, routed)          3.172     6.218    riscv_steel_core_instance/integer_file_instance/rs2_data_stage3_reg[1]
    SLICE_X27Y106        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218/O
                         net (fo=1, routed)           0.531     6.873    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.399 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.399    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.513    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.627    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_111/CO[3]
                         net (fo=1, routed)           1.127     8.869    riscv_steel_core_instance/integer_file_instance/rv32i_alu_instance/data6
    SLICE_X27Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.993 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           1.115    10.107    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.231 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.000    10.231    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X31Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    10.443 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_15/O
                         net (fo=2, routed)           1.367    11.810    riscv_steel_core_instance/integer_file_instance/alu_operation_code_stage3_reg[0][0]
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.299    12.109 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.263    12.372    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_3/O
                         net (fo=4, routed)           1.107    13.603    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X26Y105        LUT4 (Prop_lut4_I0_O)        0.152    13.755 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[0]_i_1/O
                         net (fo=9, routed)           1.190    14.945    riscv_steel_core_instance/csr_file_instance/writeback_mux_selector_stage3_reg[2][0]
    SLICE_X24Y102        LUT4 (Prop_lut4_I2_O)        0.326    15.271 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62/O
                         net (fo=1, routed)           0.000    15.271    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.803 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.803    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.917    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.031    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10_n_0
    SLICE_X24Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.145 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[3]
                         net (fo=1, routed)           1.301    17.446    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X25Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.570 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           1.029    18.598    dual_port_ram_instance/misaligned_address_exception_reg
    SLICE_X30Y100        LUT6 (Prop_lut6_I3_O)        0.124    18.722 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=35, routed)          2.960    21.682    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X10Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.806 r  riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_2/O
                         net (fo=1, routed)           1.006    22.812    riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_2_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I5_O)        0.124    22.936 r  riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_1/O
                         net (fo=2, routed)           0.890    23.826    riscv_steel_core_instance/csr_file_instance/next_program_counter[11]
    SLICE_X8Y106         LUT2 (Prop_lut2_I0_O)        0.153    23.979 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_16/O
                         net (fo=16, routed)          2.838    26.818    dual_port_ram_instance/port0_address[12]
    RAMB36_X1Y16         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_0_3/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.514ns  (logic 4.594ns (17.327%)  route 21.920ns (82.673%))
  Logic Levels:           23  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         2.328     2.747    riscv_steel_core_instance/integer_file_instance/alu_2nd_operand_source_stage3
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.299     3.046 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_104/O
                         net (fo=33, routed)          3.172     6.218    riscv_steel_core_instance/integer_file_instance/rs2_data_stage3_reg[1]
    SLICE_X27Y106        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218/O
                         net (fo=1, routed)           0.531     6.873    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.399 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.399    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.513    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.627    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_111/CO[3]
                         net (fo=1, routed)           1.127     8.869    riscv_steel_core_instance/integer_file_instance/rv32i_alu_instance/data6
    SLICE_X27Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.993 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           1.115    10.107    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.231 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.000    10.231    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X31Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    10.443 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_15/O
                         net (fo=2, routed)           1.367    11.810    riscv_steel_core_instance/integer_file_instance/alu_operation_code_stage3_reg[0][0]
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.299    12.109 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.263    12.372    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_3/O
                         net (fo=4, routed)           1.107    13.603    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X26Y105        LUT4 (Prop_lut4_I0_O)        0.152    13.755 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[0]_i_1/O
                         net (fo=9, routed)           1.190    14.945    riscv_steel_core_instance/csr_file_instance/writeback_mux_selector_stage3_reg[2][0]
    SLICE_X24Y102        LUT4 (Prop_lut4_I2_O)        0.326    15.271 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62/O
                         net (fo=1, routed)           0.000    15.271    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.803 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.803    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.917    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.031    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10_n_0
    SLICE_X24Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.145 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[3]
                         net (fo=1, routed)           1.301    17.446    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X25Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.570 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           1.029    18.598    dual_port_ram_instance/misaligned_address_exception_reg
    SLICE_X30Y100        LUT6 (Prop_lut6_I3_O)        0.124    18.722 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=35, routed)          2.960    21.682    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X10Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.806 r  riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_2/O
                         net (fo=1, routed)           1.006    22.812    riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_2_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I5_O)        0.124    22.936 r  riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_1/O
                         net (fo=2, routed)           0.890    23.826    riscv_steel_core_instance/csr_file_instance/next_program_counter[11]
    SLICE_X8Y106         LUT2 (Prop_lut2_I0_O)        0.153    23.979 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_16/O
                         net (fo=16, routed)          2.535    26.514    dual_port_ram_instance/port0_address[12]
    RAMB36_X0Y15         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_3_1/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.513ns  (logic 4.594ns (17.327%)  route 21.919ns (82.673%))
  Logic Levels:           23  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         2.328     2.747    riscv_steel_core_instance/integer_file_instance/alu_2nd_operand_source_stage3
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.299     3.046 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_104/O
                         net (fo=33, routed)          3.172     6.218    riscv_steel_core_instance/integer_file_instance/rs2_data_stage3_reg[1]
    SLICE_X27Y106        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218/O
                         net (fo=1, routed)           0.531     6.873    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.399 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.399    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.513    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.627    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_111/CO[3]
                         net (fo=1, routed)           1.127     8.869    riscv_steel_core_instance/integer_file_instance/rv32i_alu_instance/data6
    SLICE_X27Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.993 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           1.115    10.107    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.231 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.000    10.231    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X31Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    10.443 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_15/O
                         net (fo=2, routed)           1.367    11.810    riscv_steel_core_instance/integer_file_instance/alu_operation_code_stage3_reg[0][0]
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.299    12.109 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.263    12.372    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_3/O
                         net (fo=4, routed)           1.107    13.603    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X26Y105        LUT4 (Prop_lut4_I0_O)        0.152    13.755 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[0]_i_1/O
                         net (fo=9, routed)           1.190    14.945    riscv_steel_core_instance/csr_file_instance/writeback_mux_selector_stage3_reg[2][0]
    SLICE_X24Y102        LUT4 (Prop_lut4_I2_O)        0.326    15.271 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62/O
                         net (fo=1, routed)           0.000    15.271    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.803 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.803    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.917    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.031    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10_n_0
    SLICE_X24Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.145 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[3]
                         net (fo=1, routed)           1.301    17.446    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X25Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.570 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           1.029    18.598    dual_port_ram_instance/misaligned_address_exception_reg
    SLICE_X30Y100        LUT6 (Prop_lut6_I3_O)        0.124    18.722 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=35, routed)          2.960    21.682    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X10Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.806 r  riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_2/O
                         net (fo=1, routed)           1.006    22.812    riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_2_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I5_O)        0.124    22.936 r  riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_1/O
                         net (fo=2, routed)           0.890    23.826    riscv_steel_core_instance/csr_file_instance/next_program_counter[11]
    SLICE_X8Y106         LUT2 (Prop_lut2_I0_O)        0.153    23.979 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_16/O
                         net (fo=16, routed)          2.534    26.513    dual_port_ram_instance/port0_address[12]
    RAMB36_X2Y19         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_1_3/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.480ns  (logic 4.594ns (17.349%)  route 21.886ns (82.651%))
  Logic Levels:           23  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         2.328     2.747    riscv_steel_core_instance/integer_file_instance/alu_2nd_operand_source_stage3
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.299     3.046 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_104/O
                         net (fo=33, routed)          3.172     6.218    riscv_steel_core_instance/integer_file_instance/rs2_data_stage3_reg[1]
    SLICE_X27Y106        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218/O
                         net (fo=1, routed)           0.531     6.873    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.399 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.399    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.513    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.627    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_111/CO[3]
                         net (fo=1, routed)           1.127     8.869    riscv_steel_core_instance/integer_file_instance/rv32i_alu_instance/data6
    SLICE_X27Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.993 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           1.115    10.107    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.231 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.000    10.231    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X31Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    10.443 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_15/O
                         net (fo=2, routed)           1.367    11.810    riscv_steel_core_instance/integer_file_instance/alu_operation_code_stage3_reg[0][0]
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.299    12.109 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.263    12.372    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_3/O
                         net (fo=4, routed)           1.107    13.603    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X26Y105        LUT4 (Prop_lut4_I0_O)        0.152    13.755 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[0]_i_1/O
                         net (fo=9, routed)           1.190    14.945    riscv_steel_core_instance/csr_file_instance/writeback_mux_selector_stage3_reg[2][0]
    SLICE_X24Y102        LUT4 (Prop_lut4_I2_O)        0.326    15.271 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62/O
                         net (fo=1, routed)           0.000    15.271    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.803 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.803    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.917    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.031    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10_n_0
    SLICE_X24Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.145 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[3]
                         net (fo=1, routed)           1.301    17.446    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X25Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.570 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           1.029    18.598    dual_port_ram_instance/misaligned_address_exception_reg
    SLICE_X30Y100        LUT6 (Prop_lut6_I3_O)        0.124    18.722 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=35, routed)          2.960    21.682    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X10Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.806 r  riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_2/O
                         net (fo=1, routed)           1.006    22.812    riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_2_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I5_O)        0.124    22.936 r  riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_1/O
                         net (fo=2, routed)           0.890    23.826    riscv_steel_core_instance/csr_file_instance/next_program_counter[11]
    SLICE_X8Y106         LUT2 (Prop_lut2_I0_O)        0.153    23.979 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_16/O
                         net (fo=16, routed)          2.500    26.480    dual_port_ram_instance/port0_address[12]
    RAMB36_X1Y17         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_1_1/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.363ns  (logic 4.594ns (17.426%)  route 21.769ns (82.574%))
  Logic Levels:           23  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         2.328     2.747    riscv_steel_core_instance/integer_file_instance/alu_2nd_operand_source_stage3
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.299     3.046 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_104/O
                         net (fo=33, routed)          3.172     6.218    riscv_steel_core_instance/integer_file_instance/rs2_data_stage3_reg[1]
    SLICE_X27Y106        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218/O
                         net (fo=1, routed)           0.531     6.873    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.399 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.399    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.513    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.627    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_111/CO[3]
                         net (fo=1, routed)           1.127     8.869    riscv_steel_core_instance/integer_file_instance/rv32i_alu_instance/data6
    SLICE_X27Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.993 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           1.115    10.107    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.231 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.000    10.231    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X31Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    10.443 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_15/O
                         net (fo=2, routed)           1.367    11.810    riscv_steel_core_instance/integer_file_instance/alu_operation_code_stage3_reg[0][0]
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.299    12.109 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.263    12.372    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_3/O
                         net (fo=4, routed)           1.107    13.603    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X26Y105        LUT4 (Prop_lut4_I0_O)        0.152    13.755 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[0]_i_1/O
                         net (fo=9, routed)           1.190    14.945    riscv_steel_core_instance/csr_file_instance/writeback_mux_selector_stage3_reg[2][0]
    SLICE_X24Y102        LUT4 (Prop_lut4_I2_O)        0.326    15.271 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62/O
                         net (fo=1, routed)           0.000    15.271    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.803 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.803    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.917    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.031    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10_n_0
    SLICE_X24Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.145 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[3]
                         net (fo=1, routed)           1.301    17.446    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X25Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.570 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           1.029    18.598    dual_port_ram_instance/misaligned_address_exception_reg
    SLICE_X30Y100        LUT6 (Prop_lut6_I3_O)        0.124    18.722 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=35, routed)          2.960    21.682    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X10Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.806 r  riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_2/O
                         net (fo=1, routed)           1.006    22.812    riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_2_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I5_O)        0.124    22.936 r  riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_1/O
                         net (fo=2, routed)           0.890    23.826    riscv_steel_core_instance/csr_file_instance/next_program_counter[11]
    SLICE_X8Y106         LUT2 (Prop_lut2_I0_O)        0.153    23.979 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_16/O
                         net (fo=16, routed)          2.384    26.363    dual_port_ram_instance/port0_address[12]
    RAMB36_X2Y18         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_0_0/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.176ns  (logic 4.594ns (17.550%)  route 21.582ns (82.450%))
  Logic Levels:           23  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         2.328     2.747    riscv_steel_core_instance/integer_file_instance/alu_2nd_operand_source_stage3
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.299     3.046 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_104/O
                         net (fo=33, routed)          3.172     6.218    riscv_steel_core_instance/integer_file_instance/rs2_data_stage3_reg[1]
    SLICE_X27Y106        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218/O
                         net (fo=1, routed)           0.531     6.873    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.399 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.399    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.513    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.627    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_111/CO[3]
                         net (fo=1, routed)           1.127     8.869    riscv_steel_core_instance/integer_file_instance/rv32i_alu_instance/data6
    SLICE_X27Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.993 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           1.115    10.107    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.231 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.000    10.231    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X31Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    10.443 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_15/O
                         net (fo=2, routed)           1.367    11.810    riscv_steel_core_instance/integer_file_instance/alu_operation_code_stage3_reg[0][0]
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.299    12.109 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.263    12.372    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_3/O
                         net (fo=4, routed)           1.107    13.603    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X26Y105        LUT4 (Prop_lut4_I0_O)        0.152    13.755 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[0]_i_1/O
                         net (fo=9, routed)           1.190    14.945    riscv_steel_core_instance/csr_file_instance/writeback_mux_selector_stage3_reg[2][0]
    SLICE_X24Y102        LUT4 (Prop_lut4_I2_O)        0.326    15.271 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62/O
                         net (fo=1, routed)           0.000    15.271    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.803 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.803    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.917    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.031    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10_n_0
    SLICE_X24Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.145 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[3]
                         net (fo=1, routed)           1.301    17.446    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X25Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.570 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           1.029    18.598    dual_port_ram_instance/misaligned_address_exception_reg
    SLICE_X30Y100        LUT6 (Prop_lut6_I3_O)        0.124    18.722 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=35, routed)          2.960    21.682    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X10Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.806 r  riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_2/O
                         net (fo=1, routed)           1.006    22.812    riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_2_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I5_O)        0.124    22.936 r  riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_1/O
                         net (fo=2, routed)           0.890    23.826    riscv_steel_core_instance/csr_file_instance/next_program_counter[11]
    SLICE_X8Y106         LUT2 (Prop_lut2_I0_O)        0.153    23.979 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_16/O
                         net (fo=16, routed)          2.197    26.176    dual_port_ram_instance/port0_address[12]
    RAMB36_X0Y16         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_3_0/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.142ns  (logic 4.594ns (17.573%)  route 21.548ns (82.427%))
  Logic Levels:           23  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         2.328     2.747    riscv_steel_core_instance/integer_file_instance/alu_2nd_operand_source_stage3
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.299     3.046 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_104/O
                         net (fo=33, routed)          3.172     6.218    riscv_steel_core_instance/integer_file_instance/rs2_data_stage3_reg[1]
    SLICE_X27Y106        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218/O
                         net (fo=1, routed)           0.531     6.873    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.399 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.399    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.513    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.627    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_111/CO[3]
                         net (fo=1, routed)           1.127     8.869    riscv_steel_core_instance/integer_file_instance/rv32i_alu_instance/data6
    SLICE_X27Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.993 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           1.115    10.107    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.231 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.000    10.231    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X31Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    10.443 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_15/O
                         net (fo=2, routed)           1.367    11.810    riscv_steel_core_instance/integer_file_instance/alu_operation_code_stage3_reg[0][0]
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.299    12.109 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.263    12.372    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_3/O
                         net (fo=4, routed)           1.107    13.603    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X26Y105        LUT4 (Prop_lut4_I0_O)        0.152    13.755 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[0]_i_1/O
                         net (fo=9, routed)           1.190    14.945    riscv_steel_core_instance/csr_file_instance/writeback_mux_selector_stage3_reg[2][0]
    SLICE_X24Y102        LUT4 (Prop_lut4_I2_O)        0.326    15.271 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62/O
                         net (fo=1, routed)           0.000    15.271    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.803 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.803    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.917    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.031    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10_n_0
    SLICE_X24Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.145 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[3]
                         net (fo=1, routed)           1.301    17.446    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X25Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.570 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           1.029    18.598    dual_port_ram_instance/misaligned_address_exception_reg
    SLICE_X30Y100        LUT6 (Prop_lut6_I3_O)        0.124    18.722 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=35, routed)          2.960    21.682    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X10Y107        LUT6 (Prop_lut6_I4_O)        0.124    21.806 r  riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_2/O
                         net (fo=1, routed)           1.006    22.812    riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_2_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I5_O)        0.124    22.936 r  riscv_steel_core_instance/csr_file_instance/program_counter[14]_i_1/O
                         net (fo=2, routed)           0.890    23.826    riscv_steel_core_instance/csr_file_instance/next_program_counter[11]
    SLICE_X8Y106         LUT2 (Prop_lut2_I0_O)        0.153    23.979 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_16/O
                         net (fo=16, routed)          2.162    26.142    dual_port_ram_instance/port0_address[12]
    RAMB36_X1Y18         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_1_2/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.930ns  (logic 4.565ns (17.605%)  route 21.365ns (82.395%))
  Logic Levels:           23  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         2.328     2.747    riscv_steel_core_instance/integer_file_instance/alu_2nd_operand_source_stage3
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.299     3.046 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_104/O
                         net (fo=33, routed)          3.172     6.218    riscv_steel_core_instance/integer_file_instance/rs2_data_stage3_reg[1]
    SLICE_X27Y106        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218/O
                         net (fo=1, routed)           0.531     6.873    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.399 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.399    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.513    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.627    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_111/CO[3]
                         net (fo=1, routed)           1.127     8.869    riscv_steel_core_instance/integer_file_instance/rv32i_alu_instance/data6
    SLICE_X27Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.993 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           1.115    10.107    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.231 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.000    10.231    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X31Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    10.443 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_15/O
                         net (fo=2, routed)           1.367    11.810    riscv_steel_core_instance/integer_file_instance/alu_operation_code_stage3_reg[0][0]
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.299    12.109 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.263    12.372    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_3/O
                         net (fo=4, routed)           1.107    13.603    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X26Y105        LUT4 (Prop_lut4_I0_O)        0.152    13.755 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[0]_i_1/O
                         net (fo=9, routed)           1.190    14.945    riscv_steel_core_instance/csr_file_instance/writeback_mux_selector_stage3_reg[2][0]
    SLICE_X24Y102        LUT4 (Prop_lut4_I2_O)        0.326    15.271 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62/O
                         net (fo=1, routed)           0.000    15.271    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.803 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.803    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.917    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.031    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10_n_0
    SLICE_X24Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.145 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[3]
                         net (fo=1, routed)           1.301    17.446    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X25Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.570 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           1.029    18.598    dual_port_ram_instance/misaligned_address_exception_reg
    SLICE_X30Y100        LUT6 (Prop_lut6_I3_O)        0.124    18.722 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=35, routed)          2.101    20.823    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X10Y102        LUT6 (Prop_lut6_I4_O)        0.124    20.947 r  riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_2/O
                         net (fo=1, routed)           0.807    21.754    riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_2_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.124    21.878 r  riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_1/O
                         net (fo=2, routed)           1.139    23.016    riscv_steel_core_instance/csr_file_instance/next_program_counter[2]
    SLICE_X9Y105         LUT2 (Prop_lut2_I0_O)        0.124    23.140 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_25/O
                         net (fo=16, routed)          2.790    25.930    dual_port_ram_instance/port0_address[2]
    RAMB36_X1Y16         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_0_3/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.920ns  (logic 4.565ns (17.612%)  route 21.355ns (82.388%))
  Logic Levels:           23  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         2.328     2.747    riscv_steel_core_instance/integer_file_instance/alu_2nd_operand_source_stage3
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.299     3.046 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_104/O
                         net (fo=33, routed)          3.172     6.218    riscv_steel_core_instance/integer_file_instance/rs2_data_stage3_reg[1]
    SLICE_X27Y106        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218/O
                         net (fo=1, routed)           0.531     6.873    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.399 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.399    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.513    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.627    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_111/CO[3]
                         net (fo=1, routed)           1.127     8.869    riscv_steel_core_instance/integer_file_instance/rv32i_alu_instance/data6
    SLICE_X27Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.993 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           1.115    10.107    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.231 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.000    10.231    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X31Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    10.443 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_15/O
                         net (fo=2, routed)           1.367    11.810    riscv_steel_core_instance/integer_file_instance/alu_operation_code_stage3_reg[0][0]
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.299    12.109 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.263    12.372    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_3/O
                         net (fo=4, routed)           1.107    13.603    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X26Y105        LUT4 (Prop_lut4_I0_O)        0.152    13.755 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[0]_i_1/O
                         net (fo=9, routed)           1.190    14.945    riscv_steel_core_instance/csr_file_instance/writeback_mux_selector_stage3_reg[2][0]
    SLICE_X24Y102        LUT4 (Prop_lut4_I2_O)        0.326    15.271 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62/O
                         net (fo=1, routed)           0.000    15.271    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.803 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.803    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.917    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.031    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10_n_0
    SLICE_X24Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.145 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[3]
                         net (fo=1, routed)           1.301    17.446    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X25Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.570 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           1.029    18.598    dual_port_ram_instance/misaligned_address_exception_reg
    SLICE_X30Y100        LUT6 (Prop_lut6_I3_O)        0.124    18.722 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=35, routed)          2.101    20.823    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X10Y102        LUT6 (Prop_lut6_I4_O)        0.124    20.947 r  riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_2/O
                         net (fo=1, routed)           0.807    21.754    riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_2_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.124    21.878 r  riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_1/O
                         net (fo=2, routed)           1.139    23.016    riscv_steel_core_instance/csr_file_instance/next_program_counter[2]
    SLICE_X9Y105         LUT2 (Prop_lut2_I0_O)        0.124    23.140 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_25/O
                         net (fo=16, routed)          2.780    25.920    dual_port_ram_instance/port0_address[2]
    RAMB36_X0Y15         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dual_port_ram_instance/ram_reg_1_1/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.897ns  (logic 4.565ns (17.627%)  route 21.332ns (82.372%))
  Logic Levels:           23  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE                         0.000     0.000 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/C
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  riscv_steel_core_instance/alu_2nd_operand_source_stage3_reg/Q
                         net (fo=231, routed)         2.328     2.747    riscv_steel_core_instance/integer_file_instance/alu_2nd_operand_source_stage3
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.299     3.046 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_104/O
                         net (fo=33, routed)          3.172     6.218    riscv_steel_core_instance/integer_file_instance/rs2_data_stage3_reg[1]
    SLICE_X27Y106        LUT6 (Prop_lut6_I5_O)        0.124     6.342 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218/O
                         net (fo=1, routed)           0.531     6.873    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_218_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.399 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202/CO[3]
                         net (fo=1, routed)           0.000     7.399    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_202_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183/CO[3]
                         net (fo=1, routed)           0.000     7.513    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_183_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.627    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_152_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_111/CO[3]
                         net (fo=1, routed)           1.127     8.869    riscv_steel_core_instance/integer_file_instance/rv32i_alu_instance/data6
    SLICE_X27Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.993 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55/O
                         net (fo=1, routed)           1.115    10.107    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.231 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.000    10.231    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X31Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    10.443 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_15/O
                         net (fo=2, routed)           1.367    11.810    riscv_steel_core_instance/integer_file_instance/alu_operation_code_stage3_reg[0][0]
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.299    12.109 r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5_i_17/O
                         net (fo=1, routed)           0.263    12.372    riscv_steel_core_instance/csr_file_instance/rs2_data_stage3_reg[0]_0
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_3/O
                         net (fo=4, routed)           1.107    13.603    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[0]
    SLICE_X26Y105        LUT4 (Prop_lut4_I0_O)        0.152    13.755 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[0]_i_1/O
                         net (fo=9, routed)           1.190    14.945    riscv_steel_core_instance/csr_file_instance/writeback_mux_selector_stage3_reg[2][0]
    SLICE_X24Y102        LUT4 (Prop_lut4_I2_O)        0.326    15.271 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62/O
                         net (fo=1, routed)           0.000    15.271    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_62_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.803 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.803    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_40_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.917 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.917    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_23_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.031 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.031    riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_10_n_0
    SLICE_X24Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.145 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_reg_i_8/CO[3]
                         net (fo=1, routed)           1.301    17.446    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X25Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.570 r  riscv_steel_core_instance/csr_file_instance/misaligned_address_exception_i_5/O
                         net (fo=1, routed)           1.029    18.598    dual_port_ram_instance/misaligned_address_exception_reg
    SLICE_X30Y100        LUT6 (Prop_lut6_I3_O)        0.124    18.722 r  dual_port_ram_instance/misaligned_address_exception_i_2/O
                         net (fo=35, routed)          2.101    20.823    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X10Y102        LUT6 (Prop_lut6_I4_O)        0.124    20.947 r  riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_2/O
                         net (fo=1, routed)           0.807    21.754    riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_2_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.124    21.878 r  riscv_steel_core_instance/csr_file_instance/program_counter[4]_i_1/O
                         net (fo=2, routed)           1.139    23.016    riscv_steel_core_instance/csr_file_instance/next_program_counter[2]
    SLICE_X9Y105         LUT2 (Prop_lut2_I0_O)        0.124    23.140 r  riscv_steel_core_instance/csr_file_instance/ram_reg_0_0_i_25/O
                         net (fo=16, routed)          2.757    25.897    dual_port_ram_instance/port0_address[2]
    RAMB36_X2Y18         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE                         0.000     0.000 r  riscv_steel_core_instance/program_counter_stage3_reg[5]/C
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/program_counter_stage3_reg[5]/Q
                         net (fo=1, routed)           0.056     0.197    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_0[4]
    SLICE_X8Y103         LUT6 (Prop_lut6_I0_O)        0.045     0.242 r  riscv_steel_core_instance/csr_file_instance/mepc[5]_i_1/O
                         net (fo=1, routed)           0.000     0.242    riscv_steel_core_instance/csr_file_instance/mepc0_in[5]
    SLICE_X8Y103         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/rx_register_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.722%)  route 0.112ns (44.278%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE                         0.000     0.000 r  uart_instance/rx_register_reg[2]/C
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_instance/rx_register_reg[2]/Q
                         net (fo=2, routed)           0.112     0.253    uart_instance/p_2_in[1]
    SLICE_X29Y99         FDRE                                         r  uart_instance/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/rx_register_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/rx_register_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.586%)  route 0.117ns (45.414%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE                         0.000     0.000 r  uart_instance/rx_register_reg[3]/C
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_instance/rx_register_reg[3]/Q
                         net (fo=2, routed)           0.117     0.258    uart_instance/p_2_in[2]
    SLICE_X29Y98         FDRE                                         r  uart_instance/rx_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/rx_register_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE                         0.000     0.000 r  uart_instance/rx_register_reg[4]/C
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_instance/rx_register_reg[4]/Q
                         net (fo=2, routed)           0.135     0.263    uart_instance/p_2_in[3]
    SLICE_X29Y99         FDRE                                         r  uart_instance/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  riscv_steel_core_instance/program_counter_stage3_reg[10]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/program_counter_stage3_reg[10]/Q
                         net (fo=1, routed)           0.091     0.232    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_0[9]
    SLICE_X8Y106         LUT6 (Prop_lut6_I0_O)        0.045     0.277 r  riscv_steel_core_instance/csr_file_instance/mepc[10]_i_1/O
                         net (fo=1, routed)           0.000     0.277    riscv_steel_core_instance/csr_file_instance/mepc0_in[10]
    SLICE_X8Y106         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/tx_register_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/tx_register_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE                         0.000     0.000 r  uart_instance/tx_register_reg[3]/C
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_instance/tx_register_reg[3]/Q
                         net (fo=1, routed)           0.054     0.182    riscv_steel_core_instance/csr_file_instance/tx_register_reg[7][1]
    SLICE_X31Y97         LUT5 (Prop_lut5_I3_O)        0.099     0.281 r  riscv_steel_core_instance/csr_file_instance/tx_register[2]_i_1/O
                         net (fo=1, routed)           0.000     0.281    uart_instance/tx_register_reg[8]_0[1]
    SLICE_X31Y97         FDRE                                         r  uart_instance/tx_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y114        FDRE                         0.000     0.000 r  riscv_steel_core_instance/program_counter_stage3_reg[27]/C
    SLICE_X21Y114        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/program_counter_stage3_reg[27]/Q
                         net (fo=1, routed)           0.097     0.238    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_0[26]
    SLICE_X20Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.283 r  riscv_steel_core_instance/csr_file_instance/mepc[27]_i_1/O
                         net (fo=1, routed)           0.000     0.283    riscv_steel_core_instance/csr_file_instance/mepc0_in[27]
    SLICE_X20Y114        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/tx_bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/tx_bit_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE                         0.000     0.000 r  uart_instance/tx_bit_counter_reg[2]/C
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_instance/tx_bit_counter_reg[2]/Q
                         net (fo=6, routed)           0.083     0.247    uart_instance/tx_bit_counter_reg_n_0_[2]
    SLICE_X31Y98         LUT6 (Prop_lut6_I2_O)        0.045     0.292 r  uart_instance/tx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.292    uart_instance/tx_bit_counter[3]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  uart_instance/tx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/rx_register_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/rx_register_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.128ns (43.704%)  route 0.165ns (56.296%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE                         0.000     0.000 r  uart_instance/rx_register_reg[5]/C
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_instance/rx_register_reg[5]/Q
                         net (fo=2, routed)           0.165     0.293    uart_instance/p_2_in[4]
    SLICE_X29Y98         FDRE                                         r  uart_instance/rx_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/tx_bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_instance/tx_bit_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE                         0.000     0.000 r  uart_instance/tx_bit_counter_reg[2]/C
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_instance/tx_bit_counter_reg[2]/Q
                         net (fo=6, routed)           0.084     0.248    uart_instance/tx_bit_counter_reg_n_0_[2]
    SLICE_X31Y98         LUT6 (Prop_lut6_I1_O)        0.045     0.293 r  uart_instance/tx_bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.293    uart_instance/tx_bit_counter[1]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  uart_instance/tx_bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------





