(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "top")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "top")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/S  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[1\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI7LM54\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI7LM54\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[1\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/S  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIL7J8\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIL7J8\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIL7J8\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIL7J8\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIL7J8\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIL7J8\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/S  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[10\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[9\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[8\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIL7J8\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIL7J8\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC_0\[6\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I70_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I70_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/S  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC\[6\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_2/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC_0\[2\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC_0\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I42_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I42_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_2/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I42_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I42_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I40_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I40_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I40_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I40_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I43_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I43_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I42_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I42_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIIDSC\[1\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIIDSC\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I42_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I42_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC_0\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC_0\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I70_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I70_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIIDSC\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIIDSC\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNII0DM1\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNII0DM1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m1/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m1/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I40_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I40_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC_0\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC_0\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_5/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_5/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m1/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m1/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/S  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIIDSC\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIIDSC\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_1/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_1/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNITEI292/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNITEI292/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI95VVE2/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI95VVE2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_1/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_1/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_1/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_1/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_1/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_1/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I43_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I43_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m22/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_5/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_5/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I15_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I15_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I40_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I40_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/S  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI7LM54\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI7LM54\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_1/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_1/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_3/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_x3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_x3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_2/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_3/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI7LM54\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI7LM54\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I15_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I15_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_2/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_3/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_5/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_5/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_5/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_5/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m8_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m23/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m23/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m29/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m29/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_2/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_3/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0_3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m1/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m1/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m28/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m28/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_25/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_25/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m4/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNII0DM1\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNII0DM1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[4\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m2/B  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/B  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_11/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_11/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNII0DM1\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNII0DM1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/S  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m4/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNII0DM1\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNII0DM1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_1/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_1/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_i_a4_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_i_a4_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_1/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_1/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m5_0_a2_6/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_x3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_x3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_3\[4\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_3\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/S  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_49/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_49/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_1_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_81/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_58/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_58/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_x3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_x3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I70_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I70_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m29/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m29/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m1/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m1/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m28/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m28/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_14/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_14/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNII0DM1\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNII0DM1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[10\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[9\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[8\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNII0DM1\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNII0DM1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_i_a4_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_i_a4_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_13/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_13/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m4/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_12/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_12/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_3\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_3\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_5/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_5/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIL7J8\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIL7J8\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/S  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_15/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_15/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_8/A  MEM_COMMAND_CONTROLLER/fifo_/INV_8/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_8/A  MEM_COMMAND_CONTROLLER/fifo_/INV_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_44/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m28/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m28/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m28/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_8/A  MEM_COMMAND_CONTROLLER/fifo_/INV_8/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_46/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_46/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_23/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_23/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_3\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_3\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_x3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_x3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/S  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_4/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_4/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_48/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_48/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_4/A  MEM_COMMAND_CONTROLLER/fifo_/INV_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_76/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_76/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIM1T92\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIM1T92\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_2/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/S  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/S  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIM1T92\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIM1T92\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_20/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_20/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIM1T92\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIM1T92\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_20/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_20/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_20/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_20/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_28/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_28/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I93_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I93_Y_0/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_30/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m4/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_25/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_25/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m22/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m22/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_18/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_18/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_54/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_36/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_36/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_53/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_11/A  MEM_COMMAND_CONTROLLER/fifo_/INV_11/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_5\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_5\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_2\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_95/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_95/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_46/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_46/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m29/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m29/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_63/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_46/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_46/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m23/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m23/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_43/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_43/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m16_m6/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_17/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_17/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_14/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_14/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_46/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_46/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_14/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_14/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_94/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_62/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_62/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m22/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m22/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_o2\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_o2\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI37GC81\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI37GC81\[0\]/Y  r_fifo_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_30/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_30/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_x3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_x3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_27/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_27/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_23/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_23/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_27/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_27/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_79/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_79/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_17/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_1/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_1/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_13/A  MEM_COMMAND_CONTROLLER/fifo_/INV_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_81/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_94/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[6\]/CLK  r_Command_prev\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_22/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_22/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_5\[4\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_5\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_2\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_27/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_27/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_24/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_24/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_79/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_79/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[5\]/CLK  r_fifo_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_24/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_24/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_79/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_79/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_2\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_3/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_x3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_x3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m4/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m26/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIL7J8\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIL7J8\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_5\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_5\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_2\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNILFOS4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNILFOS4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_0/A  MEM_COMMAND_CONTROLLER/fifo_/INV_0/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_19/A  MEM_COMMAND_CONTROLLER/fifo_/INV_19/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_40/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_40/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_0/A  MEM_COMMAND_CONTROLLER/fifo_/INV_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_39/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_39/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[6\]/CLK  r_fifo_sm\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_31/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_31/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_24/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_24/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_79/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_79/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[3\]/CLK  r_Command_prev\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_50/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_25/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_25/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_90/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_90/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_89/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_89/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_25/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_25/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_8/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_25/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_25/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_41/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[5\]/CLK  r_fifo_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_8/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_28/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_21/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_28/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_526_tz/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_526_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/Y  r_SEND_sm\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_41/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_64/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_64/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_59/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_21/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_28/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_59/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNII0DM1\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNII0DM1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_53/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_53/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_70/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_70/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_64/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_64/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_59/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_8/A  MEM_COMMAND_CONTROLLER/fifo_/INV_8/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_23/A  MEM_COMMAND_CONTROLLER/fifo_/INV_23/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/C  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_23/A  MEM_COMMAND_CONTROLLER/fifo_/INV_23/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_45/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_45/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/A  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_8/A  MEM_COMMAND_CONTROLLER/fifo_/INV_8/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_46/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_46/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns\[3\]/Y  r_fifo_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/A  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_1/A  MEM_COMMAND_CONTROLLER/fifo_/INV_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/C  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[2\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_8/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_8/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[17\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[16\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[15\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[14\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[13\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_11/A  MEM_COMMAND_CONTROLLER/fifo_/INV_11/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_15/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_15/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIM1T92\[3\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIM1T92\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm40/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm40/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNILFOS4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNILFOS4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_0\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIITCD\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIITCD\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIB2QQ\[6\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIB2QQ\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[6\]/CLK  r_fifo_sm\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_23/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_23/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_16/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_16/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_0/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIITCD\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIITCD\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIB2QQ\[6\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIB2QQ\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIITCD\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIITCD\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIB2QQ\[6\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIB2QQ\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[19\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm40/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm40/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_526_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_526_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/Y  r_SEND_sm\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI17NJ\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI17NJ\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIS7E71\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIS7E71\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_0/A  MEM_COMMAND_CONTROLLER/fifo_/INV_0/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_76/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_76/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[11\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_41/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_64/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_64/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[0\]/CLK  r_Command_prev\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI17NJ\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI17NJ\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIS7E71\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIS7E71\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[7\]/CLK  r_Command_prev\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_76/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_76/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_76/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_76/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[0\]/CLK  r_Command_prev\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[7\]/CLK  r_Command_prev\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_a5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I34_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm34/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm34/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIT3GF\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIT3GF\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm40/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm40/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_1_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_1_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIT3GF\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIT3GF\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_1_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_1_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[7\]/CLK  r_Command_prev\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[21\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[20\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIB2QQ\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIB2QQ\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_12/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m30_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m30_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_526_tz/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_526_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/Y  r_SEND_sm\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIT3GF\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIT3GF\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_20/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_4/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_o4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_65/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_65/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_11/A  MEM_COMMAND_CONTROLLER/fifo_/INV_11/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_75/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_75/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[9\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIS7E71\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIS7E71\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIB2QQ\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIB2QQ\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_23/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m30_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m30_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNICTSB5\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNICTSB5\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNII6P8F\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNII6P8F\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_71/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_71/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1_e\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1_e\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU4M2E/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU4M2E/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVO6MF/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVO6MF/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802_0\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIT3GF\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIT3GF\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIV62V2\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIV62V2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/C  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_18/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIV62V2\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIV62V2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_22/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_22/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_95/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_95/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_13/A  MEM_COMMAND_CONTROLLER/fifo_/INV_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_22/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_22/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_25/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_25/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_71/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_71/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIV62V2\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIV62V2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_22/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_22/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_98/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_98/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_23/A  MEM_COMMAND_CONTROLLER/fifo_/INV_23/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/C  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIS7E71\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIS7E71\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_x2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_x2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNID6I3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[22\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/A  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_1/A  MEM_COMMAND_CONTROLLER/fifo_/INV_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/C  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_81/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_13/A  MEM_COMMAND_CONTROLLER/fifo_/INV_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_23/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[1\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_we/CLK  MEM_COMMAND_CONTROLLER/r_fifo_we/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[3\]/Y  r_Addr_Data\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_27_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/Y  r_Addr_Data\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[6\]/Y  r_Addr_Data\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[2\]/Y  r_Addr_Data\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[3\]/CLK  r_Command_prev\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_2_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_5/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_5/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/Q  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/C  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[7\]/Y  r_Addr_Data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_27_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[1\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[1\]/Y  r_Addr_Data\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27_1\[5\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_27_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[5\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[5\]/Y  r_Addr_Data\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I10_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_1/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[6\]/CLK  r_Command_prev\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_11/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_11/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_12/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_12/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_1_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_a4_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_80/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_33/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_33/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_6_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_5/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_5/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[3\]/CLK  r_Command_prev\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_91/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_91/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_33/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_33/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_44/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_44/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_24/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_24/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_21/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_6/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_4/A  MEM_COMMAND_CONTROLLER/fifo_/INV_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_8/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_8/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_18/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_24/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_24/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/S  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_71/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_71/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_93/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_93/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_33/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_33/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_1/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_1_2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_1_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_46/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_46/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/C  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/C  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/C  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/C  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/C  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/C  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/C  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/C  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/C  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/C  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/C  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/C  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/C  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/C  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/C  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/C  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/C  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[5\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[5\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_10/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_19/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_19/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7K9V\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7K9V\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_50/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_G0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I67_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[3\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[2\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[4\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_93/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_93/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_93/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_93/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_8/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_3/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_56/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_56/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_1_1/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_1_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_4/A  MEM_COMMAND_CONTROLLER/fifo_/INV_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI126F4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI126F4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI53I7K/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI53I7K/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_21/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_x2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_x2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_70/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_70/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_4/A  MEM_COMMAND_CONTROLLER/fifo_/INV_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_94/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_19/A  MEM_COMMAND_CONTROLLER/fifo_/INV_19/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[2\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_19/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_19/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7K9V\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7K9V\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_8/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_1_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_1_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[3\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[2\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[4\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[1\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_1_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_1_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_13/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_13/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[14\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI53I7K/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI53I7K/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[12\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[13\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIRDS4\[12\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIRDS4\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNICHR8\[2\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNICHR8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[5\]/CLK  r_fifo_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_21/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_21/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_2\[4\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[5\]/CLK  r_fifo_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[5\]/CLK  r_fifo_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_43/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_o3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_51/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_43/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_20/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_22/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_22/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_4\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_4\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_4\[13\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_4\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_36/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_43/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_49/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_49/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_21/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_21/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_5/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_5/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNISGBJ\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNISGBJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_11/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_11/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_12/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_12/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[6\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[3\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNI97QG\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI97QG\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_49/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_49/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_66/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_66/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJUBH\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJUBH\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4RN21\[0\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4RN21\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI7LM54\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI7LM54\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_6/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_6/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_7/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_7/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_19/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_58/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_58/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_19/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_43/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_35/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_35/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/C  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI3UA76\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_40/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_40/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_44/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_44/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_33/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_33/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_13/A  MEM_COMMAND_CONTROLLER/fifo_/INV_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNI97QG\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI97QG\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_19/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_58/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_58/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_33/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_33/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_13/A  MEM_COMMAND_CONTROLLER/fifo_/INV_13/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_43/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_66/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_66/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_22/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[10\]/CLK  r_Addr_Data\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_1/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_12/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_12/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_35/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_35/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_75/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_75/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_58/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_58/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/S  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_44/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_44/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_6/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_6/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_7/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_7/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[8\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_44/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_44/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_23/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_23/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_22/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNII4V3\[1\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNII4V3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIM6D7\[10\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIM6D7\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr17_0_0_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr17_0_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_526_tz/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_526_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/Y  r_SEND_sm\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I65_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_19/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_58/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_58/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I40_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I40_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJUBH\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJUBH\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4RN21\[0\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4RN21\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_8/A  MEM_COMMAND_CONTROLLER/fifo_/INV_8/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_37/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[11\]/CLK  r_Addr_Data\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[2\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITCHL2\[6\]/C  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITCHL2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_78/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_78/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_75/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_75/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_4/A  MEM_COMMAND_CONTROLLER/fifo_/INV_4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_29/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNII4V3\[1\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNII4V3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIM6D7\[10\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIM6D7\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[10\]/CLK  r_Addr_Data\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/B  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_1/A  MEM_COMMAND_CONTROLLER/fifo_/INV_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/C  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_19/A  MEM_COMMAND_CONTROLLER/fifo_/INV_19/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_3/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_3/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIRDV3\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIRDV3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIFKU7\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIFKU7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_23/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_58/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_58/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_G0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_5/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_5/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNISGBJ\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNISGBJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_15/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_15/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNLQ5/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNLQ5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU4M2E/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU4M2E/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVO6MF/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVO6MF/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_G0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_0_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_0_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr17_0_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr17_0_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_526_tz/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_526_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/Y  r_SEND_sm\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_7/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_7/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_27/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_27/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIRDV3\[6\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIRDV3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIFKU7\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIFKU7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIRDS4\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIRDS4\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNICHR8\[2\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNICHR8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv/CLK  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv/Q  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/C  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIRDS4\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIRDS4\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNICHR8\[2\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNICHR8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI19Q96\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI19Q96\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_96/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_96/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[0\]/CLK  r_Command_prev\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_38/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_a3\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_a3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_42/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_42/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_10/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_24/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_24/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_62/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_62/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIBG9J\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIBG9J\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ4J61\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ4J61\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_ADD_13x13_fast_I68_Y/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIDIJQ1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDN7Q2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDN7Q2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_29/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_29/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIV62V2\[11\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIV62V2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]_RNIRQ9T/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]_RNIRQ9T/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]_RNIIHJQ1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]_RNIIHJQ1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_36/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_62/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_62/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_0/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_8/A  MEM_COMMAND_CONTROLLER/fifo_/INV_8/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_42/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_42/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_92/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIBG9J\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIBG9J\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ4J61\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ4J61\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_11/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_11/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_12/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_12/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIB96I/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIB96I/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]_RNICAGF1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]_RNICAGF1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[2\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/C  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_29/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_29/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_100/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_100/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_29/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_29/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]/Q  un1_w_fifo_count_14_0_I_35/B  un1_w_fifo_count_14_0_I_35/Y  un1_w_fifo_count_14_0_I_37/C  un1_w_fifo_count_14_0_I_37/Y  un1_w_fifo_count_14_0_I_42/A  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_66/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_66/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_92/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]_RNIRQ9T/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]_RNIRQ9T/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]_RNIIHJQ1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]_RNIIHJQ1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_33/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_49/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_49/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[7\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_13/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNICHR8\[2\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNICHR8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIB96I/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIB96I/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]_RNICAGF1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]_RNICAGF1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m11_a0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0_4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m18/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_35/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_35/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_13/A  MEM_COMMAND_CONTROLLER/fifo_/INV_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_3/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_3/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRC1J3\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRC1J3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQUC15\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQUC15\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_67/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_67/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_4/A  MEM_COMMAND_CONTROLLER/fifo_/INV_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_29/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_29/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIKUE02\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIKUE02\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIM13A5\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIM13A5\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI9VL8\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI9VL8\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIK6OP\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIK6OP\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[0\]/Y  r_RECEIVE_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[9\]/CLK  r_Addr_Data\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/Q  un1_w_fifo_count_14_0_I_11/B  un1_w_fifo_count_14_0_I_11/Y  un1_w_fifo_count_14_0_I_17/C  un1_w_fifo_count_14_0_I_17/Y  un1_w_fifo_count_14_0_I_20/B  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIMNM74\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIMNM74\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_8/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/Y  r_RECEIVE_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[10\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[10\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[7\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[6\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRC1J3\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRC1J3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI8BS25\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI8BS25\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_0_0_a2_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_0_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[8\]/Y  r_Addr_Data\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[9\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[9\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[9\]/Y  r_Addr_Data\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIDFEP\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIDFEP\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS69R\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS69R\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI9VL8\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI9VL8\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIK6OP\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIK6OP\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[10\]/CLK  r_Addr_Data\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  un1_w_fifo_count_14_0_I_27/B  un1_w_fifo_count_14_0_I_27/Y  un1_w_fifo_count_14_0_I_29/B  un1_w_fifo_count_14_0_I_29/Y  un1_w_fifo_count_14_0_I_32/A  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[10\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[10\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[10\]/Y  r_Addr_Data\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI3RQV4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI3RQV4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI4FBJ6/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI4FBJ6/Y  r_Addr_Data\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNICHR8\[2\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNICHR8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNITEI292/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNITEI292/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI95VVE2/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI95VVE2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNITEI292/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNITEI292/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI95VVE2/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI95VVE2/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNO/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNO/Y  MEM_COMMAND_CONTROLLER/r_fifo_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4RN21\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4RN21\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[14\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI53I7K/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI53I7K/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI37GC81\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI37GC81\[0\]/Y  r_fifo_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIDO06\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIDO06\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNIU0QS\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNIU0QS\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_9/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_21/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_21/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_22/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_22/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr11_0_10_0_a2_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr11_0_10_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr11_0_10_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr11_0_10_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ4J61\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ4J61\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_19/A  MEM_COMMAND_CONTROLLER/fifo_/INV_19/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I15_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I15_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[8\]/CLK  r_Addr_Data\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIDFEP\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIDFEP\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS69R\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS69R\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIFKU7\[0\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIFKU7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNII6P8F\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNII6P8F\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_11/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_11/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_12/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_12/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIMNM74\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIMNM74\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[5\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[5\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[5\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIMNM74\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIMNM74\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/Q  un1_w_fifo_count_14_0_I_34/A  un1_w_fifo_count_14_0_I_34/Y  un1_w_fifo_count_14_0_I_38/C  un1_w_fifo_count_14_0_I_38/Y  un1_w_fifo_count_14_0_I_42/C  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[13\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_a3\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[1\]/Y  r_SEND_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI78Q7\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI78Q7\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_37/B  un1_w_fifo_count_14_0_I_37/Y  un1_w_fifo_count_14_0_I_42/A  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4RN21\[0\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4RN21\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_2\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[2\]/Y  r_Command\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI7VQV4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI7VQV4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI8JBJ6/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI8JBJ6/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[15\]/CLK  r_Addr_Data\[15\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/Q  un1_w_fifo_count_14_0_I_13/B  un1_w_fifo_count_14_0_I_13/Y  un1_w_fifo_count_14_0_I_15/C  un1_w_fifo_count_14_0_I_15/Y  un1_w_fifo_count_14_0_I_20/A  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIM6D7\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIM6D7\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIKUE02\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIKUE02\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIM13A5\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIM13A5\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[6\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[5\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[5\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[2\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[3\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[0\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[4\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[1\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIDO06\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIDO06\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNIU0QS\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNIU0QS\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_m2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_m2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[0\]/Y  r_RECEIVE_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_7/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_7/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr/B  MEM_COMMAND_CONTROLLER/un61_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[1\]/S  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[2\]/S  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[3\]/S  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ4J61\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ4J61\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNISGBJ\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNISGBJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2MT64\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_a3\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/Y  r_SEND_sm\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_7/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_7/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/Y  MEM_COMMAND_CONTROLLER/un66_r_block_arr/B  MEM_COMMAND_CONTROLLER/un66_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/C  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_7/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_7/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/Y  MEM_COMMAND_CONTROLLER/un67_r_block_arr/B  MEM_COMMAND_CONTROLLER/un67_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/C  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_7/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_7/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/Y  MEM_COMMAND_CONTROLLER/un65_r_block_arr/B  MEM_COMMAND_CONTROLLER/un65_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_7/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_7/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/Y  MEM_COMMAND_CONTROLLER/un68_r_block_arr/B  MEM_COMMAND_CONTROLLER/un68_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[4\]/S  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_1\[7\]/S  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[5\]/S  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[6\]/S  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[8\]/S  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[8\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[8\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[9\]/S  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[9\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[9\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[10\]/S  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[10\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[10\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[11\]/S  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[11\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[11\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_1\[12\]/S  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[12\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_i_a2\[3\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_i_a2\[3\]/Y  r_Command_prev\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/C  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI1LVE/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI1LVE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIOP21L\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIOP21L\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_RX_Feature_Byte6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_RX_Feature_Byte6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIFKU7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIFKU7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[1\]/CLK  r_TRANSFER_SIZE\[1\]/Q  un1_w_fifo_count_14_0_I_33/A  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]_RNIIHJQ1/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]_RNIIHJQ1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/Q  un1_w_fifo_count_14_0_I_38/A  un1_w_fifo_count_14_0_I_38/Y  un1_w_fifo_count_14_0_I_42/C  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_0\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[2\]/Y  r_RECEIVE_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI1LVE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI1LVE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[15\]/CLK  r_Addr_Data\[15\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15_0\[1\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/Y  r_Command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIQ79S5/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIQ79S5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIN49S5/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIN49S5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISPO7A/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISPO7A/Y  r_Command\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[0\]/CLK  r_TRANSFER_SIZE\[0\]/Q  un1_w_fifo_count_14_0_I_35/A  un1_w_fifo_count_14_0_I_35/Y  un1_w_fifo_count_14_0_I_37/C  un1_w_fifo_count_14_0_I_37/Y  un1_w_fifo_count_14_0_I_42/A  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/Q  un1_w_fifo_count_14_0_I_26/B  un1_w_fifo_count_14_0_I_26/Y  un1_w_fifo_count_14_0_I_29/A  un1_w_fifo_count_14_0_I_29/Y  un1_w_fifo_count_14_0_I_32/A  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIV2RV9/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIV2RV9/Y  r_Command\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU1RV9/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU1RV9/Y  r_Command\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  un1_w_fifo_count_14_0_I_28/B  un1_w_fifo_count_14_0_I_28/Y  un1_w_fifo_count_14_0_I_29/C  un1_w_fifo_count_14_0_I_29/Y  un1_w_fifo_count_14_0_I_32/A  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIV25S\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIV25S\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/Q  un1_w_fifo_count_14_0_I_39/A  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIM6D7\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIM6D7\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[11\]/CLK  r_Addr_Data\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIHN3T1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_0/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI7LM54\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI7LM54\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_11/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_11/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Mem_Power_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Mem_Power_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_2/Y  r_Mem_Power/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_we/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNITEDP4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNITEDP4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU1RV9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU1RV9/Y  r_Command\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIUFDP4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIUFDP4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIV2RV9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIV2RV9/Y  r_Command\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIRCDP4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIRCDP4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISUBI9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISUBI9/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_2\[5\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[5\]/Y  r_Command\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI78Q7\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI78Q7\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_5/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_5/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/C  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr/B  MEM_COMMAND_CONTROLLER/un61_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIHPJM3\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIHPJM3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_3\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_2\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIUKM64\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIUKM64\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/B  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI7C9J\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI7C9J\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_43/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_44/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_44/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_24/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_24/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_21/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI389J\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI389J\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMSHE1\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIMSHE1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI389J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI389J\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMSHE1\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIMSHE1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOBO42\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIGNG94\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/Q  un1_w_fifo_count_14_0_I_36/B  un1_w_fifo_count_14_0_I_36/Y  un1_w_fifo_count_14_0_I_41/C  un1_w_fifo_count_14_0_I_41/Y  un1_w_fifo_count_14_0_I_43/B  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRC1J3\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRC1J3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIK2VV4\[1\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIK2VV4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNO/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNILFOS4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNILFOS4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNIB3VM/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNIB3VM/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMSHE1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMSHE1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[3\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_13/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_13/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_19/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_19/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7K9V\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7K9V\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_36/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_36/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_48/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_48/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNIB3VM/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNIB3VM/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMSHE1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMSHE1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]_RNIIHJQ1/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]_RNIIHJQ1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]_RNICAGF1/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]_RNICAGF1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIS4A92\[5\]/C  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIS4A92\[5\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI08UGH\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI08UGH\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[9\]/CLK  r_Addr_Data\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5LDS\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5LDS\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_46/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_46/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIDUCE\[4\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIDUCE\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIUCIT\[4\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIUCIT\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[8\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[9\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_38/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_11/A  MEM_COMMAND_CONTROLLER/fifo_/INV_11/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI7C9J\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI7C9J\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[7\]/CLK  r_Command_prev\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr11_0_10_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr11_0_10_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr11_0_10_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr11_0_10_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_12/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_12/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_13/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_13/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_13/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_13/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_35/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_35/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_75/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_75/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_44/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_44/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_24/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_24/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_21/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr_0/B  MEM_COMMAND_CONTROLLER/un61_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr/A  MEM_COMMAND_CONTROLLER/un61_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI68E9\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI68E9\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIFSEF\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIFSEF\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_34/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_34/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_38/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_38/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_43/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_43/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQKRN\[9\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQKRN\[9\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIV25S\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIV25S\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[10\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[11\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIO7T771\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un63_r_block_arr_0/A  MEM_COMMAND_CONTROLLER/un63_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un63_r_block_arr/A  MEM_COMMAND_CONTROLLER/un63_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/C  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIMSHE1\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIMSHE1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_1/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_1/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr/B  MEM_COMMAND_CONTROLLER/un61_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_11/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[5\]/CLK  r_fifo_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/A  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/Y  MEM_COMMAND_CONTROLLER/un64_r_block_arr/A  MEM_COMMAND_CONTROLLER/un64_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/A  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/Y  MEM_COMMAND_CONTROLLER/un64_r_block_arr/A  MEM_COMMAND_CONTROLLER/un64_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/A  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/Y  MEM_COMMAND_CONTROLLER/un64_r_block_arr/A  MEM_COMMAND_CONTROLLER/un64_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/A  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/Y  MEM_COMMAND_CONTROLLER/un64_r_block_arr/A  MEM_COMMAND_CONTROLLER/un64_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/A  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/Y  MEM_COMMAND_CONTROLLER/un64_r_block_arr/A  MEM_COMMAND_CONTROLLER/un64_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/A  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/Y  MEM_COMMAND_CONTROLLER/un64_r_block_arr/A  MEM_COMMAND_CONTROLLER/un64_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/A  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/Y  MEM_COMMAND_CONTROLLER/un64_r_block_arr/A  MEM_COMMAND_CONTROLLER/un64_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIDUCE\[4\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIDUCE\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIUCIT\[4\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIUCIT\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_71/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_71/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/B  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[9\]/CLK  r_TRANSFER_SIZE\[9\]/Q  un1_w_fifo_count_14_0_I_11/A  un1_w_fifo_count_14_0_I_11/Y  un1_w_fifo_count_14_0_I_17/C  un1_w_fifo_count_14_0_I_17/Y  un1_w_fifo_count_14_0_I_20/B  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/A  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/Y  MEM_COMMAND_CONTROLLER/un68_r_block_arr/A  MEM_COMMAND_CONTROLLER/un68_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_66/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_66/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_11/A  MEM_COMMAND_CONTROLLER/fifo_/INV_11/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97UF\[7\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97UF\[7\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI03EV1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIV62V2\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIV62V2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_31/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_31/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI68E9\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI68E9\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIFSEF\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIFSEF\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQKRN\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQKRN\[9\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIV25S\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIV25S\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[9\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[9\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7_s/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/S  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m7/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_14_m24/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI67JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIM1T92\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIM1T92\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_37/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_37/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_29/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_29/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_31/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_31/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_32/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_32/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_46/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_46/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_33/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_49/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_49/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_34/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_34/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_35/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_35/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_36/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_36/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_48/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_48/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_37/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_37/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_38/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_38/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_43/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_43/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_39/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_39/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_40/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_40/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_44/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_44/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_41/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_41/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_53/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_53/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/B  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr/A  MEM_COMMAND_CONTROLLER/un62_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/C  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/B  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr/A  MEM_COMMAND_CONTROLLER/un62_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/C  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/B  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr/A  MEM_COMMAND_CONTROLLER/un62_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/C  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/B  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr/A  MEM_COMMAND_CONTROLLER/un62_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/C  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/B  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr/A  MEM_COMMAND_CONTROLLER/un62_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/C  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/B  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr/A  MEM_COMMAND_CONTROLLER/un62_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/C  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/B  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr/A  MEM_COMMAND_CONTROLLER/un62_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/C  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/B  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr/A  MEM_COMMAND_CONTROLLER/un62_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/C  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIK6OP\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIK6OP\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr11_0_10_0_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr11_0_10_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]_RNICAGF1/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]_RNICAGF1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/Q  un1_w_fifo_count_14_0_I_15/B  un1_w_fifo_count_14_0_I_15/Y  un1_w_fifo_count_14_0_I_20/A  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI78Q7\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI78Q7\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/B  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un66_r_block_arr/A  MEM_COMMAND_CONTROLLER/un66_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/C  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/B  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un66_r_block_arr/A  MEM_COMMAND_CONTROLLER/un66_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/C  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_check_twice\[1\]/CLK  r_check_twice\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[2\]/CLK  r_TRANSFER_SIZE\[2\]/Q  un1_w_fifo_count_14_0_I_34/B  un1_w_fifo_count_14_0_I_34/Y  un1_w_fifo_count_14_0_I_38/C  un1_w_fifo_count_14_0_I_38/Y  un1_w_fifo_count_14_0_I_42/C  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[6\]/CLK  r_TRANSFER_SIZE\[6\]/Q  un1_w_fifo_count_14_0_I_27/A  un1_w_fifo_count_14_0_I_27/Y  un1_w_fifo_count_14_0_I_29/B  un1_w_fifo_count_14_0_I_29/Y  un1_w_fifo_count_14_0_I_32/A  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNIU0QS\[5\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNIU0QS\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/S  MEM_COMMAND_CONTROLLER/current_command.command_RNI17N82\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_32/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_32/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_46/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_46/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNILFVQ\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNILFVQ\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_39/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_39/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_13/A  MEM_COMMAND_CONTROLLER/fifo_/INV_13/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_86/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_86/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  un1_w_fifo_count_14_0_I_12/A  un1_w_fifo_count_14_0_I_12/Y  un1_w_fifo_count_14_0_I_16/C  un1_w_fifo_count_14_0_I_16/Y  un1_w_fifo_count_14_0_I_20/C  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[14\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS69R\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS69R\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[0\]/Y  r_RECEIVE_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_45/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_45/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/A  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIAVQB6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_check_twice\[1\]/CLK  r_check_twice\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm34_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm34_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm34/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm34/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI53UF\[4\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI53UF\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_28/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_28/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIQPF23\[1\]/C  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIQPF23\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIQPF23\[1\]/C  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIQPF23\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[5\]/CLK  r_fifo_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[5\]/CLK  r_fifo_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[0\]/CLK  r_Pwrup_Timer\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI4S9C1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_41/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_41/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_53/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_53/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNILFVQ\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNILFVQ\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIK6OP\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIK6OP\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIDO06\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIDO06\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNICTSB5\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNICTSB5\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNII6P8F\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNII6P8F\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7K9V\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7K9V\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i/Y  r_Master_CM_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQUC15\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQUC15\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_33/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_33/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i/Y  r_Master_CM_DV_0/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIMNM74\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIMNM74\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNINNB3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNINNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[0\]/S  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_12/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_12/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_33/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_33/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_o2\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_o2\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI37GC81\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI37GC81\[0\]/Y  r_fifo_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_36/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_36/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[8\]/CLK  r_TRANSFER_SIZE\[8\]/Q  un1_w_fifo_count_14_0_I_13/A  un1_w_fifo_count_14_0_I_13/Y  un1_w_fifo_count_14_0_I_15/C  un1_w_fifo_count_14_0_I_15/Y  un1_w_fifo_count_14_0_I_20/A  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5LDS\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5LDS\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI66AM2\[7\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIR5115\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI53UF\[4\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI53UF\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[0\]/CLK  r_Command_prev\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_check_twice\[0\]/CLK  r_check_twice\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm34_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm34_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm34/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm34/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_9/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_9/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_9/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_9/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ_0\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIDD8J3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIU4CG5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/Q  un1_w_fifo_count_14_0_I_14/B  un1_w_fifo_count_14_0_I_14/Y  un1_w_fifo_count_14_0_I_19/C  un1_w_fifo_count_14_0_I_19/Y  un1_w_fifo_count_14_0_I_21/B  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNIU0QS\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNIU0QS\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS69R\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS69R\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIGD1L1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/Q  un1_w_fifo_count_14_0_I_16/A  un1_w_fifo_count_14_0_I_16/Y  un1_w_fifo_count_14_0_I_20/C  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI988L\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI988L\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIKCTU2\[2\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIKCTU2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/Q  un1_w_fifo_count_14_0_I_30/B  un1_w_fifo_count_14_0_I_30/Y  un1_w_fifo_count_14_0_I_32/B  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNINNB3\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNINNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  un1_w_fifo_count_14_0_I_17/A  un1_w_fifo_count_14_0_I_17/Y  un1_w_fifo_count_14_0_I_20/B  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8_0/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_7/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_7/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr/B  MEM_COMMAND_CONTROLLER/un61_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_33/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_33/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm34/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm34/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI7BML\[12\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNI7BML\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIT2H41\[11\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIT2H41\[11\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Pwrup_Timer\[1\]/CLK  r_Pwrup_Timer\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/B  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97UF\[7\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97UF\[7\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/Y  r_Command_prev\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/Y  r_Command_prev\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[10\]/CLK  r_TRANSFER_SIZE\[10\]/Q  un1_w_fifo_count_14_0_I_12/B  un1_w_fifo_count_14_0_I_12/Y  un1_w_fifo_count_14_0_I_16/C  un1_w_fifo_count_14_0_I_16/Y  un1_w_fifo_count_14_0_I_20/C  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[5\]/CLK  r_TRANSFER_SIZE\[5\]/Q  un1_w_fifo_count_14_0_I_26/A  un1_w_fifo_count_14_0_I_26/Y  un1_w_fifo_count_14_0_I_29/A  un1_w_fifo_count_14_0_I_29/Y  un1_w_fifo_count_14_0_I_32/A  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI988L\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI988L\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[8\]/CLK  r_Addr_Data\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm33_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0/Y  r_check_twice\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_o2\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_o2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_tz_tz_tz\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_tz_tz_tz\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1_e\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1_e\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU4M2E/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU4M2E/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVO6MF/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVO6MF/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRC1J3\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRC1J3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQUC15\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQUC15\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNO/C  MEM_COMMAND_CONTROLLER/r_fifo_re_RNO/Y  MEM_COMMAND_CONTROLLER/r_fifo_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[2\]/CLK  r_TRANSFER_SIZE\[2\]/Q  un1_w_fifo_count_14_0_I_39/B  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_77/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_77/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[0\]/CLK  r_Pwrup_Timer\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n13/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n13/Y  r_Pwrup_Timer\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIM13A5\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIM13A5\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm39_i_a2_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_check_twice\[0\]/CLK  r_check_twice\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_SEND_sm33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[0\]/Y  r_RECEIVE_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_32/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNITPG91/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNITPG91/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes30_0_a2/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_9/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_9/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIETQG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_498/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_498/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/Y  r_Command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[1\]/CLK  r_TRANSFER_SIZE\[1\]/Q  un1_w_fifo_count_14_0_I_37/A  un1_w_fifo_count_14_0_I_37/Y  un1_w_fifo_count_14_0_I_42/A  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[3\]/CLK  r_TRANSFER_SIZE\[3\]/Q  un1_w_fifo_count_14_0_I_38/B  un1_w_fifo_count_14_0_I_38/Y  un1_w_fifo_count_14_0_I_42/C  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_14/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_14/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOO2U_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4_0\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_88/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_88/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_o2\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_o2\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I93_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I93_Y_0/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIGVBC52\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_498/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_498/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2\[1\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2\[1\]/Y  r_Command_prev\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI7BML\[12\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI7BML\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIT2H41\[11\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIT2H41\[11\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[6\]/CLK  r_TRANSFER_SIZE\[6\]/Q  un1_w_fifo_count_14_0_I_28/A  un1_w_fifo_count_14_0_I_28/Y  un1_w_fifo_count_14_0_I_29/C  un1_w_fifo_count_14_0_I_29/Y  un1_w_fifo_count_14_0_I_32/A  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm39_i_x2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm39_i_x2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_88/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_88/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_87/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_87/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[10\]/CLK  r_Addr_Data\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIDO06\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIDO06\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/Q  un1_w_fifo_count_14_0_I_40/A  un1_w_fifo_count_14_0_I_40/Y  un1_w_fifo_count_14_0_I_43/C  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[4\]/CLK  r_TRANSFER_SIZE\[4\]/Q  un1_w_fifo_count_14_0_I_36/A  un1_w_fifo_count_14_0_I_36/Y  un1_w_fifo_count_14_0_I_41/C  un1_w_fifo_count_14_0_I_41/Y  un1_w_fifo_count_14_0_I_43/B  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_7/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_14/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQ3HG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_30/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_30/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNILFOS4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNILFOS4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIKK2U\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[10\]/CLK  r_TRANSFER_SIZE\[10\]/Q  un1_w_fifo_count_14_0_I_17/B  un1_w_fifo_count_14_0_I_17/Y  un1_w_fifo_count_14_0_I_20/B  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/Q  un1_w_fifo_count_14_0_I_31/B  un1_w_fifo_count_14_0_I_31/Y  un1_w_fifo_count_14_0_I_32/C  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNIT5NJ_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m14_i_o5_0_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_22_0_iv_0_o2_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_22_0_iv_0_o2_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI0SGU1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI0SGU1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[3\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[2\]/CLK  r_Pwrup_Timer\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI6EQH\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI6EQH\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIE41S\[2\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIE41S\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI7BML\[12\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI7BML\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIT2H41\[11\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIT2H41\[11\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_52/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_52/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_87/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_87/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[10\]/CLK  r_Addr_Data\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_tz_tz_tz\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_tz_tz_tz\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1_e\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1_e\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU4M2E/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU4M2E/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVO6MF/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVO6MF/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI9EKD\[4\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI9EKD\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/Q  un1_w_fifo_count_14_0_I_41/A  un1_w_fifo_count_14_0_I_41/Y  un1_w_fifo_count_14_0_I_43/B  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/Q  un1_w_fifo_count_14_0_I_2/A  un1_w_fifo_count_14_0_I_2/Y  un1_w_fifo_count_14_0_I_6/B  un1_w_fifo_count_14_0_I_6/Y  un1_w_fifo_count_14_0_I_8/B  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNI8GQH\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNI8GQH\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_14/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_14/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  un1_w_fifo_count_14_0_I_23/A  un1_w_fifo_count_14_0_I_23/Y  un1_w_fifo_count_14_0_I_25/B  un1_w_fifo_count_14_0_I_25/Y  un1_w_fifo_count_14_0_I_44/A  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/C  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIFV023\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_33/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_33/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[7\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIOPT65\[1\]/C  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIOPT65\[1\]/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNO_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNO_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNO/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNO/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_19/A  MEM_COMMAND_CONTROLLER/fifo_/INV_19/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_77/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_77/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_89/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_89/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIUCIT\[4\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIUCIT\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[9\]/CLK  r_TRANSFER_SIZE\[9\]/Q  un1_w_fifo_count_14_0_I_15/A  un1_w_fifo_count_14_0_I_15/Y  un1_w_fifo_count_14_0_I_20/A  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[11\]/CLK  r_TRANSFER_SIZE\[11\]/Q  un1_w_fifo_count_14_0_I_16/B  un1_w_fifo_count_14_0_I_16/Y  un1_w_fifo_count_14_0_I_20/C  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_30/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_30/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[10\]/CLK  r_Addr_Data\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[7\]/CLK  r_Command_prev\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI3HMHJ4\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI9EKD\[4\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI9EKD\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  un1_w_fifo_count_14_0_I_4/A  un1_w_fifo_count_14_0_I_4/Y  un1_w_fifo_count_14_0_I_6/C  un1_w_fifo_count_14_0_I_6/Y  un1_w_fifo_count_14_0_I_8/B  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_1/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_1/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr/B  MEM_COMMAND_CONTROLLER/un61_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_1/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_1/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr_0/B  MEM_COMMAND_CONTROLLER/un61_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr/A  MEM_COMMAND_CONTROLLER/un61_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIFSEF\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIFSEF\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/Q  un1_w_fifo_count_14_0_I_24/A  un1_w_fifo_count_14_0_I_24/Y  un1_w_fifo_count_14_0_I_25/C  un1_w_fifo_count_14_0_I_25/Y  un1_w_fifo_count_14_0_I_44/A  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_49/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_89/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_89/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNI8GQH\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNI8GQH\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/Q  un1_w_fifo_count_14_0_I_22/A  un1_w_fifo_count_14_0_I_22/Y  un1_w_fifo_count_14_0_I_25/A  un1_w_fifo_count_14_0_I_25/Y  un1_w_fifo_count_14_0_I_44/A  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI6EQH\[2\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI6EQH\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIE41S\[2\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIE41S\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI5URC\[4\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI5URC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/Q  un1_w_fifo_count_14_0_I_5/A  un1_w_fifo_count_14_0_I_5/Y  un1_w_fifo_count_14_0_I_7/A  un1_w_fifo_count_14_0_I_7/Y  un1_w_fifo_count_14_0_I_8/A  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIMEUL2\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIEQMQ4\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[10\]/CLK  r_TRANSFER_SIZE\[10\]/Q  un1_w_fifo_count_14_0_I_4/B  un1_w_fifo_count_14_0_I_4/Y  un1_w_fifo_count_14_0_I_6/C  un1_w_fifo_count_14_0_I_6/Y  un1_w_fifo_count_14_0_I_8/B  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[4\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m13/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/A  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI0NC07\[5\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI0NC07\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI08UGH\[2\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI08UGH\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNID4PM\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNID4PM\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/Q  un1_w_fifo_count_14_0_I_3/A  un1_w_fifo_count_14_0_I_3/Y  un1_w_fifo_count_14_0_I_7/B  un1_w_fifo_count_14_0_I_7/Y  un1_w_fifo_count_14_0_I_8/A  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_74/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_74/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_11/A  MEM_COMMAND_CONTROLLER/fifo_/INV_11/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIOP21L\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIOP21L\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/A  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_1/A  MEM_COMMAND_CONTROLLER/fifo_/INV_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/C  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m10/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITU2T1\[4\]/C  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITU2T1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[3\]/CLK  r_Command_prev\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNII9N72\[8\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNII9N72\[8\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIPFMF2\[9\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIPFMF2\[9\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI81IM2\[10\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI81IM2\[10\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/Q  un1_w_fifo_count_14_0_I_1/A  un1_w_fifo_count_14_0_I_1/Y  un1_w_fifo_count_14_0_I_6/A  un1_w_fifo_count_14_0_I_6/Y  un1_w_fifo_count_14_0_I_8/B  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[12\]/CLK  r_TRANSFER_SIZE\[12\]/Q  un1_w_fifo_count_14_0_I_14/A  un1_w_fifo_count_14_0_I_14/Y  un1_w_fifo_count_14_0_I_19/C  un1_w_fifo_count_14_0_I_19/Y  un1_w_fifo_count_14_0_I_21/B  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data32_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data52/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNITPG91/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNITPG91/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNITPG91/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNITPG91/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNITPG91/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNITPG91/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[7\]/CLK  r_TRANSFER_SIZE\[7\]/Q  un1_w_fifo_count_14_0_I_30/A  un1_w_fifo_count_14_0_I_30/Y  un1_w_fifo_count_14_0_I_32/B  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[7\]/CLK  r_TRANSFER_SIZE\[7\]/Q  un1_w_fifo_count_14_0_I_22/B  un1_w_fifo_count_14_0_I_22/Y  un1_w_fifo_count_14_0_I_25/A  un1_w_fifo_count_14_0_I_25/Y  un1_w_fifo_count_14_0_I_44/A  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI5URC\[4\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI5URC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIUCIT\[4\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIUCIT\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_9/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_9/Y  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/B  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/Y  MEM_COMMAND_CONTROLLER/un64_r_block_arr/A  MEM_COMMAND_CONTROLLER/un64_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_9/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_9/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/A  MEM_COMMAND_CONTROLLER/un62_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un62_r_block_arr/A  MEM_COMMAND_CONTROLLER/un62_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/C  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_9/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_9/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr_0/A  MEM_COMMAND_CONTROLLER/un61_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr/A  MEM_COMMAND_CONTROLLER/un61_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIEEN91\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIEEN91\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNITPG91/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNITPG91/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_4/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_4/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNID4PM\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNID4PM\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[6\]/CLK  r_TRANSFER_SIZE\[6\]/Q  un1_w_fifo_count_14_0_I_23/B  un1_w_fifo_count_14_0_I_23/Y  un1_w_fifo_count_14_0_I_25/B  un1_w_fifo_count_14_0_I_25/Y  un1_w_fifo_count_14_0_I_44/A  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_9/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_9/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr_0/A  MEM_COMMAND_CONTROLLER/un61_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un65_r_block_arr/A  MEM_COMMAND_CONTROLLER/un65_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_2/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[9\]/CLK  r_TRANSFER_SIZE\[9\]/Q  un1_w_fifo_count_14_0_I_2/B  un1_w_fifo_count_14_0_I_2/Y  un1_w_fifo_count_14_0_I_6/B  un1_w_fifo_count_14_0_I_6/Y  un1_w_fifo_count_14_0_I_8/B  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[6\]/Y  r_Addr_Data\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_9/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_9/Y  MEM_COMMAND_CONTROLLER/un63_r_block_arr_0/B  MEM_COMMAND_CONTROLLER/un63_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un63_r_block_arr/A  MEM_COMMAND_CONTROLLER/un63_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/C  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDOCV7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIINK07\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIDUCE\[4\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIDUCE\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIUCIT\[4\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIUCIT\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI0NC07\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI0NC07\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI08UGH\[2\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI08UGH\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIFSEF\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIFSEF\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_2/B  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_2/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/B  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/A  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/B  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/A  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI0HO8/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_9/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_9/Y  MEM_COMMAND_CONTROLLER/un63_r_block_arr_0/B  MEM_COMMAND_CONTROLLER/un63_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un67_r_block_arr/A  MEM_COMMAND_CONTROLLER/un67_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/C  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIM1T92\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIM1T92\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIOP21L\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIOP21L\[3\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_76/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_76/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFVI01\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_31/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_31/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_43/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_96/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_96/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7K9V\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7K9V\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm39_i_x2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm39_i_x2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_49/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_9/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[0\]/CLK  r_Pwrup_Timer\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n12/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n12/Y  r_Pwrup_Timer\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[11\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/Q  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_5/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_5/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/C  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr/B  MEM_COMMAND_CONTROLLER/un61_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[11\]/CLK  r_TRANSFER_SIZE\[11\]/Q  un1_w_fifo_count_14_0_I_3/B  un1_w_fifo_count_14_0_I_3/Y  un1_w_fifo_count_14_0_I_7/B  un1_w_fifo_count_14_0_I_7/Y  un1_w_fifo_count_14_0_I_8/A  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_15/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_9/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_40/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_40/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[3\]/Y  r_Addr_Data\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/Q  un1_w_fifo_count_14_0_I_18/A  un1_w_fifo_count_14_0_I_18/Y  un1_w_fifo_count_14_0_I_21/C  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[12\]/CLK  r_TRANSFER_SIZE\[12\]/Q  un1_w_fifo_count_14_0_I_5/B  un1_w_fifo_count_14_0_I_5/Y  un1_w_fifo_count_14_0_I_7/A  un1_w_fifo_count_14_0_I_7/Y  un1_w_fifo_count_14_0_I_8/A  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[7\]/CLK  r_TRANSFER_SIZE\[7\]/Q  un1_w_fifo_count_14_0_I_31/A  un1_w_fifo_count_14_0_I_31/Y  un1_w_fifo_count_14_0_I_32/C  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNIT2H41\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNIT2H41\[11\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_47/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_9/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/Y  MEM_COMMAND_CONTROLLER/r_transfer_size_DV_RNO/A  MEM_COMMAND_CONTROLLER/r_transfer_size_DV_RNO/Y  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10_6/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[4\]/CLK  r_TRANSFER_SIZE\[4\]/Q  un1_w_fifo_count_14_0_I_40/B  un1_w_fifo_count_14_0_I_40/Y  un1_w_fifo_count_14_0_I_43/C  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_o2\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_o2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[0\]/Y  r_RECEIVE_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIEEN91\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIEEN91\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_49/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_0/A  MEM_COMMAND_CONTROLLER/fifo_/INV_0/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_24/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_24/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_23/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_23/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_78/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_78/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_80/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_ns_a3_5\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_ns_a3_5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_ns\[6\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_ns\[6\]/Y  r_fifo_sm\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/A  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/A  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_11/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_11/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_12/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_12/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNITPG91/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNITPG91/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[6\]/S  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[1\]/S  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[0\]/S  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[3\]/S  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[5\]/S  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[2\]/S  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[4\]/S  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[7\]/S  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_47/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_56/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_56/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/Q  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_7/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_7/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr/B  MEM_COMMAND_CONTROLLER/un61_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_51/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_24/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_24/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_21/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_5_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_5_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_2/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/A  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/A  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/A  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/A  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/A  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/A  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/A  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_44/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_56/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_56/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/Y  r_RX_Feature_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/Y  r_RX_Feature_Byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/Y  r_RX_Feature_Byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/Y  r_RX_Feature_Byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/Y  r_RX_Feature_Byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/Y  r_RX_Feature_Byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/Y  r_RX_Feature_Byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/Y  r_RX_Feature_Byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_498/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_498/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/Y  r_Command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_o2\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_o2\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI37GC81\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI37GC81\[0\]/Y  r_fifo_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[5\]/CLK  r_TRANSFER_SIZE\[5\]/Q  un1_w_fifo_count_14_0_I_24/B  un1_w_fifo_count_14_0_I_24/Y  un1_w_fifo_count_14_0_I_25/C  un1_w_fifo_count_14_0_I_25/Y  un1_w_fifo_count_14_0_I_44/A  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIDSFG\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIDSFG\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIEEN91\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIEEN91\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_42/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_42/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_92/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_22/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_44/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_56/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_56/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_22/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_44/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_0/A  MEM_COMMAND_CONTROLLER/fifo_/INV_0/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/Q  un1_w_fifo_count_14_0_I_19/A  un1_w_fifo_count_14_0_I_19/Y  un1_w_fifo_count_14_0_I_21/B  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_22/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_22/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_93/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_93/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_1/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_1/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_22_0_iv_0_o2_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_22_0_iv_0_o2_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI0SGU1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI0SGU1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[3\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHHOO\[12\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHHOO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[12\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_RX_Feature_Byte6_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_RX_Feature_Byte6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm39_i_x2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm39_i_x2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm39_i_a2_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_43/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_66/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_66/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_24/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_24/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_21/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNIT2H41\[11\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIT2H41\[11\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI38KD\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI38KD\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIA01S\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIA01S\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[3\]/CLK  r_TRANSFER_SIZE\[3\]/Q  un1_w_fifo_count_14_0_I_41/B  un1_w_fifo_count_14_0_I_41/Y  un1_w_fifo_count_14_0_I_43/B  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_6/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_6/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_1\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_5/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_5/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNI5G0M\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNI5G0M\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIA01S\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIA01S\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBB5M\[12\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBB5M\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKKSV1\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKKSV1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHHOO\[12\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHHOO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[12\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNII6P8F\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNII6P8F\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_3/B  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_3/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/C  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/A  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/B  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/A  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/Q  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/C  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[8\]/CLK  r_TRANSFER_SIZE\[8\]/Q  un1_w_fifo_count_14_0_I_1/B  un1_w_fifo_count_14_0_I_1/Y  un1_w_fifo_count_14_0_I_6/A  un1_w_fifo_count_14_0_I_6/Y  un1_w_fifo_count_14_0_I_8/B  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNINALF4\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_3/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_6/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_6/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_2/A  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_2/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/B  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/A  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/B  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/A  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIDSFG\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIDSFG\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI38KD\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI38KD\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIA01S\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIA01S\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_44/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_44/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_24/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_24/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[17\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[16\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[14\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[13\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_1/A  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_1/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/A  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/A  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/B  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/A  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNI9QCE\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNI9QCE\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[9\]/S  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[11\]/S  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[12\]/S  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/Q  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_11/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_12/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr_0/B  MEM_COMMAND_CONTROLLER/un61_r_block_arr_0/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr/A  MEM_COMMAND_CONTROLLER/un61_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Pwrup_Timer\[3\]/CLK  r_Pwrup_Timer\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI97943\[11\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIOPT65\[1\]/C  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIOPT65\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_1/B  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_1/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/A  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/A  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/B  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/A  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_2/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIEEN91\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIEEN91\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[12\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIDSFG\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIDSFG\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNI5G0M\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNI5G0M\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIA01S\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIA01S\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_5/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRIIA1\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRIIA1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNI9QCE\[2\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNI9QCE\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_0/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77CC\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77CC\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKKSV1\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKKSV1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[5\]/CLK  r_fifo_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_6/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_6/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI1LVE/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI1LVE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVT4C4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[14\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI53I7K/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI53I7K/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/C  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNIISJLEA\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBB5M\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBB5M\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKKSV1\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKKSV1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNII9N72\[8\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNII9N72\[8\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIPFMF2\[9\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIPFMF2\[9\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI81IM2\[10\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI81IM2\[10\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[11\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_11/Y  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes_0_RNI1PTTVI\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_525_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_525_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIE41S\[2\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIE41S\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[12\]/CLK  r_TRANSFER_SIZE\[12\]/Q  un1_w_fifo_count_14_0_I_18/B  un1_w_fifo_count_14_0_I_18/Y  un1_w_fifo_count_14_0_I_21/C  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI5AKD\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI5AKD\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIE41S\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIE41S\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77CC\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77CC\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKKSV1\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKKSV1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr17_0_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr17_0_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_526_tz/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_526_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/Y  r_SEND_sm\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRIIA1\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRIIA1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIDSFG\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIDSFG\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_3\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[2\]/Y  r_RECEIVE_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRIIA1\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRIIA1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIVCFL\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIVCFL\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm17/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_2_tz\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_2_tz\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKKSV1\[12\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKKSV1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[9\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_44/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[11\]/CLK  r_TRANSFER_SIZE\[11\]/Q  un1_w_fifo_count_14_0_I_19/B  un1_w_fifo_count_14_0_I_19/Y  un1_w_fifo_count_14_0_I_21/B  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[4\]/CLK  r_Pwrup_Timer\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIU1J02\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI46J35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI02E9\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI02E9\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI98JO\[0\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI98JO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_81/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIUPSC\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI386H\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI0SGU1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI0SGU1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[3\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_tz_tz_tz\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_tz_tz_tz\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr8_4_504/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr8_4_504/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[1\]/Y  r_SEND_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_3_1/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_525_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_525_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_tr6_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_tr6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz\[1\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[1\]/Y  r_SEND_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_18/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_18/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI5AKD\[2\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI5AKD\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIDO06\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIDO06\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNIU0QS\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNIU0QS\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIK13O1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI0NC07\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI0NC07\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI08UGH\[2\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI08UGH\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIHE42\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[0\]/Q  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_1/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_1/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_15/Y  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/A  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr/B  MEM_COMMAND_CONTROLLER/un61_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI40294\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI40294\[0\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI40294\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI40294\[0\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI40294\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI40294\[0\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5DV61\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5DV61\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Pwrup_Timer\[0\]/CLK  r_Pwrup_Timer\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n11/Y  r_Pwrup_Timer\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBB5M\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBB5M\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKKSV1\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKKSV1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/C  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_23/A  MEM_COMMAND_CONTROLLER/fifo_/INV_23/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_71/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_71/Y  MEM_COMMAND_CONTROLLER/fifo_/\XNOR2_RDIFF\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XNOR2_RDIFF\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5DV61\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5DV61\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_77/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_77/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI02E9\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI02E9\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI98JO\[0\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI98JO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRN51B\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVTO4G\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIUF4JH\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_3/A  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_3/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/C  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/A  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/B  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/A  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_84/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_6/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIDUCE\[4\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIDUCE\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIUCIT\[4\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIUCIT\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICP2O1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIOP21L\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIOP21L\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_61/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_61/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_6/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI16PU\[5\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI16PU\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7HIT1\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7HIT1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_16/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_16/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_6/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI9QD24\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_30/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_30/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIF27P7/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIF27P7/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIF27P7/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIF27P7/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI6EQH\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI6EQH\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIE41S\[2\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIE41S\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIS82O1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI08UGH\[2\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI08UGH\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNILTP81\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNILTP81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI8BS25\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI8BS25\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_84/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDN7Q2\[12\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDN7Q2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_29/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_29/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_prev_9_1_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_o2\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_o2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[2\]/Y  r_RECEIVE_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_tz_tz_tz\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_tz_tz_tz\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_2/B  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_2/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/B  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/A  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/B  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_2/B  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_2/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/B  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_4/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/A  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/B  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI68E9\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI68E9\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIFSEF\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIFSEF\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI4H2O1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIOP21L\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIOP21L\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_16/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_16/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_82/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_82/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_11/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_11/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_12/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_data_in_I_12/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIIULG3_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[5\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m16/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIEEN91\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIEEN91\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4_0\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIU80C4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIBBFP\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIBBFP\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_82/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_82/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIA01S\[1\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIA01S\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_4/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_46/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_46/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_23/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_23/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m7/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0RRG1\[3\]/C  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0RRG1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI16PU\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI16PU\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7HIT1\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7HIT1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI16PU\[5\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI16PU\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7HIT1\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7HIT1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/S  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/Y  r_Addr_Data\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[6\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[6\]/Y  r_Addr_Data\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[8\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[8\]/Y  r_Addr_Data\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[9\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[9\]/Y  r_Addr_Data\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[2\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[2\]/Y  r_Addr_Data\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[3\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[3\]/Y  r_Addr_Data\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_0\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIM13A5\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIM13A5\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI49PU\[5\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI49PU\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI8IIT1\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI8IIT1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGLQ1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_88/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_88/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_87/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_87/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_78/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_78/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_82/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_82/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_78/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_78/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_14/Y  MEM_COMMAND_CONTROLLER/un61_r_block_arr/B  MEM_COMMAND_CONTROLLER/un61_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/C  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[22\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[22\]/Y  r_Addr_Data\[22\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[1\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[1\]/Y  r_Addr_Data\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[5\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[5\]/Y  r_Addr_Data\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[17\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[17\]/Y  r_Addr_Data\[17\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[18\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[18\]/Y  r_Addr_Data\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[10\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[10\]/Y  r_Addr_Data\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[7\]/Y  r_Addr_Data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI8JBJ6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI8JBJ6/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI4FBJ6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI4FBJ6/Y  r_Addr_Data\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVO6MF/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVO6MF/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[23\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[23\]/Y  r_Addr_Data\[23\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[21\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[21\]/Y  r_Addr_Data\[21\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[20\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[20\]/Y  r_Addr_Data\[20\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[19\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[19\]/Y  r_Addr_Data\[19\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[16\]/Y  r_Addr_Data\[16\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/S  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/Y  r_Addr_Data\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV271\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV271\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/B  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI05PU\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI05PU\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI82VP1\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI82VP1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIBBFP\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIBBFP\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIC16R\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIC16R\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI71VP1\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI71VP1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[12\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[12\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/A  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/A  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI49PU\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI49PU\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI8IIT1\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI8IIT1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIFVL4\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIFVL4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_w_RX_Feature_Byte_13_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_44/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_44/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_5/B  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_5/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/B  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/B  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/A  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI468J6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIOQAH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV271\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV271\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5DV61\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5DV61\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI05PU\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI05PU\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI82VP1\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI82VP1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[10\]/CLK  r_Addr_Data\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_33/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_33/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_13/A  MEM_COMMAND_CONTROLLER/fifo_/INV_13/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_43/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_3/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_3/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIA01S\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIA01S\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[3\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIC16R\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIC16R\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI71VP1\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI71VP1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/Q  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/C  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/Y  MEM_COMMAND_CONTROLLER/r_transfer_size_DV_RNO/A  MEM_COMMAND_CONTROLLER/r_transfer_size_DV_RNO/Y  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[9\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[9\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_10/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_w_RX_Feature_Byte_11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIVCFL\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIVCFL\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_2\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_11/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_14/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_14/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_63/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_13/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNO/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNO/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIFVL4\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIFVL4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRIIA1\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRIIA1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_26/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_26/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_0/A  MEM_COMMAND_CONTROLLER/fifo_/INV_0/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_51/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_51/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_0/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_3_2/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIF6PP\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIACQQ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/Y  r_RECEIVE_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIU26H_0\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIQ8IJ1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIA01S\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIA01S\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNII9N72\[8\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNII9N72\[8\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIPFMF2\[9\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIPFMF2\[9\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[10\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIFVL4\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIFVL4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIHPJM3\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIHPJM3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS32_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS32_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_39/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_50/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_50/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[8\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_24/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_24/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[5\]/CLK  r_SEND_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_5_sqmuxa_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_5_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm40/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm40/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_3\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_2\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_21/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_5/A  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_5/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/B  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/B  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/A  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS32_0_a2/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS32_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/C  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/C  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H_0\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H_0\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_3\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_2\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H\[2\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIFVL4\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIFVL4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[0\]/Q  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_9/B  MEM_COMMAND_CONTROLLER/un46_r_block_arr_0_0_I_9/Y  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/B  MEM_COMMAND_CONTROLLER/un68_r_block_arr_1/Y  MEM_COMMAND_CONTROLLER/un64_r_block_arr/A  MEM_COMMAND_CONTROLLER/un64_r_block_arr/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI8T5R\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI8T5R\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[17\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[17\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[17\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIVCFL\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIVCFL\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIVCFL\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIVCFL\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIVCFL\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIVCFL\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[13\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/A  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIFDLF3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/A  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_58/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_58/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_23/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_23/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_6_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_6_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_2\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/Y  r_Addr_Data\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_6_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_6_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_2\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[2\]/Y  r_Addr_Data\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_1/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[6\]/CLK  r_Pwrup_Timer\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[9\]/CLK  r_Pwrup_Timer\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11_1/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_8/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[0\]/CLK  r_Command_prev\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/Y  r_Command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[2\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[2\]/Y  r_Command\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[5\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[5\]/Y  r_Command\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU1RV9/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU1RV9/Y  r_Command\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIV2RV9/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIV2RV9/Y  r_Command\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISUBI9/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISUBI9/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISPO7A/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISPO7A/Y  r_Command\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQKRN\[9\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQKRN\[9\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_1/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_1/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_ns_i_a2_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_ns_i_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_1\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_6/B  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_6/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/C  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/B  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/A  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[9\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[9\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJ7E2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI7C9J\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI7C9J\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_3/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Pwrup_Timer\[0\]/CLK  r_Pwrup_Timer\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n10/Y  r_Pwrup_Timer\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0Q8I\[14\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0Q8I\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Pwrup_Timer\[11\]/CLK  r_Pwrup_Timer\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_6_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_6_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_2\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_16_0_a2\[4\]/B  MEM_COMMAND_CONTROLLER/r_Command_prev_16_0_a2\[4\]/Y  r_Command_prev\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H_0\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H_0\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H_0\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H_0\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI66IJ\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI11471\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIEEN91\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIEEN91\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m2/A  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/B  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIBG9J\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIBG9J\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_3/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_3/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RX_Feature_Byte\[0\]/CLK  r_RX_Feature_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5LDS\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5LDS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_2/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_2/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[15\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI40294\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI40294\[0\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO_0/B  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO_0/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/A  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[11\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[9\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[9\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[8\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[7\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[6\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[4\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[12\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[13\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[13\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[2\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI4I6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI4I6A\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIICL64\[2\]/C  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIICL64\[2\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIICL64\[2\]/C  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIICL64\[2\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIMHSC\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIVCFL\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIVCFL\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[6\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[10\]/CLK  r_Pwrup_Timer\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_460/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_460/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS32_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS32_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI95VVE2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI95VVE2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[7\]/CLK  r_Command_prev\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm37_0_a2_2_RNIK83P4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_7/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr8_4_504/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr8_4_504/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[1\]/Y  r_SEND_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm34/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm34/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_3_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_3_sqmuxa/Y  r_check_twice\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7HIT1\[7\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7HIT1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIEEN91\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIEEN91\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Pwrup_Timer\[8\]/CLK  r_Pwrup_Timer\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/Y  r_Command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_ns_i_a2_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_ns_i_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_1\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI16PU\[5\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI16PU\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7HIT1\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7HIT1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/Y  MEM_COMMAND_CONTROLLER/r_transfer_size_DV_RNO/A  MEM_COMMAND_CONTROLLER/r_transfer_size_DV_RNO/Y  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[6\]/CLK  r_Pwrup_Timer\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIA01S\[1\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIA01S\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIG94G3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKHJ8C\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_RNIHV6A\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_RNI47QS\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIGE5R1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0S6G3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNIKT985\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI48FO8_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[5\]/CLK  r_fifo_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS32_0_a2/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS32_0_a2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_o2\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_o2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV271\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV271\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI4I6A\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI4I6A\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_77/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_77/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI98JO\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI98JO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/B  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/Y  r_Command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_3_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_525_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_525_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[7\]/CLK  r_Command_prev\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm39_i_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm39_i_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[10\]/CLK  r_Addr_Data\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm44_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI9LR22\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI9LR22\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_525_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_525_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHGSG1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV271\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV271\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_9_1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_7_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI82VP1\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI82VP1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI8IIT1\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI8IIT1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIVT7L\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIVT7L\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68_3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command68/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_6_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_6_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_0_a2\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_0_a2\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISUBI9/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISUBI9/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2KET5_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIO1BEA\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_RNO/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI05PU\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI05PU\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Pwrup_Timer\[7\]/CLK  r_Pwrup_Timer\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7HIT1\[7\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7HIT1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI0RQ71\[4\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI0RQ71\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI3TPF1\[5\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI3TPF1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_52/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_52/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_7/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un32_i_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un32_i_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[9\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[8\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[13\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI8T5R\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI8T5R\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIFJHN3\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/C  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI71VP1\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI71VP1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y_0/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y_0/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI82VP1\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI82VP1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[3\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[2\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[4\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI22BT\[5\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI33471\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBC2M2\[11\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[1\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI9RI8_0\[1\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI6KFL_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_e/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMR1A\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMR1A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIDPJ61\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIVT7L\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIVT7L\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIIQ4J7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI71VP1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI71VP1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHHOO\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHHOO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[12\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_6/A  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_6/Y  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/C  MEM_COMMAND_CONTROLLER/un1_r_bytes_to_pack_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/B  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/A  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIKUE02\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIKUE02\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIM13A5\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIM13A5\[4\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[0\]/CLK  r_SEND_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/S  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/Y  r_Addr_Data\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_check_twice\[1\]/CLK  r_check_twice\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data50/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data50/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI8IIT1\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI8IIT1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN64NL\[11\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV271\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV271\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMDSG4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_30/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHHOO\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIHHOO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI23K93\[12\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI8S7TC\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIFVL4\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIFVL4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNIHIED/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNIHIED/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMR1A\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMR1A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIDPJ61\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data32_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNLQ5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNLQ5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU4M2E/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU4M2E/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVO6MF/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVO6MF/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_check_twice\[1\]/CLK  r_check_twice\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_o2\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_o2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa_RNO_0/Y  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/un1_r_block_arr\[7\]_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/C  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_4\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_1/C  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_1/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC\[6\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[6\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIS5C21\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm17/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1_e\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1_e\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU4M2E/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIU4M2E/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVO6MF/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIVO6MF/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_0_2_0/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNII9N72\[8\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNII9N72\[8\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[9\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI8NFG\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI8NFG\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIO3GG\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIO3GG\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC\[6\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNITOSC\[6\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNI496H\[3\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNI496H\[3\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/S  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/Y  r_Addr_Data\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[10\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[14\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[16\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[16\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[17\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[17\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[17\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_1/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI0SGU1\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI0SGU1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[3\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIT17A2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNO/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNILFOS4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNILFOS4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI1AJ5\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI1AJ5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI2BJ5\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI2BJ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI3CJ5\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI3CJ5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[6\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m32/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_72/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_72/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[10\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_18/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_37\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_37\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_37\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_37\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_2_sqmuxa/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_2_sqmuxa/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m4/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5PK41\[2\]/C  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5PK41\[2\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_2/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_2/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[16\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI8NFG\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI8NFG\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIO3GG\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIO3GG\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_1/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_1/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNILFOS4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm38_0_a2_2_RNILFOS4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRIIA1\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRIIA1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIKD4E8\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[11\]/Y  MEM_COMMAND_CONTROLLER/r_transfer_size_DV_RNO/A  MEM_COMMAND_CONTROLLER/r_transfer_size_DV_RNO/Y  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIFVL4\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIFVL4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI8BS25\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI8BS25\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[4\]/CLK  r_SEND_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/S  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/Y  r_Addr_Data\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_0\[2\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI98JO\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_RNI98JO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/C  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNICO1O1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0AL0E\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI0IJHV\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINM0O2\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_7/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI4GP9\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI4GP9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[7\]/CLK  r_Pwrup_Timer\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7AJR6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[3\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/A  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XNOR2_RDIFF\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XNOR2_RDIFF\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n1/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n1/Y  r_Pwrup_Timer\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n7/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n7/Y  r_Pwrup_Timer\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n8/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n8/Y  r_Pwrup_Timer\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n9/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n9/Y  r_Pwrup_Timer\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n10/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n10/Y  r_Pwrup_Timer\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n11/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n11/Y  r_Pwrup_Timer\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n12/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n12/Y  r_Pwrup_Timer\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n13/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n13/Y  r_Pwrup_Timer\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPGM\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPGM\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMT1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI19Q96\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI19Q96\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[0\]/CLK  r_Pwrup_Timer\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n9/Y  r_Pwrup_Timer\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_we_RNIGS5L/B  MEM_COMMAND_CONTROLLER/r_fifo_we_RNIGS5L/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/C  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/A  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[16\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[16\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0688\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0688\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIU9GG\[18\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIU9GG\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/Q  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/C  MEM_COMMAND_CONTROLLER/r_UART_command_RNI2AQG2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[9\]/S  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_4_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_2\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_2\[1\]/C  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_ns_i_a2_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_ns_i_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n0/Y  r_Pwrup_Timer\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_data_compr_true/CLK  MEM_COMMAND_CONTROLLER/r_data_compr_true/Q  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNITPG91/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNITPG91/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNISBSN2_0/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMT1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI19Q96\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI19Q96\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[7\]/CLK  r_Command_prev\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_8_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_8_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[12\]/CLK  r_Pwrup_Timer\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto13_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto13_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[5\]/CLK  r_SEND_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n4/Y  r_Pwrup_Timer\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n5/Y  r_Pwrup_Timer\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n6/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n6/Y  r_Pwrup_Timer\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n3/Y  r_Pwrup_Timer\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n2/Y  r_Pwrup_Timer\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI1AJ5\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI1AJ5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI2BJ5\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI2BJ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI3CJ5\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI3CJ5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI4GP9\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI4GP9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[2\]/CLK  r_SEND_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/Y  r_Command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/B  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[2\]/CLK  r_SEND_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_3\[1\]/C  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0688\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0688\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIU9GG\[18\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIU9GG\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[6\]/CLK  r_SEND_sm\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[2\]/CLK  r_RECEIVE_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/Y  r_Command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/Y  r_RX_Feature_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_5_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_5_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_6_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_6_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_2\[4\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/Y  r_Addr_Data\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_4\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_37\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_37\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_2\[1\]/C  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIUKM64\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIUKM64\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[6\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[6\]/Y  r_Addr_Data\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[2\]/Y  r_Addr_Data\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_27_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/Y  r_Addr_Data\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[3\]/Y  r_Addr_Data\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/B  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Pwrup_Timer\[13\]/CLK  r_Pwrup_Timer\[13\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto13_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto13_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_1_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_2\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_27_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[1\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[1\]/Y  r_Addr_Data\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27_1\[5\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_27_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[5\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[5\]/Y  r_Addr_Data\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27\[7\]/Y  r_Addr_Data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_tr_size_DV_0_sqmuxa_i/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_tr_size_DV_0_sqmuxa_i/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_a3_0\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_a3_0\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns\[5\]/Y  r_fifo_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_3\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI\[1\]/C  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNICTSB5\[0\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNICTSB5\[0\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNII6P8F\[0\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNII6P8F\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/Y  r_RX_Feature_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_6_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_3\[1\]/C  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_3\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIQ79S5/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIQ79S5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIN49S5/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIN49S5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISPO7A/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISPO7A/Y  r_Command\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/Y  r_Command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_2\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3PQ1\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3PQ1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0Q8I\[14\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0Q8I\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_37\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_37\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRC1J3\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRC1J3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQUC15\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIQUC15\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIMA9P7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_16_0_a2_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_Command_prev_16_0_a2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_16_0_a2\[4\]/A  MEM_COMMAND_CONTROLLER/r_Command_prev_16_0_a2\[4\]/Y  r_Command_prev\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/B  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI82NH\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI82NH\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5DV61\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5DV61\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[9\]/S  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5DV61\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5DV61\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[10\]/S  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5DV61\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5DV61\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJVFS9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[8\]/S  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMR1A\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMR1A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIDPJ61\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_73/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_73/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/C  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNICMP3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI7D2N3\[11\]/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un32_i_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un32_i_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[0\]/CLK  r_Pwrup_Timer\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n8/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n8/Y  r_Pwrup_Timer\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_7/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_0_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_0_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr17_0_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr17_0_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_526_tz/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_526_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[6\]/Y  r_SEND_sm\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_3_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_525_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_525_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI0RQ71\[4\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI0RQ71\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI3TPF1\[5\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI3TPF1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[10\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[10\]/Y  r_Addr_Data\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI3RQV4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI3RQV4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI4FBJ6/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI4FBJ6/Y  r_Addr_Data\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_54/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI1AJ5\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI1AJ5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS29_0_a2/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_3_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_3_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_2_sqmuxa/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_36\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_16_i_a2_1\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_16_i_a2_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_i_a2\[3\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_i_a2\[3\]/Y  r_Command_prev\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS188\[9\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS188\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS7GG\[15\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS7GG\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI9LR22\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI9LR22\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_525_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_525_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_16_i_a2_1\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_16_i_a2_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_i_a2\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_i_a2\[2\]/Y  r_Command_prev\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_11/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_22/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRIIA1\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRIIA1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI3GO52\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIF27P7/C  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIF27P7/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_1\[2\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_37\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_37\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[8\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[8\]/Y  r_Addr_Data\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[9\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[9\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[9\]/Y  r_Addr_Data\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPGM\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPGM\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMT1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI19Q96\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI19Q96\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3PQ1\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3PQ1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_3\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/Y  r_RX_Feature_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI9LR22\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI9LR22\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_525_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_525_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_2/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIOPT65\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIOPT65\[1\]/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNO_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNO_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNO/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNO/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNO/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[3\]/CLK  r_SEND_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un32_i_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un32_i_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIK74R3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_2\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/B  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI76HV2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm17/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIJHTF\[1\]/B  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIJHTF\[1\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/C  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/C  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI41V12\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[3\]/CLK  r_RECEIVE_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_ns_i_a2_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_ns_i_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI19Q96\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI19Q96\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP25KR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIPT9PR\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7V5V01\[0\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_8/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_4/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNILJTF\[2\]/B  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNILJTF\[2\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/B  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/C  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_12/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[6\]/CLK  r_SEND_sm\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI0NBJB/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNILRHS\[4\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNILRHS\[4\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIE7MA1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIE7MA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIPVHS\[6\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIPVHS\[6\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIMFMA1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIMFMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIR1IS\[7\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIR1IS\[7\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQJMA1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQJMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNIDJHS\[0\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNIDJHS\[0\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNID5JG1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNID5JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNIFLHS\[1\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNIFLHS\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIH9JG1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIH9JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIHNHS\[2\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIHNHS\[2\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNILDJG1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNILDJG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIJPHS\[3\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIJPHS\[3\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIA3MA1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIA3MA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNINTHS\[5\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNINTHS\[5\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIIBMA1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIIBMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_check_twice\[1\]/CLK  r_check_twice\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_7/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_37\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_37\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIJHTF\[1\]/A  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIJHTF\[1\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/C  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/C  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIJHTF\[1\]/A  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIJHTF\[1\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/C  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIOPT65\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIOPT65\[1\]/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNO_0/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNO_0/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNO/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNO/Y  MEM_COMMAND_CONTROLLER/r_data_compr_true/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI663Q\[6\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI663Q\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI40931\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI40931\[6\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI883Q\[7\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI883Q\[7\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOKBT\[7\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOKBT\[7\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIQP2Q\[0\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIQP2Q\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIID831\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIID831\[0\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNISR2Q\[1\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNISR2Q\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNILG831\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNILG831\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIUT2Q\[2\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIUT2Q\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOJ831\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOJ831\[2\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI003Q\[3\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI003Q\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIRM831\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIRM831\[3\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI223Q\[4\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI223Q\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIUP831\[4\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIUP831\[4\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI443Q\[5\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI443Q\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI1T831\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI1T831\[5\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIOHMH\[0\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIOHMH\[0\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNID5JG1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNID5JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIQJMH\[1\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIQJMH\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIH9JG1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIH9JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNISLMH\[2\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNISLMH\[2\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNILDJG1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNILDJG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIHBPB\[4\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIHBPB\[4\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIE7MA1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIE7MA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNILFPB\[6\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNILFPB\[6\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIMFMA1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIMFMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNINHPB\[7\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNINHPB\[7\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQJMA1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQJMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIF9PB\[3\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIF9PB\[3\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIA3MA1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIA3MA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIJDPB\[5\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIJDPB\[5\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIIBMA1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIIBMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.num_bytes30_0_a2/A  MEM_COMMAND_CONTROLLER/current_command.num_bytes30_0_a2/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIJHTF\[1\]/B  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIJHTF\[1\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/C  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/C  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI3CJ5\[2\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI3CJ5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIJ2GG\[8\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIJ2GG\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0VV01\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0VV01\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIC4OV1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[8\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI95VVE2/S  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI95VVE2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMR1A\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMR1A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIDPJ61\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[2\]/Y  r_Command\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISPO7A/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISPO7A/Y  r_Command\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[13\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[12\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS188\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS188\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS7GG\[15\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS7GG\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_5/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI2BJ5\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNI2BJ5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3PQ1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3PQ1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm14_4_0_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_tz_2\[3\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_tz_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_tz\[3\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_tz\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_10/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_1\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI53I7K/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI53I7K/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[12\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[13\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI4GP9\[2\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI4GP9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIN3FI2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIK2VV4\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIK2VV4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI7VQV4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI7VQV4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI8JBJ6/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI8JBJ6/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[13\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[13\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI84\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI84\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIE6\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIE6\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_RECEIVE_sm\[0\]/CLK  r_RECEIVE_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Addr_Data_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_27_sn_m3/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/S  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/Y  r_Addr_Data\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[14\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[14\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0Q8I\[14\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0Q8I\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/Y  r_RX_Feature_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[14\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[14\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA6\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA6\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIA\[11\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIA\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI82NH\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI82NH\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIJ2GG\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIJ2GG\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0VV01\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0VV01\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_23/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[7\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y_0/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y_0/Y  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/A  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_SUB_8x8_fast_I54_Y/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIV62V2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIV62V2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/CLK  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_5\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIRQP13\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_o2\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_o2\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI37GC81\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI37GC81\[0\]/Y  r_fifo_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_35\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_0_1_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[6\]/CLK  r_SEND_sm\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIHFTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIHFTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/A  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/C  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/Q  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNILJTF\[2\]/A  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNILJTF\[2\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/B  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/C  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIKJAT\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV/Q  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_0/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_0/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIQLLD\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIQLLD\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI84\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI84\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIE6\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIE6\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIINCLF/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA6\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA6\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIA\[11\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIA\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNO_0/B  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNO_0/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNO/A  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[6\]/CLK  r_SEND_sm\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNICK7S\[1\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNICK7S\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNICK7S\[1\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNICK7S\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H_0\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H_0\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_3\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_2\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIAAF21/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIAAF21/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNO/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNO/Y  MEM_COMMAND_CONTROLLER/r_fifo_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[8\]/CLK  r_Pwrup_Timer\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIMS095\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[5\]/CLK  r_fifo_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIAAF21/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIAAF21/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNO/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNO/Y  MEM_COMMAND_CONTROLLER/r_fifo_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIQPTV1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIQP2Q\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIQP2Q\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIID831\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIID831\[0\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIOHMH\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIOHMH\[0\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNID5JG1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNID5JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIQP2Q\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIQP2Q\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIID831\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIID831\[0\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNIDJHS\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNIDJHS\[0\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNID5JG1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNID5JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_30\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_14/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_14/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_13/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIO3GG\[15\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIO3GG\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISPO7A/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISPO7A/Y  r_Command\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIQLLD\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIQLLD\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_0_0_a2_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_0_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNISR2Q\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNISR2Q\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNILG831\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNILG831\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIOHMH\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIOHMH\[0\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNID5JG1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNID5JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNIFLHS\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNIFLHS\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIH9JG1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIH9JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIAAF21/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIAAF21/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNIDJHS\[0\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNIDJHS\[0\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNID5JG1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNID5JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_i_a2\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_i_a2\[2\]/Y  r_Command_prev\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_3_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_o2\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_o2\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI37GC81\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI37GC81\[0\]/Y  r_fifo_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_0/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNIV3ND\[10\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIV3ND\[10\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNICFLT\[8\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNICFLT\[8\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[3\]/CLK  r_SEND_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_0_RNIMTRI_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNIV3ND\[10\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNIV3ND\[10\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNICFLT\[8\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNICFLT\[8\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0Q8I\[14\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0Q8I\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/CLK  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_5\[5\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[5\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[5\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/CLK  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_5\[6\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[5\]/CLK  r_fifo_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_tr_size_DV_0_sqmuxa_i_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_tr_size_DV_0_sqmuxa_i_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_tr_size_DV_0_sqmuxa_i/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_tr_size_DV_0_sqmuxa_i/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_a3_0\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_a3_0\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns\[5\]/Y  r_fifo_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_24/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_24/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_3_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[0\]/CLK  r_SEND_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNITQQ01/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIA61J1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[5\]/CLK  r_SEND_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIU9GG\[18\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIU9GG\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIUKM64\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIUKM64\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_tr_size_DV_0_sqmuxa_i/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_tr_size_DV_0_sqmuxa_i/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns\[3\]/Y  r_fifo_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_1\[0\]/Y  r_Command_prev\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNISLMH\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNISLMH\[2\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNILDJG1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNILDJG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIUT2Q\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIUT2Q\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOJ831\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOJ831\[2\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIHNHS\[2\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIHNHS\[2\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNILDJG1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNILDJG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/B  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIBRLR1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIDUQF1_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_21/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIHNHS\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIHNHS\[2\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNILDJG1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNILDJG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNIFLHS\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNIFLHS\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIH9JG1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIH9JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI3H81\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIDPJ61\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI5H7P/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI5H7P/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNITEI292/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNITEI292/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI95VVE2/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI95VVE2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI75UF\[5\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI75UF\[5\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIQPOU\[12\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIQPOU\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIQJMH\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIQJMH\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIH9JG1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIH9JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNISR2Q\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNISR2Q\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNILG831\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNILG831\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIDPJ61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/Q  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIHFTF\[0\]/A  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIHFTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/A  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIPKOF1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/C  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H_0\[2\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H_0\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI1EEF\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI1EEF\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H\[2\]/B  MEM_COMMAND_CONTROLLER/current_command.command_RNIOS5H\[2\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_5_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_5_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_498/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_498/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[1\]/Y  r_Command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[17\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[17\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIO3GG\[15\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIO3GG\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNII9N72\[8\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNII9N72\[8\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIPFMF2\[9\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIPFMF2\[9\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI81IM2\[10\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI81IM2\[10\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_5_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_5_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[6\]/Y  r_Addr_Data\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI003Q\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI003Q\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIRM831\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIRM831\[3\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIF9PB\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIF9PB\[3\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIA3MA1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIA3MA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNISLMH\[2\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNISLMH\[2\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNILDJG1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNILDJG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIUT2Q\[2\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNIUT2Q\[2\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOJ831\[2\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOJ831\[2\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNILTP81\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNILTP81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI8BS25\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI8BS25\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_0_sqmuxa_1_RNIQ0AI6/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_23/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_23/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIF9PB\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIF9PB\[3\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIA3MA1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIA3MA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIJPHS\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIJPHS\[3\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIA3MA1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIA3MA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI003Q\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI003Q\[3\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIRM831\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIRM831\[3\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIJPHS\[3\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIJPHS\[3\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIA3MA1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIA3MA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_6/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_tr_size_DV_0_sqmuxa_i_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_tr_size_DV_0_sqmuxa_i_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_tr_size_DV_0_sqmuxa_i/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_tr_size_DV_0_sqmuxa_i/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_a3_0\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_a3_0\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns\[5\]/Y  r_fifo_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[0\]/CLK  r_Pwrup_Timer\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n7/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n7/Y  r_Pwrup_Timer\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI0RQ71\[4\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI0RQ71\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[4\]/CLK  r_RECEIVE_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_2_sqmuxa/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISNDQ\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDKQ71\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_28\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_9/A  MEM_COMMAND_CONTROLLER/fifo_/INV_9/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_2/A  MEM_COMMAND_CONTROLLER/fifo_/INV_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_16/A  MEM_COMMAND_CONTROLLER/fifo_/INV_16/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/B  MEM_COMMAND_CONTROLLER/w_delta_byte_0_0_m1/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICPDO\[1\]/C  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICPDO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIQJMH\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIQJMH\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIH9JG1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIH9JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIHPJM3\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIHPJM3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_3\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_2\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/B  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNIFME24_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Pwrup_Timer\[14\]/CLK  r_Pwrup_Timer\[14\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_459_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_8_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI75UF\[5\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI75UF\[5\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIQPOU\[12\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIQPOU\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNICK7S\[1\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNICK7S\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI64UF\[3\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI64UF\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI51SV\[1\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNI51SV\[1\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIU9GG\[18\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIU9GG\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIM79J1\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_29\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[4\]/CLK  r_SEND_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI1EEF\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI1EEF\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_i_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISPO7A/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISPO7A/Y  r_Command\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[2\]/Y  r_Command\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_1/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_55/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un27_0_i_a3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNO/C  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_5_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2\[1\]/Y  r_Command_prev\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIHBPB\[4\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIHBPB\[4\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIE7MA1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIE7MA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI223Q\[4\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI223Q\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIUP831\[4\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIUP831\[4\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIHBPB\[4\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIHBPB\[4\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIE7MA1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIE7MA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI223Q\[4\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI223Q\[4\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIUP831\[4\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIUP831\[4\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNILRHS\[4\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNILRHS\[4\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIE7MA1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIE7MA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_12/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_1/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_4/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_0/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_5/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_5/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_33\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_31\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_21\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_32\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_SEND/CLK  MEM_COMMAND_CONTROLLER/r_SM_SEND/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm17/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_4_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_2_tz\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_2_tz\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNILRHS\[4\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNILRHS\[4\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIE7MA1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIE7MA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI77D43\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0/CLK  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0/Q  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DEJB/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNIGS78V/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Pwrup_Timer\[0\]/CLK  r_Pwrup_Timer\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n6_tz/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n6_tz/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n6/Y  r_Pwrup_Timer\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNICK7S\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_RNICK7S\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/Y  r_RECEIVE_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[4\]/CLK  r_RECEIVE_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_1_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_7/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[2\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI64UF\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI64UF\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI51SV\[1\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNI51SV\[1\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_16/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_16/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[2\]/CLK  r_SEND_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[1\]/Q  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNIBKOQ/B  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNIBKOQ/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_20/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_16_i_a2_1\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_16_i_a2_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_i_a2\[3\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_i_a2\[3\]/Y  r_Command_prev\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0VV01\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0VV01\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIGEJC/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIGEJC/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/A  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI82NH\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI82NH\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI7FI21/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI7FI21/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIE6\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIE6\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_27\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/current_command.command_RNI496H\[3\]/A  MEM_COMMAND_CONTROLLER/current_command.command_RNI496H\[3\]/Y  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/C  MEM_COMMAND_CONTROLLER/current_command.command_RNIK2IJ1\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNINMHJ\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_RNI6EAK5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_25\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI40931\[6\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI40931\[6\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIID831\[0\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIID831\[0\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNILG831\[1\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNILG831\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOJ831\[2\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOJ831\[2\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIRM831\[3\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIRM831\[3\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIUP831\[4\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIUP831\[4\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI1T831\[5\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI1T831\[5\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIJDPB\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIJDPB\[5\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIIBMA1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIIBMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI443Q\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI443Q\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI1T831\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI1T831\[5\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIJDPB\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNIJDPB\[5\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIIBMA1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIIBMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI443Q\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI443Q\[5\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI1T831\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI1T831\[5\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNINTHS\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNINTHS\[5\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIIBMA1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIIBMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNINTHS\[5\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNINTHS\[5\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIIBMA1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIIBMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_0/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1_RNO_0/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_1/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNIVS5BN/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/A  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_16_0_a2_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_Command_prev_16_0_a2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_16_0_a2\[4\]/A  MEM_COMMAND_CONTROLLER/r_Command_prev_16_0_a2\[4\]/Y  r_Command_prev\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIE7MA1\[1\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIE7MA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIMFMA1\[1\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIMFMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQJMA1\[1\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQJMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNID5JG1\[1\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNID5JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIH9JG1\[1\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIH9JG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNILDJG1\[1\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNILDJG1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIA3MA1\[1\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIA3MA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIIBMA1\[1\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIIBMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_34\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_24\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOKBT\[7\]/S  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOKBT\[7\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_0/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIFVL4\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIFVL4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017\[2\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIO017\[2\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIKCTU2\[2\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIKCTU2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[0\]/CLK  r_RECEIVE_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_3_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHVAS2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_2\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_27\[0\]/Y  r_Addr_Data\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_26\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS7GG\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS7GG\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIA\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIA\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_data_compr_true/CLK  MEM_COMMAND_CONTROLLER/r_data_compr_true/Q  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNIBKOQ/A  MEM_COMMAND_CONTROLLER/r_data_compr_true_RNIBKOQ/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5EMQ2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI1DLH7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0VV01\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI0VV01\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_7/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_23\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/Q  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNI76PG/A  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNI76PG/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNIF8UD5/A  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO_0/B  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO_0/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/A  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr11_0_10_0_a2_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr11_0_10_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr11_0_10_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr11_0_10_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/Y  r_RECEIVE_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_61/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_61/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_16/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_16/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_78/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_78/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_92/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_15/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[7\]/CLK  r_Command\[7\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_5\[7\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_85/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_85/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_13/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_13/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_75/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_75/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_52/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_52/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_24/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_24/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_49/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_49/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_77/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_77/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_86/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_86/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_44/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_102/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_102/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_43/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[3\]/CLK  r_RECEIVE_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_3_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_3_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_2_sqmuxa/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_33/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_33/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_39/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_39/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_62/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_62/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_100/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_100/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_17/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_98/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_98/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIE6\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIE6\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI4D9K2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNILFPB\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNILFPB\[6\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIMFMA1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIMFMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNINHPB\[7\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNINHPB\[7\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQJMA1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQJMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI883Q\[7\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI883Q\[7\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOKBT\[7\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOKBT\[7\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI663Q\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI663Q\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI40931\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI40931\[6\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNILFPB\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNILFPB\[6\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIMFMA1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIMFMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNINHPB\[7\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]_RNINHPB\[7\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQJMA1\[1\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQJMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIPVHS\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIPVHS\[6\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIMFMA1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIMFMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIR1IS\[7\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIR1IS\[7\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQJMA1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQJMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI883Q\[7\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI883Q\[7\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOKBT\[7\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOKBT\[7\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI663Q\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_RNI663Q\[6\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI40931\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI40931\[6\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[9\]/CLK  r_Pwrup_Timer\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_51/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_51/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_87/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_87/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_88/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_88/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIPVHS\[6\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIPVHS\[6\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIMFMA1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIMFMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIR1IS\[7\]/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_RNIR1IS\[7\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQJMA1\[1\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQJMA1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/B  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_1\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_3\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[2\]/Y  r_RECEIVE_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_8/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_70/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_70/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_45/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_45/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_64/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_64/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_35/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_35/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_72/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_72/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIID831\[0\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIID831\[0\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS7GG\[15\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS7GG\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[5\]/CLK  r_fifo_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un27_0_i_a3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNO/B  MEM_COMMAND_CONTROLLER/r_UART_OEN_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_91/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_91/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_59/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[0\]/CLK  r_Pwrup_Timer\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n5_tz/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n5_tz/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n5/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n5/Y  r_Pwrup_Timer\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_22\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/CLK  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/Q  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI2T2R3/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNICFLT\[8\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNICFLT\[8\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNILG831\[1\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNILG831\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_tz_2\[3\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_tz_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_tz\[3\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_tz\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_we/CLK  MEM_COMMAND_CONTROLLER/r_fifo_we/Q  MEM_COMMAND_CONTROLLER/r_fifo_we_RNIGS5L/A  MEM_COMMAND_CONTROLLER/r_fifo_we_RNIGS5L/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/C  MEM_COMMAND_CONTROLLER/r_fifo_we_RNITCJ83/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/A  MEM_COMMAND_CONTROLLER/r_fifo_we_RNISUUM4/Y  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/B  MEM_COMMAND_CONTROLLER/r_fifo_we_10_0_a5_2_7_RNI22M1V/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[6\]/CLK  r_SEND_sm\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_7_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_SEND/CLK  MEM_COMMAND_CONTROLLER/r_SM_SEND/Q  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI7OTH1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/A  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIRL4H6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/B  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]_0_sqmuxa_RNI3U7F8/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]_0_sqmuxa_RNIKEAS7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/B  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]_0_sqmuxa_RNIJLI18/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIAKCL6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/B  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]_0_sqmuxa_RNIDAD48/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]_0_sqmuxa_RNINCIO7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNICNSC6\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/B  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]_0_sqmuxa_RNIGNA58/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIEQ116_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/B  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_0_sqmuxa_RNIJ4TI7/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[6\]/CLK  r_fifo_sm\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_ns_i_a2_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_fifo_sm_ns_i_a2_2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_1\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI7FI21/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI7FI21/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[13\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[13\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIA\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIA\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIIJFI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIQPFI2\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[18\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI5CGT\[1\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/Q  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIRE1FJ/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE802\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_m20_0_a3_0_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm14_1_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/Y  r_RECEIVE_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_check_twice\[1\]/CLK  r_check_twice\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/Y  r_RECEIVE_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_3_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_3_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3_sqmuxa/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[6\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[6\]/Y  r_Addr_Data\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_3_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_3_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3_sqmuxa/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Command_prev_3_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[9\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[9\]/Y  r_Addr_Data\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_15/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_16/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_16/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_61/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_61/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_92/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_78/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_78/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_88/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_88/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_87/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_87/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_51/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_51/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[5\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_19\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[4\]/CLK  r_SEND_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_15/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_16/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_16/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_61/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_61/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_92/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_78/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_78/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_88/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_88/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_87/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_87/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_51/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_51/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_102/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_102/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_77/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_77/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_43/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_75/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_75/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_52/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_52/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_24/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_24/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_45/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_45/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_72/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_72/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_44/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_49/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_49/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_86/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_86/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_85/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_85/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_13/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_13/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_70/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_70/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_35/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_35/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_64/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_64/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOJ831\[2\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOJ831\[2\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[5\]/CLK  r_Command\[5\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_5\[5\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[5\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[5\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[5\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[6\]/CLK  r_Command\[6\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_5\[6\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[6\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_18/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_102/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_102/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_77/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_77/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_43/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_75/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_75/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_52/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_52/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_24/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_24/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_45/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_45/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_72/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_72/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_98/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_98/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_17/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_100/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_100/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_39/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_39/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_33/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_33/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_62/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_62/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_59/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_91/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_91/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_44/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_49/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_49/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_86/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_86/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_85/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_85/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_13/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_13/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_70/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_70/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_35/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_35/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_64/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_64/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI1I911/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI1I911/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/CLK  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[3\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[3\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/CLK  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[2\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[2\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/CLK  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[4\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[4\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/CLK  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[1\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[1\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/CLK  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[0\]/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[0\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIA8V01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_98/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_98/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_17/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_100/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_100/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_39/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_39/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_33/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_33/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_62/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_62/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_59/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_91/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_91/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_check_twice\[1\]/CLK  r_check_twice\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[6\]/CLK  r_SEND_sm\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_2_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Pwrup_Timer\[5\]/CLK  r_Pwrup_Timer\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto8_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_Pwrup_Timerlto14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_tr_size_DV_0_sqmuxa_i/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_tr_size_DV_0_sqmuxa_i/Y  r_tr_size_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[7\]/CLK  r_Command_prev\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_7/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_7/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILR6C\[0\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILR6C\[0\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNILIVD3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI0RQ71\[4\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI0RQ71\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI3TPF1\[5\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI3TPF1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNIPFMF2\[9\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNIPFMF2\[9\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNI81IM2\[10\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI81IM2\[10\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIRM831\[3\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIRM831\[3\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNICFLT\[8\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNICFLT\[8\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/C  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[2\]/CLK  r_RECEIVE_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNITQTF\[0\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNITPSN\[2\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIUPRV\[3\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI3O1Q\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI3O1Q\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIK2VV4\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIK2VV4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_1\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_3\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[2\]/Y  r_RECEIVE_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_1_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_4/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_i_a2\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_i_a2\[2\]/Y  r_Command_prev\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIB61F/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[12\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[12\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_24/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_24/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_7_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_0_a2\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_0_a2\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISUBI9/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISUBI9/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/Q  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIF27P7/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIF27P7/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/Q  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIF27P7/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIF27P7/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI8K5H1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIGEJC/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIGEJC/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIN6HU1/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/A  MEM_COMMAND_CONTROLLER/r_UART_WEN_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMR1A\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMR1A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIDPJ61\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[0\]/Y  r_RECEIVE_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_6/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_4\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_4\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_7/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[2\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[3\]/CLK  r_SEND_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_o3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNISA2I11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr1_0_1_0_RNIDRG1M3/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/CLK  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/Q  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/B  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIL4B142/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/S  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIOQBQ7L/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_0_RNI0DFSBL/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_i_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_2/Y  r_Mem_Power/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_73/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_73/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_15/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_15/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[4\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_20\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_10\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRJTP4\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIUP831\[4\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIUP831\[4\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIS4FI2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i_0_RNO_0/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i_0_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i_0/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i_0_RNO_0/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i_0_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i_0/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RX_Feature_Byte_0_sqmuxa_0_a2/Y  r_RX_Feature_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIJ0AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI6I6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI5PG76\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIDP6M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNI1SNJ6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIK07M2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNICP9G2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_count_mod8\[0\]/Q  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/S  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_8/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_513/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[1\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_39/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_39/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/CLK  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/Q  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7/C  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNI068O7/Y  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/A  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND_RNIANQTA3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI51SV\[1\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI51SV\[1\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_2_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_2_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_4\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_4\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/Y  r_RECEIVE_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_4_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_4_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[2\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_cnst_i_a2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[2\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[2\]/Y  r_Command\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[5\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_15\[5\]/Y  r_Command\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i_0_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i_0_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i_0/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_4_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_4_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_0_a2\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_0_a2\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISUBI9/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNISUBI9/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_4/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_8/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_8/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27_1\[13\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_27\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[6\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_13\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNIQPOU\[12\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIQPOU\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_8/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/Q  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITCHL2\[6\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITCHL2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_18\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI3O1Q\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNI3O1Q\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIK2VV4\[1\]/B  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIK2VV4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIF0769\[1\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Master_CM_DV_7_i/Y  r_Master_CM_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[14\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Addr_Data_22\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI53I7K/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI53I7K/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/Q  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/A  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNIBQGU1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/C  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_15\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMR1A\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMR1A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMWEBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMWEBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_8/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_8/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNI76PG/B  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNI76PG/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNIF8UD5/A  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO_0/B  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO_0/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/A  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI126F4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI126F4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI53I7K/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNI53I7K/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIC38RK/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIDNOEM/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_7_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI1T831\[5\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI1T831\[5\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIQ7AG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_4\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0/Y  r_check_twice\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_12\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_5\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI51SV\[1\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNI51SV\[1\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNIQPOU\[12\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNIQPOU\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/A  MEM_COMMAND_CONTROLLER/r_comp_count_RNIBAAS2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/A  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[3\]/CLK  r_Command_prev\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[4\]/Y  r_RECEIVE_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/Q  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICPDO\[1\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICPDO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/Q  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5PK41\[2\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5PK41\[2\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/Q  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0RRG1\[3\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0RRG1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/Q  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITU2T1\[4\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITU2T1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/Q  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIS4A92\[5\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIS4A92\[5\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_5_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_5_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_Command_prev_16_0_a2_1\[0\]/Y  r_Command_prev\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_0_0_a2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_tr9_0_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[7\]/CLK  r_Command_prev\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_tz\[3\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_tz\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[1\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI4I81\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_5_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/CLK  MEM_COMMAND_CONTROLLER/r_SM_MEM_COMMAND/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_check_twice\[1\]/CLK  r_check_twice\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_tr15_2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[5\]/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[7\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOKBT\[7\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNIOKBT\[7\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNIP7DA2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[6\]/Q  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI40931\[6\]/A  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]_RNI40931\[6\]/Y  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/A  MEM_COMMAND_CONTROLLER/r_count_mod8_RNI1FAG2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_9\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz_1\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[1\]/Y  r_SEND_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[10\]/CLK  r_Pwrup_Timer\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c12/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n14/Y  r_Pwrup_Timer\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYWE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_60/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[3\]\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_17\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_8\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_2\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Pwrup_Timer\[0\]/CLK  r_Pwrup_Timer\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n4_tz/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n4_tz/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n4/Y  r_Pwrup_Timer\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_0/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[6\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_16\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_7\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/C  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_2_tz\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_2_tz\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI7FI21/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI7FI21/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Pwrup_Timer\[0\]/CLK  r_Pwrup_Timer\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_c2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n3_tz/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n3_tz/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Pwrup_Timer_n3/Y  r_Pwrup_Timer\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[12\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[12\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_79/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI5H7P/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI5H7P/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNITEI292/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNITEI292/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI95VVE2/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY_RNI95VVE2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_RNIHIED/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNIHIED/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/B  MEM_COMMAND_CONTROLLER/r_fifo_re_RNI7N985/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COMPRESS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/CLK  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/Q  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNI76PG/C  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNI76PG/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNIF8UD5/A  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO_0/B  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO_0/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/A  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1_0\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIK22M1_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_SEND/CLK  MEM_COMMAND_CONTROLLER/r_SM_SEND/Q  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI1I911/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI1I911/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNIM0MO7/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[0\]/CLK  r_Command_prev\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_tz\[3\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_tz\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_1_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0\[3\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[0\]/CLK  r_Command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[0\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[0\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[1\]/CLK  r_Command\[1\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[1\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[1\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[2\]/CLK  r_Command\[2\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[2\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[2\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[3\]/CLK  r_Command\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[3\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[3\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[3\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[4\]/CLK  r_Command\[4\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[4\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[4\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_3\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_FULLINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_check_twice\[1\]/CLK  r_check_twice\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_509_tz_tz_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_check_twice_1_sqmuxa_0/Y  r_check_twice\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI3TPF1\[5\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI3TPF1\[5\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_comp_count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_comp_count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_comp_count_RNI81IM2\[10\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNI81IM2\[10\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/r_comp_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_comp_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_0/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_4_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_2_tz\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_2_tz\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[0\]\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_pack_bit_width\[2\]/Q  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/A  MEM_COMMAND_CONTROLLER/r_pack_bit_width_RNI5J81\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_4_0\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_2_tz\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_2_tz\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_2\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJTL83\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI07FI2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI5AFI2\[13\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[15\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_block_arr\[7\]\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_14\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_6\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO_1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[2\]/CLK  r_RECEIVE_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_o2_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_o2_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_m2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_m2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[0\]/Y  r_RECEIVE_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz_1\[1\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[1\]/Y  r_SEND_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_1_sqmuxa_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_1\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_a3_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[1\]/Q  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICPDO\[1\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICPDO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNICG6Q3\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIV0VV6\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[2\]/Q  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5PK41\[2\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5PK41\[2\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI5GD64\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIGP867\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[3\]/Q  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0RRG1\[3\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0RRG1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNI0IKI4\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNII2GI7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[4\]/Q  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITU2T1\[4\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITU2T1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITLRU4\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNIMDNU7\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[5\]/Q  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIS4A92\[5\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIS4A92\[5\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNISR2B5\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNISQUA8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_prev_data_byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_prev_data_byte\[6\]/Q  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITCHL2\[6\]/B  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNITCHL2\[6\]/Y  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/A  MEM_COMMAND_CONTROLLER/r_prev_data_byte_RNIT3AN5\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_re_delay_0_RNILR8H8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_block_arr\[1\]\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz_1\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz_1\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz\[1\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0_3_tz\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_SEND_sm_ns_0\[1\]/Y  r_SEND_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_SEND/CLK  MEM_COMMAND_CONTROLLER/r_SM_SEND/Q  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNID6867/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIRDOQ9/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_2\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_3\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0_a2_3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_RECEIVE_sm_ns_0_0\[2\]/Y  r_RECEIVE_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[1\]/Q  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNITT9T\[0\]/B  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNITT9T\[0\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIICL64\[2\]/A  MEM_COMMAND_CONTROLLER/r_bytes_to_pack_RNIICL64\[2\]/Y  MEM_COMMAND_CONTROLLER/r_bytes_to_pack\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e3_i_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_e1_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[2\]/CLK  r_RECEIVE_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_5_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_Mem_Power11_5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_r_check_twice_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_un1_r_fifo_sm_10/Y  r_check_twice\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_0\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_1\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_fifo_sm_ns_i\[0\]/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

  )
)
)
