<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int')">wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.44</td>
<td class="s6 cl rt"><a href="mod1704.html#Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1704.html#Toggle" > 47.08</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/soc_ss/wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/soc_ss/wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_87000"  onclick="showContent('inst_tag_87000')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 </a></td>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87000_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87000_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87000_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87000_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_87001"  onclick="showContent('inst_tag_87001')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 </a></td>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87001_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87001_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87001_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87001_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_87002"  onclick="showContent('inst_tag_87002')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 </a></td>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87002_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87002_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87002_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87002_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_87003"  onclick="showContent('inst_tag_87003')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 </a></td>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87003_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87003_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87003_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87003_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_87004"  onclick="showContent('inst_tag_87004')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 </a></td>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87004_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87004_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87004_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87004_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_87005"  onclick="showContent('inst_tag_87005')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 </a></td>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87005_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87005_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87005_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87005_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_87006"  onclick="showContent('inst_tag_87006')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 </a></td>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87006_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87006_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87006_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87006_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_87009"  onclick="showContent('inst_tag_87009')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 </a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87009_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87009_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87009_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87009_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_87010"  onclick="showContent('inst_tag_87010')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 </a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87010_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87010_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87010_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87010_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_87011"  onclick="showContent('inst_tag_87011')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 </a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87011_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87011_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87011_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87011_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_87012"  onclick="showContent('inst_tag_87012')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 </a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87012_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87012_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87012_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87012_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_87013"  onclick="showContent('inst_tag_87013')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 </a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87013_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87013_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87013_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87013_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_87014"  onclick="showContent('inst_tag_87014')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87014_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87014_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87014_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87014_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_87008"  onclick="showContent('inst_tag_87008')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 </a></td>
<td class="s5 cl rt"> 51.63</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87008_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87008_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87008_Toggle" > 39.85</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87008_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_86999"  onclick="showContent('inst_tag_86999')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 </a></td>
<td class="s5 cl rt"> 52.67</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_86999_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_86999_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1704.html#inst_tag_86999_Toggle" > 44.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_86999_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1704.html#inst_tag_87007"  onclick="showContent('inst_tag_87007')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 </a></td>
<td class="s5 cl rt"> 53.44</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87007_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87007_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1704.html#inst_tag_87007_Toggle" > 47.08</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87007_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_87000'>
<hr>
<a name="inst_tag_87000"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_87000" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87000_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87000_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87000_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87000_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod104.html#inst_tag_2793" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117586" id="tag_urg_inst_117586">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117587" id="tag_urg_inst_117587">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74850" id="tag_urg_inst_74850">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74851" id="tag_urg_inst_74851">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87001'>
<hr>
<a name="inst_tag_87001"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_87001" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87001_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87001_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87001_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87001_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod104.html#inst_tag_2793" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117588" id="tag_urg_inst_117588">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117589" id="tag_urg_inst_117589">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74852" id="tag_urg_inst_74852">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74853" id="tag_urg_inst_74853">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87002'>
<hr>
<a name="inst_tag_87002"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_87002" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87002_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87002_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87002_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87002_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod104.html#inst_tag_2793" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117590" id="tag_urg_inst_117590">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117591" id="tag_urg_inst_117591">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74854" id="tag_urg_inst_74854">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74855" id="tag_urg_inst_74855">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87003'>
<hr>
<a name="inst_tag_87003"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_87003" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87003_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87003_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87003_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87003_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod104.html#inst_tag_2793" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117592" id="tag_urg_inst_117592">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117593" id="tag_urg_inst_117593">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74856" id="tag_urg_inst_74856">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74857" id="tag_urg_inst_74857">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87004'>
<hr>
<a name="inst_tag_87004"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_87004" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87004_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87004_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87004_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87004_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod104.html#inst_tag_2793" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117594" id="tag_urg_inst_117594">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117595" id="tag_urg_inst_117595">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74858" id="tag_urg_inst_74858">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74859" id="tag_urg_inst_74859">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87005'>
<hr>
<a name="inst_tag_87005"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_87005" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87005_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87005_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87005_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87005_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod104.html#inst_tag_2793" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117596" id="tag_urg_inst_117596">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117597" id="tag_urg_inst_117597">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74860" id="tag_urg_inst_74860">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74861" id="tag_urg_inst_74861">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87006'>
<hr>
<a name="inst_tag_87006"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_87006" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87006_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87006_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87006_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87006_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod104.html#inst_tag_2793" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117598" id="tag_urg_inst_117598">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117599" id="tag_urg_inst_117599">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74862" id="tag_urg_inst_74862">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74863" id="tag_urg_inst_74863">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87009'>
<hr>
<a name="inst_tag_87009"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_87009" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87009_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87009_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87009_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87009_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod965.html#inst_tag_48026" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117604" id="tag_urg_inst_117604">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117605" id="tag_urg_inst_117605">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74868" id="tag_urg_inst_74868">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74869" id="tag_urg_inst_74869">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87010'>
<hr>
<a name="inst_tag_87010"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_87010" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87010_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87010_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87010_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87010_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod965.html#inst_tag_48026" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117606" id="tag_urg_inst_117606">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117607" id="tag_urg_inst_117607">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74870" id="tag_urg_inst_74870">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74871" id="tag_urg_inst_74871">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87011'>
<hr>
<a name="inst_tag_87011"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_87011" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87011_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87011_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87011_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87011_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod965.html#inst_tag_48026" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117608" id="tag_urg_inst_117608">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117609" id="tag_urg_inst_117609">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74872" id="tag_urg_inst_74872">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74873" id="tag_urg_inst_74873">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87012'>
<hr>
<a name="inst_tag_87012"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_87012" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87012_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87012_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87012_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87012_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod965.html#inst_tag_48026" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117610" id="tag_urg_inst_117610">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117611" id="tag_urg_inst_117611">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74874" id="tag_urg_inst_74874">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74875" id="tag_urg_inst_74875">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87013'>
<hr>
<a name="inst_tag_87013"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_87013" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87013_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87013_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87013_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87013_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod965.html#inst_tag_48026" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117612" id="tag_urg_inst_117612">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117613" id="tag_urg_inst_117613">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74876" id="tag_urg_inst_74876">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74877" id="tag_urg_inst_74877">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87014'>
<hr>
<a name="inst_tag_87014"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_87014" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87014_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87014_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87014_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87014_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod965.html#inst_tag_48026" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_1.html#inst_tag_117614" id="tag_urg_inst_117614">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_1.html#inst_tag_117615" id="tag_urg_inst_117615">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74878" id="tag_urg_inst_74878">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74879" id="tag_urg_inst_74879">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87008'>
<hr>
<a name="inst_tag_87008"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_87008" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.63</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87008_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87008_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1704.html#inst_tag_87008_Toggle" > 39.85</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87008_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.59</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 30.97</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod965.html#inst_tag_48026" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117602" id="tag_urg_inst_117602">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117603" id="tag_urg_inst_117603">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74866" id="tag_urg_inst_74866">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74867" id="tag_urg_inst_74867">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 56.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_86999'>
<hr>
<a name="inst_tag_86999"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_86999" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.67</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_86999_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_86999_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1704.html#inst_tag_86999_Toggle" > 44.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_86999_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.58</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 38.92</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod104.html#inst_tag_2793" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117584" id="tag_urg_inst_117584">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117585" id="tag_urg_inst_117585">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74848" id="tag_urg_inst_74848">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74849" id="tag_urg_inst_74849">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s7 cl rt"> 74.24</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87007'>
<hr>
<a name="inst_tag_87007"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_87007" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.44</td>
<td class="s6 cl rt"><a href="mod1704.html#inst_tag_87007_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87007_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1704.html#inst_tag_87007_Toggle" > 47.08</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1704.html#inst_tag_87007_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.12</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 41.08</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod965.html#inst_tag_48026" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117600" id="tag_urg_inst_117600">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_0.html#inst_tag_117601" id="tag_urg_inst_117601">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74864" id="tag_urg_inst_74864">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1278.html#inst_tag_74865" id="tag_urg_inst_74865">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s7 cl rt"> 74.24</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1704.html" >wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1704.html" >wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1704.html" >wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">21</td>
<td class="rt">40.38 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">306</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">21</td>
<td class="rt">40.38 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">306</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1704.html" >wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87000'>
<a name="inst_tag_87000_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_87000" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_87000_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_87000" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87000_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_87000" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87000_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_87000" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87001'>
<a name="inst_tag_87001_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_87001" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_87001_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_87001" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87001_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_87001" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87001_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_87001" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87002'>
<a name="inst_tag_87002_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_87002" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_87002_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_87002" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87002_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_87002" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87002_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_87002" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87003'>
<a name="inst_tag_87003_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_87003" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_87003_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_87003" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87003_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_87003" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87003_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_87003" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87004'>
<a name="inst_tag_87004_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_87004" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_87004_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_87004" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87004_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_87004" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87004_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_87004" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87005'>
<a name="inst_tag_87005_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_87005" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_87005_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_87005" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87005_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_87005" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87005_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_87005" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87006'>
<a name="inst_tag_87006_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_87006" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_87006_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_87006" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87006_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_87006" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87006_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_87006" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87009'>
<a name="inst_tag_87009_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_87009" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_87009_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_87009" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87009_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_87009" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87009_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_87009" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87010'>
<a name="inst_tag_87010_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_87010" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_87010_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_87010" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87010_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_87010" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87010_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_87010" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87011'>
<a name="inst_tag_87011_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_87011" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_87011_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_87011" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87011_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_87011" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87011_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_87011" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87012'>
<a name="inst_tag_87012_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_87012" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_87012_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_87012" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87012_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_87012" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87012_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_87012" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87013'>
<a name="inst_tag_87013_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_87013" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_87013_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_87013" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87013_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_87013" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87013_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_87013" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87014'>
<a name="inst_tag_87014_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_87014" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_87014_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_87014" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87014_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_87014" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87014_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_87014" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87008'>
<a name="inst_tag_87008_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_87008" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_87008_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_87008" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87008_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_87008" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">20</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">259</td>
<td class="rt">39.85 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">130</td>
<td class="rt">40.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">129</td>
<td class="rt">39.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">20</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">259</td>
<td class="rt">39.85 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">130</td>
<td class="rt">40.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">129</td>
<td class="rt">39.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87008_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_87008" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_86999'>
<a name="inst_tag_86999_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_86999" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_86999_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_86999" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_86999_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_86999" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">17</td>
<td class="rt">32.69 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">286</td>
<td class="rt">44.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">143</td>
<td class="rt">44.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">143</td>
<td class="rt">44.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">17</td>
<td class="rt">32.69 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">286</td>
<td class="rt">44.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">143</td>
<td class="rt">44.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">143</td>
<td class="rt">44.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_86999_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_86999" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87007'>
<a name="inst_tag_87007_Line"></a>
<b>Line Coverage for Instance : <a href="mod1704.html#inst_tag_87007" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_87007_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1704.html#inst_tag_87007" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87007_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1704.html#inst_tag_87007" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">21</td>
<td class="rt">40.38 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">306</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">21</td>
<td class="rt">40.38 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">306</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87007_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1704.html#inst_tag_87007" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_86999">
    <li>
      <a href="#inst_tag_86999_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_86999_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_86999_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_86999_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87000">
    <li>
      <a href="#inst_tag_87000_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87000_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87000_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87000_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87001">
    <li>
      <a href="#inst_tag_87001_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87001_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87001_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87001_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87002">
    <li>
      <a href="#inst_tag_87002_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87002_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87002_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87002_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87003">
    <li>
      <a href="#inst_tag_87003_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87003_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87003_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87003_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87004">
    <li>
      <a href="#inst_tag_87004_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87004_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87004_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87004_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87005">
    <li>
      <a href="#inst_tag_87005_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87005_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87005_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87005_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87006">
    <li>
      <a href="#inst_tag_87006_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87006_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87006_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87006_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87007">
    <li>
      <a href="#inst_tag_87007_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87007_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87007_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87007_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87008">
    <li>
      <a href="#inst_tag_87008_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87008_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87008_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87008_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87009">
    <li>
      <a href="#inst_tag_87009_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87009_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87009_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87009_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87010">
    <li>
      <a href="#inst_tag_87010_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87010_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87010_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87010_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87011">
    <li>
      <a href="#inst_tag_87011_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87011_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87011_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87011_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87012">
    <li>
      <a href="#inst_tag_87012_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87012_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87012_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87012_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87013">
    <li>
      <a href="#inst_tag_87013_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87013_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87013_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87013_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87014">
    <li>
      <a href="#inst_tag_87014_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87014_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87014_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87014_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
