# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/mtd/fsl-quadspi.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Freescale Quad Serial Peripheral Interface(QuadSPI)

maintainers:
  - Yao Yuan <yao.yuan@freescale.com>
  - Huang Shijie <b32955@freescale.com>
description: test

properties:
  compatible:
    items:
      - enum:
          - fsl,ls1021a
          - fsl,vf610-qspi
          - fsl,ls1021a-qspi
          - fsl,imx6ul-qspi
          - fsl,imx6sx-qspi
          - fsl,ls1043a-qspi
          - fsl,ls2080a-qspi
    minItems: 1
    maxItems: 1
    additionalItems: false
  '#address-cells':
    const: 0x1
  '#size-cells':
    const: 0x0
  reg:
    minItems: 2
    maxItems: 2
    additionalItems: false
  reg-names:
    items:
      - const: QuadSPI
      - const: QuadSPI-memory
    minItems: 2
    maxItems: 2
    additionalItems: false
  interrupts: {}
  clocks: {}
  clock-names:
    items:
      - const: qspi_en
      - const: qspi
    minItems: 2
    maxItems: 2
    additionalItems: false
  interrupt-parent: {}
  model:
    items:
      - const: Moxa UC-8410A
    minItems: 1
    maxItems: 1
    additionalItems: false
  big-endian: {}
  bus-num: {}
  fsl,spi-num-chipselects:
    description: FIXME
  fsl,spi-flash-chipselects:
    description: FIXME
  fsl,qspi-has-second-chip:
    description: FIXME
    type: boolean
  pinctrl-names:
    items:
      - const: default
    minItems: 1
    maxItems: 1
    additionalItems: false
  pinctrl-0: {}
historical: |+
  * Freescale Quad Serial Peripheral Interface(QuadSPI)

  Required properties:
    - compatible : Should be "fsl,vf610-qspi", "fsl,imx6sx-qspi",
  		 "fsl,imx7d-qspi", "fsl,imx6ul-qspi",
  		 "fsl,ls1021a-qspi"
  		 or
  		 "fsl,ls2080a-qspi" followed by "fsl,ls1021a-qspi",
  		 "fsl,ls1043a-qspi" followed by "fsl,ls1021a-qspi"
    - reg : the first contains the register location and length,
            the second contains the memory mapping address and length
    - reg-names: Should contain the reg names "QuadSPI" and "QuadSPI-memory"
    - interrupts : Should contain the interrupt for the device
    - clocks : The clocks needed by the QuadSPI controller
    - clock-names : Should contain the name of the clocks: "qspi_en" and "qspi".

  Optional properties:
    - fsl,qspi-has-second-chip: The controller has two buses, bus A and bus B.
                                Each bus can be connected with two NOR flashes.
  			      Most of the time, each bus only has one NOR flash
  			      connected, this is the default case.
  			      But if there are two NOR flashes connected to the
  			      bus, you should enable this property.
  			      (Please check the board's schematic.)
    - big-endian : That means the IP register is big endian

...
