<stg><name>mem_write_top_rfi_C</name>


<trans_list>

<trans id="497" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="shouldContinue" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="20" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="shouldContinue" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_31

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:1 %filtered_real_1_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %filtered_real_1_o_mem

]]></Node>
<StgValue><ssdm name="filtered_real_1_o_mem_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:2 %filtered_im_1_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %filtered_im_1_o_mem

]]></Node>
<StgValue><ssdm name="filtered_im_1_o_mem_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:3 %filtered_real_0_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %filtered_real_0_o_mem

]]></Node>
<StgValue><ssdm name="filtered_real_0_o_mem_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:4 %filtered_im_0_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %filtered_im_0_o_mem

]]></Node>
<StgValue><ssdm name="filtered_im_0_o_mem_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:5 %std_I_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %std_I_o_mem

]]></Node>
<StgValue><ssdm name="std_I_o_mem_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:6 %mad_I_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %mad_I_o_mem

]]></Node>
<StgValue><ssdm name="mad_I_o_mem_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:7 %raw_data_im_1_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %raw_data_im_1_o_mem

]]></Node>
<StgValue><ssdm name="raw_data_im_1_o_mem_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:8 %std_R_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %std_R_o_mem

]]></Node>
<StgValue><ssdm name="std_R_o_mem_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:9 %raw_data_real_1_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %raw_data_real_1_o_mem

]]></Node>
<StgValue><ssdm name="raw_data_real_1_o_mem_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:10 %mad_R_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %mad_R_o_mem

]]></Node>
<StgValue><ssdm name="mad_R_o_mem_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:11 %raw_data_real_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %raw_data_real_o_mem

]]></Node>
<StgValue><ssdm name="raw_data_real_o_mem_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:12 %raw_data_im_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %raw_data_im_o_mem

]]></Node>
<StgValue><ssdm name="raw_data_im_o_mem_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_12, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_im_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_im_o_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_33, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_real_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_real_o_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_R_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_16, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_R_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mad_R_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %mad_R_o_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_1_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_14, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_1_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_real_1_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_real_1_o_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_R_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_8, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_R_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %std_R_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %std_R_o_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_1_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_10, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_1_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_im_1_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_im_1_o_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_I_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_3, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_I_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mad_I_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %mad_I_o_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_I_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_23, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_I_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %std_I_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %std_I_o_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_0_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_32, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_0_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %filtered_im_0_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:50 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %filtered_im_0_o_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_0_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_26, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_0_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %filtered_real_0_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:54 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %filtered_real_0_o_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_1_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_28, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_1_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %filtered_im_1_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:58 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %filtered_im_1_o_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_1_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_30, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_1_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %filtered_real_1_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.critedge:62 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %filtered_real_1_o_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.critedge:64 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
:1 %current_rate_10_load = load i32 %current_rate_10

]]></Node>
<StgValue><ssdm name="current_rate_10_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln58 = icmp_slt  i32 %current_rate_10_load, i32 409600

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
:3 %current_factor_10_load = load i32 %current_factor_10

]]></Node>
<StgValue><ssdm name="current_factor_10_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln58_1 = icmp_slt  i32 %current_factor_10_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln58_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %and_ln58 = and i1 %icmp_ln58, i1 %icmp_ln58_1

]]></Node>
<StgValue><ssdm name="and_ln58"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln58 = br i1 %and_ln58, void %_ZL11writeOutputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln59 = icmp_eq  i32 %current_factor_10_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln59 = br i1 %icmp_ln59, void, void %.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.loopexit.i:0 %shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_10_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="33">
<![CDATA[
.loopexit.i:1 %sext_ln61 = sext i33 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i:2 %add_ln61 = add i64 %sext_ln61, i64 %raw_data_im_o_mem_read

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i:3 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="63">
<![CDATA[
.loopexit.i:4 %sext_ln61_1 = sext i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln61_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.loopexit.i:5 %gmem_addr = getelementptr i16 %gmem, i64 %sext_ln61_1

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln62 = add i32 %current_rate_10_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln62 = store i32 %add_ln62, i32 %current_rate_10

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln71 = icmp_sgt  i32 %add_ln62, i32 409599

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln72 = store i32 0, i32 %current_rate_10

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln73 = add i32 %current_factor_10_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %store_ln73 = store i32 %add_ln73, i32 %current_factor_10

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln74 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:1 %current_rate_9_load_1 = load i32 %current_rate_9

]]></Node>
<StgValue><ssdm name="current_rate_9_load_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:2 %icmp_ln58_2 = icmp_slt  i32 %current_rate_9_load_1, i32 409600

]]></Node>
<StgValue><ssdm name="icmp_ln58_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:3 %current_factor_9_load_1 = load i32 %current_factor_9

]]></Node>
<StgValue><ssdm name="current_factor_9_load_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:4 %icmp_ln58_3 = icmp_slt  i32 %current_factor_9_load_1, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln58_3"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:5 %and_ln58_1 = and i1 %icmp_ln58_2, i1 %icmp_ln58_3

]]></Node>
<StgValue><ssdm name="and_ln58_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:6 %br_ln58 = br i1 %and_ln58_1, void %_ZL11writeOutputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln59_1 = icmp_eq  i32 %current_factor_9_load_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln59 = br i1 %icmp_ln59_1, void, void %.loopexit.i20

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.loopexit.i20:0 %shl_ln61_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_9_load_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln61_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="33">
<![CDATA[
.loopexit.i20:1 %sext_ln61_2 = sext i33 %shl_ln61_1

]]></Node>
<StgValue><ssdm name="sext_ln61_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i20:2 %add_ln61_1 = add i64 %sext_ln61_2, i64 %raw_data_real_o_mem_read

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i20:3 %trunc_ln61_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="63">
<![CDATA[
.loopexit.i20:4 %sext_ln61_3 = sext i63 %trunc_ln61_1

]]></Node>
<StgValue><ssdm name="sext_ln61_3"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.loopexit.i20:5 %gmem_addr_1 = getelementptr i16 %gmem, i64 %sext_ln61_3

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln62_1 = add i32 %current_rate_9_load_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln62 = store i32 %add_ln62_1, i32 %current_rate_9

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln71_1 = icmp_sgt  i32 %add_ln62_1, i32 409599

]]></Node>
<StgValue><ssdm name="icmp_ln71_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_1, void %._crit_edge12, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln71_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln72 = store i32 0, i32 %current_rate_9

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln71_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln73_1 = add i32 %current_factor_9_load_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln71_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %store_ln73 = store i32 %add_ln73_1, i32 %current_factor_9

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln71_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln74 = br void %._crit_edge12

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge12:0 %br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:1 %current_rate_6_load = load i32 %current_rate_6

]]></Node>
<StgValue><ssdm name="current_rate_6_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:2 %icmp_ln58_4 = icmp_slt  i32 %current_rate_6_load, i32 409600

]]></Node>
<StgValue><ssdm name="icmp_ln58_4"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:3 %current_factor_6_load = load i32 %current_factor_6

]]></Node>
<StgValue><ssdm name="current_factor_6_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:4 %icmp_ln58_5 = icmp_slt  i32 %current_factor_6_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln58_5"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:5 %and_ln58_2 = and i1 %icmp_ln58_4, i1 %icmp_ln58_5

]]></Node>
<StgValue><ssdm name="and_ln58_2"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:6 %br_ln58 = br i1 %and_ln58_2, void %_ZL11writeOutputI6ap_intILi16EELi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln59_2 = icmp_eq  i32 %current_factor_6_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_2"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln59 = br i1 %icmp_ln59_2, void, void %.loopexit.i34

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.loopexit.i34:0 %shl_ln61_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_6_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln61_2"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="33">
<![CDATA[
.loopexit.i34:1 %sext_ln61_4 = sext i33 %shl_ln61_2

]]></Node>
<StgValue><ssdm name="sext_ln61_4"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i34:2 %add_ln61_2 = add i64 %sext_ln61_4, i64 %mad_R_o_mem_read

]]></Node>
<StgValue><ssdm name="add_ln61_2"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i34:3 %trunc_ln61_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_2, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_2"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="63">
<![CDATA[
.loopexit.i34:4 %sext_ln61_5 = sext i63 %trunc_ln61_2

]]></Node>
<StgValue><ssdm name="sext_ln61_5"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.loopexit.i34:5 %gmem_addr_2 = getelementptr i16 %gmem, i64 %sext_ln61_5

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln62_2 = add i32 %current_rate_6_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln62 = store i32 %add_ln62_2, i32 %current_rate_6

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln71_2 = icmp_sgt  i32 %add_ln62_2, i32 409599

]]></Node>
<StgValue><ssdm name="icmp_ln71_2"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_2, void %._crit_edge13, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln72 = store i32 0, i32 %current_rate_6

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln73_2 = add i32 %current_factor_6_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %store_ln73 = store i32 %add_ln73_2, i32 %current_factor_6

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln71_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln74 = br void %._crit_edge13

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13:0 %br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:1 %current_rate_2_load = load i32 %current_rate_2

]]></Node>
<StgValue><ssdm name="current_rate_2_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:2 %icmp_ln58_6 = icmp_slt  i32 %current_rate_2_load, i32 409600

]]></Node>
<StgValue><ssdm name="icmp_ln58_6"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:3 %current_factor_2_load = load i32 %current_factor_2

]]></Node>
<StgValue><ssdm name="current_factor_2_load"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:4 %icmp_ln58_7 = icmp_slt  i32 %current_factor_2_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln58_7"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:5 %and_ln58_3 = and i1 %icmp_ln58_6, i1 %icmp_ln58_7

]]></Node>
<StgValue><ssdm name="and_ln58_3"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:6 %br_ln58 = br i1 %and_ln58_3, void %_ZL11writeOutputI6ap_intILi16EELi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln59_3 = icmp_eq  i32 %current_factor_2_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_3"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln59 = br i1 %icmp_ln59_3, void, void %.loopexit.i48

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.loopexit.i48:0 %shl_ln61_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_2_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln61_3"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="33">
<![CDATA[
.loopexit.i48:1 %sext_ln61_6 = sext i33 %shl_ln61_3

]]></Node>
<StgValue><ssdm name="sext_ln61_6"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i48:2 %add_ln61_3 = add i64 %sext_ln61_6, i64 %raw_data_real_1_o_mem_read

]]></Node>
<StgValue><ssdm name="add_ln61_3"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i48:3 %trunc_ln61_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_3"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="63">
<![CDATA[
.loopexit.i48:4 %sext_ln61_7 = sext i63 %trunc_ln61_3

]]></Node>
<StgValue><ssdm name="sext_ln61_7"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.loopexit.i48:5 %gmem_addr_3 = getelementptr i16 %gmem, i64 %sext_ln61_7

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln62_3 = add i32 %current_rate_2_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62_3"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln62 = store i32 %add_ln62_3, i32 %current_rate_2

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln71_3 = icmp_sgt  i32 %add_ln62_3, i32 409599

]]></Node>
<StgValue><ssdm name="icmp_ln71_3"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_3, void %._crit_edge14, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln72 = store i32 0, i32 %current_rate_2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln73_3 = add i32 %current_factor_2_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln73_3"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %store_ln73 = store i32 %add_ln73_3, i32 %current_factor_2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln74 = br void %._crit_edge14

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14:0 %br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:1 %current_rate_4_load = load i32 %current_rate_4

]]></Node>
<StgValue><ssdm name="current_rate_4_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:2 %icmp_ln58_8 = icmp_slt  i32 %current_rate_4_load, i32 409600

]]></Node>
<StgValue><ssdm name="icmp_ln58_8"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:3 %current_factor_4_load = load i32 %current_factor_4

]]></Node>
<StgValue><ssdm name="current_factor_4_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:4 %icmp_ln58_9 = icmp_slt  i32 %current_factor_4_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln58_9"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:5 %and_ln58_4 = and i1 %icmp_ln58_8, i1 %icmp_ln58_9

]]></Node>
<StgValue><ssdm name="and_ln58_4"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:6 %br_ln58 = br i1 %and_ln58_4, void %_ZL11writeOutputI6ap_intILi16EELi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln59_4 = icmp_eq  i32 %current_factor_4_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_4"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln59 = br i1 %icmp_ln59_4, void, void %.loopexit.i62

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.loopexit.i62:0 %shl_ln61_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_4_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln61_4"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="33">
<![CDATA[
.loopexit.i62:1 %sext_ln61_8 = sext i33 %shl_ln61_4

]]></Node>
<StgValue><ssdm name="sext_ln61_8"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i62:2 %add_ln61_4 = add i64 %sext_ln61_8, i64 %std_R_o_mem_read

]]></Node>
<StgValue><ssdm name="add_ln61_4"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i62:3 %trunc_ln61_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_4, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_4"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="63">
<![CDATA[
.loopexit.i62:4 %sext_ln61_9 = sext i63 %trunc_ln61_4

]]></Node>
<StgValue><ssdm name="sext_ln61_9"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.loopexit.i62:5 %gmem_addr_4 = getelementptr i16 %gmem, i64 %sext_ln61_9

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln62_4 = add i32 %current_rate_4_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62_4"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln62 = store i32 %add_ln62_4, i32 %current_rate_4

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln71_4 = icmp_sgt  i32 %add_ln62_4, i32 409599

]]></Node>
<StgValue><ssdm name="icmp_ln71_4"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_4, void %._crit_edge15, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln72 = store i32 0, i32 %current_rate_4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln73_4 = add i32 %current_factor_4_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln73_4"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %store_ln73 = store i32 %add_ln73_4, i32 %current_factor_4

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln74 = br void %._crit_edge15

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15:0 %br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:1 %current_rate_3_load = load i32 %current_rate_3

]]></Node>
<StgValue><ssdm name="current_rate_3_load"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:2 %icmp_ln58_10 = icmp_slt  i32 %current_rate_3_load, i32 409600

]]></Node>
<StgValue><ssdm name="icmp_ln58_10"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:3 %current_factor_3_load = load i32 %current_factor_3

]]></Node>
<StgValue><ssdm name="current_factor_3_load"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:4 %icmp_ln58_11 = icmp_slt  i32 %current_factor_3_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln58_11"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:5 %and_ln58_5 = and i1 %icmp_ln58_10, i1 %icmp_ln58_11

]]></Node>
<StgValue><ssdm name="and_ln58_5"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:6 %br_ln58 = br i1 %and_ln58_5, void %_ZL11writeOutputI6ap_intILi16EELi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln59_5 = icmp_eq  i32 %current_factor_3_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_5"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln59 = br i1 %icmp_ln59_5, void, void %.loopexit.i76

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.loopexit.i76:0 %shl_ln61_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_3_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln61_5"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="33">
<![CDATA[
.loopexit.i76:1 %sext_ln61_10 = sext i33 %shl_ln61_5

]]></Node>
<StgValue><ssdm name="sext_ln61_10"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i76:2 %add_ln61_5 = add i64 %sext_ln61_10, i64 %raw_data_im_1_o_mem_read

]]></Node>
<StgValue><ssdm name="add_ln61_5"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i76:3 %trunc_ln61_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_5, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_5"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="63">
<![CDATA[
.loopexit.i76:4 %sext_ln61_11 = sext i63 %trunc_ln61_5

]]></Node>
<StgValue><ssdm name="sext_ln61_11"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.loopexit.i76:5 %gmem_addr_5 = getelementptr i16 %gmem, i64 %sext_ln61_11

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln62_5 = add i32 %current_rate_3_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62_5"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln62 = store i32 %add_ln62_5, i32 %current_rate_3

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln71_5 = icmp_sgt  i32 %add_ln62_5, i32 409599

]]></Node>
<StgValue><ssdm name="icmp_ln71_5"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_5, void %._crit_edge16, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln71_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln72 = store i32 0, i32 %current_rate_3

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln71_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln73_5 = add i32 %current_factor_3_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln73_5"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln71_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %store_ln73 = store i32 %add_ln73_5, i32 %current_factor_3

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln71_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln74 = br void %._crit_edge16

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge16:0 %br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:1 %current_rate_1_load = load i32 %current_rate_1

]]></Node>
<StgValue><ssdm name="current_rate_1_load"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:2 %icmp_ln58_12 = icmp_slt  i32 %current_rate_1_load, i32 409600

]]></Node>
<StgValue><ssdm name="icmp_ln58_12"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:3 %current_factor_1_load = load i32 %current_factor_1

]]></Node>
<StgValue><ssdm name="current_factor_1_load"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:4 %icmp_ln58_13 = icmp_slt  i32 %current_factor_1_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln58_13"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:5 %and_ln58_6 = and i1 %icmp_ln58_12, i1 %icmp_ln58_13

]]></Node>
<StgValue><ssdm name="and_ln58_6"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:6 %br_ln58 = br i1 %and_ln58_6, void %_ZL11writeOutputI6ap_intILi16EELi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln59_6 = icmp_eq  i32 %current_factor_1_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_6"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln59 = br i1 %icmp_ln59_6, void, void %.loopexit.i90

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.loopexit.i90:0 %shl_ln61_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_1_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln61_6"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="33">
<![CDATA[
.loopexit.i90:1 %sext_ln61_12 = sext i33 %shl_ln61_6

]]></Node>
<StgValue><ssdm name="sext_ln61_12"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i90:2 %add_ln61_6 = add i64 %sext_ln61_12, i64 %mad_I_o_mem_read

]]></Node>
<StgValue><ssdm name="add_ln61_6"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i90:3 %trunc_ln61_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_6, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_6"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="63">
<![CDATA[
.loopexit.i90:4 %sext_ln61_13 = sext i63 %trunc_ln61_6

]]></Node>
<StgValue><ssdm name="sext_ln61_13"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.loopexit.i90:5 %gmem_addr_6 = getelementptr i16 %gmem, i64 %sext_ln61_13

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln62_6 = add i32 %current_rate_1_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62_6"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln62 = store i32 %add_ln62_6, i32 %current_rate_1

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln71_6 = icmp_sgt  i32 %add_ln62_6, i32 409599

]]></Node>
<StgValue><ssdm name="icmp_ln71_6"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_6, void %._crit_edge17, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln72 = store i32 0, i32 %current_rate_1

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln73_6 = add i32 %current_factor_1_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln73_6"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %store_ln73 = store i32 %add_ln73_6, i32 %current_factor_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln71_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln74 = br void %._crit_edge17

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge17:0 %br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:1 %current_rate_11_load = load i32 %current_rate_11

]]></Node>
<StgValue><ssdm name="current_rate_11_load"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:2 %icmp_ln58_14 = icmp_slt  i32 %current_rate_11_load, i32 409600

]]></Node>
<StgValue><ssdm name="icmp_ln58_14"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:3 %current_factor_11_load = load i32 %current_factor_11

]]></Node>
<StgValue><ssdm name="current_factor_11_load"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:4 %icmp_ln58_15 = icmp_slt  i32 %current_factor_11_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln58_15"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:5 %and_ln58_7 = and i1 %icmp_ln58_14, i1 %icmp_ln58_15

]]></Node>
<StgValue><ssdm name="and_ln58_7"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:6 %br_ln58 = br i1 %and_ln58_7, void %_ZL11writeOutputI6ap_intILi16EELi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln59_7 = icmp_eq  i32 %current_factor_11_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_7"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln59 = br i1 %icmp_ln59_7, void, void %.loopexit.i104

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.loopexit.i104:0 %shl_ln61_7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_11_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln61_7"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="33">
<![CDATA[
.loopexit.i104:1 %sext_ln61_14 = sext i33 %shl_ln61_7

]]></Node>
<StgValue><ssdm name="sext_ln61_14"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i104:2 %add_ln61_7 = add i64 %sext_ln61_14, i64 %std_I_o_mem_read

]]></Node>
<StgValue><ssdm name="add_ln61_7"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i104:3 %trunc_ln61_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_7, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_7"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="63">
<![CDATA[
.loopexit.i104:4 %sext_ln61_15 = sext i63 %trunc_ln61_7

]]></Node>
<StgValue><ssdm name="sext_ln61_15"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.loopexit.i104:5 %gmem_addr_7 = getelementptr i16 %gmem, i64 %sext_ln61_15

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln62_7 = add i32 %current_rate_11_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62_7"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln62 = store i32 %add_ln62_7, i32 %current_rate_11

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln71_7 = icmp_sgt  i32 %add_ln62_7, i32 409599

]]></Node>
<StgValue><ssdm name="icmp_ln71_7"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_7, void %._crit_edge18, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln71_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln72 = store i32 0, i32 %current_rate_11

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln71_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln73_7 = add i32 %current_factor_11_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln73_7"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln71_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %store_ln73 = store i32 %add_ln73_7, i32 %current_factor_11

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln71_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln74 = br void %._crit_edge18

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge18:0 %br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:1 %current_rate_8_load = load i32 %current_rate_8

]]></Node>
<StgValue><ssdm name="current_rate_8_load"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:2 %icmp_ln58_16 = icmp_slt  i32 %current_rate_8_load, i32 409600

]]></Node>
<StgValue><ssdm name="icmp_ln58_16"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:3 %current_factor_8_load = load i32 %current_factor_8

]]></Node>
<StgValue><ssdm name="current_factor_8_load"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:4 %icmp_ln58_17 = icmp_slt  i32 %current_factor_8_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln58_17"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:5 %and_ln58_8 = and i1 %icmp_ln58_16, i1 %icmp_ln58_17

]]></Node>
<StgValue><ssdm name="and_ln58_8"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:6 %br_ln58 = br i1 %and_ln58_8, void %_ZL11writeOutputI6ap_intILi16EELi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln59_8 = icmp_eq  i32 %current_factor_8_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_8"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln59 = br i1 %icmp_ln59_8, void, void %.loopexit.i118

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.loopexit.i118:0 %shl_ln61_8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_8_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln61_8"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="33">
<![CDATA[
.loopexit.i118:1 %sext_ln61_16 = sext i33 %shl_ln61_8

]]></Node>
<StgValue><ssdm name="sext_ln61_16"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i118:2 %add_ln61_8 = add i64 %sext_ln61_16, i64 %filtered_im_0_o_mem_read

]]></Node>
<StgValue><ssdm name="add_ln61_8"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i118:3 %trunc_ln61_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_8, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_8"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="63">
<![CDATA[
.loopexit.i118:4 %sext_ln61_17 = sext i63 %trunc_ln61_8

]]></Node>
<StgValue><ssdm name="sext_ln61_17"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.loopexit.i118:5 %gmem_addr_8 = getelementptr i16 %gmem, i64 %sext_ln61_17

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln62_8 = add i32 %current_rate_8_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62_8"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln62 = store i32 %add_ln62_8, i32 %current_rate_8

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln71_8 = icmp_sgt  i32 %add_ln62_8, i32 409599

]]></Node>
<StgValue><ssdm name="icmp_ln71_8"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_8, void %._crit_edge19, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln72 = store i32 0, i32 %current_rate_8

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln73_8 = add i32 %current_factor_8_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln73_8"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %store_ln73 = store i32 %add_ln73_8, i32 %current_factor_8

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln71_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln74 = br void %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge19:0 %br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:1 %current_rate_load = load i32 %current_rate

]]></Node>
<StgValue><ssdm name="current_rate_load"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:2 %icmp_ln58_18 = icmp_slt  i32 %current_rate_load, i32 409600

]]></Node>
<StgValue><ssdm name="icmp_ln58_18"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:3 %current_factor_load = load i32 %current_factor

]]></Node>
<StgValue><ssdm name="current_factor_load"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:4 %icmp_ln58_19 = icmp_slt  i32 %current_factor_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln58_19"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:5 %and_ln58_9 = and i1 %icmp_ln58_18, i1 %icmp_ln58_19

]]></Node>
<StgValue><ssdm name="and_ln58_9"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:6 %br_ln58 = br i1 %and_ln58_9, void %_ZL11writeOutputI6ap_intILi16EELi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln59_9 = icmp_eq  i32 %current_factor_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_9"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln59 = br i1 %icmp_ln59_9, void, void %.loopexit.i132

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.loopexit.i132:0 %shl_ln61_9 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln61_9"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="33">
<![CDATA[
.loopexit.i132:1 %sext_ln61_18 = sext i33 %shl_ln61_9

]]></Node>
<StgValue><ssdm name="sext_ln61_18"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i132:2 %add_ln61_9 = add i64 %sext_ln61_18, i64 %filtered_real_0_o_mem_read

]]></Node>
<StgValue><ssdm name="add_ln61_9"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i132:3 %trunc_ln61_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_9, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_9"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="63">
<![CDATA[
.loopexit.i132:4 %sext_ln61_19 = sext i63 %trunc_ln61_9

]]></Node>
<StgValue><ssdm name="sext_ln61_19"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.loopexit.i132:5 %gmem_addr_9 = getelementptr i16 %gmem, i64 %sext_ln61_19

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln62_9 = add i32 %current_rate_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62_9"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln62 = store i32 %add_ln62_9, i32 %current_rate

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln71_9 = icmp_sgt  i32 %add_ln62_9, i32 409599

]]></Node>
<StgValue><ssdm name="icmp_ln71_9"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_9, void %._crit_edge20, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln71_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln72 = store i32 0, i32 %current_rate

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln71_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln73_9 = add i32 %current_factor_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln73_9"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln71_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %store_ln73 = store i32 %add_ln73_9, i32 %current_factor

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln71_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln74 = br void %._crit_edge20

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge20:0 %br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:1 %current_rate_5_load = load i32 %current_rate_5

]]></Node>
<StgValue><ssdm name="current_rate_5_load"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:2 %icmp_ln58_20 = icmp_slt  i32 %current_rate_5_load, i32 409600

]]></Node>
<StgValue><ssdm name="icmp_ln58_20"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:3 %current_factor_5_load = load i32 %current_factor_5

]]></Node>
<StgValue><ssdm name="current_factor_5_load"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:4 %icmp_ln58_21 = icmp_slt  i32 %current_factor_5_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln58_21"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:5 %and_ln58_10 = and i1 %icmp_ln58_20, i1 %icmp_ln58_21

]]></Node>
<StgValue><ssdm name="and_ln58_10"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:6 %br_ln58 = br i1 %and_ln58_10, void %_ZL11writeOutputI6ap_intILi16EELi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln59_10 = icmp_eq  i32 %current_factor_5_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_10"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln59 = br i1 %icmp_ln59_10, void, void %.loopexit.i146

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.loopexit.i146:0 %shl_ln61_s = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_5_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln61_s"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="33">
<![CDATA[
.loopexit.i146:1 %sext_ln61_20 = sext i33 %shl_ln61_s

]]></Node>
<StgValue><ssdm name="sext_ln61_20"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i146:2 %add_ln61_10 = add i64 %sext_ln61_20, i64 %filtered_im_1_o_mem_read

]]></Node>
<StgValue><ssdm name="add_ln61_10"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i146:3 %trunc_ln61_s = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_10, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_s"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="63">
<![CDATA[
.loopexit.i146:4 %sext_ln61_21 = sext i63 %trunc_ln61_s

]]></Node>
<StgValue><ssdm name="sext_ln61_21"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.loopexit.i146:5 %gmem_addr_10 = getelementptr i16 %gmem, i64 %sext_ln61_21

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln62_10 = add i32 %current_rate_5_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62_10"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln62 = store i32 %add_ln62_10, i32 %current_rate_5

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln71_10 = icmp_sgt  i32 %add_ln62_10, i32 409599

]]></Node>
<StgValue><ssdm name="icmp_ln71_10"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_10, void %._crit_edge21, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln72 = store i32 0, i32 %current_rate_5

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln73_10 = add i32 %current_factor_5_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln73_10"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %store_ln73 = store i32 %add_ln73_10, i32 %current_factor_5

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln71_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln74 = br void %._crit_edge21

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge21:0 %br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:1 %current_rate_7_load = load i32 %current_rate_7

]]></Node>
<StgValue><ssdm name="current_rate_7_load"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:2 %icmp_ln58_22 = icmp_slt  i32 %current_rate_7_load, i32 409600

]]></Node>
<StgValue><ssdm name="icmp_ln58_22"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:3 %current_factor_7_load = load i32 %current_factor_7

]]></Node>
<StgValue><ssdm name="current_factor_7_load"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:4 %icmp_ln58_23 = icmp_slt  i32 %current_factor_7_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln58_23"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:5 %and_ln58_11 = and i1 %icmp_ln58_22, i1 %icmp_ln58_23

]]></Node>
<StgValue><ssdm name="and_ln58_11"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:6 %br_ln58 = br i1 %and_ln58_11, void %_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln59_11 = icmp_eq  i32 %current_factor_7_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_11"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln59 = br i1 %icmp_ln59_11, void, void %.loopexit.i160

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.loopexit.i160:0 %shl_ln61_10 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_7_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln61_10"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="33">
<![CDATA[
.loopexit.i160:1 %sext_ln61_22 = sext i33 %shl_ln61_10

]]></Node>
<StgValue><ssdm name="sext_ln61_22"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit.i160:2 %add_ln61_11 = add i64 %sext_ln61_22, i64 %filtered_real_1_o_mem_read

]]></Node>
<StgValue><ssdm name="add_ln61_11"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit.i160:3 %trunc_ln61_10 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_11, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_10"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="63">
<![CDATA[
.loopexit.i160:4 %sext_ln61_23 = sext i63 %trunc_ln61_10

]]></Node>
<StgValue><ssdm name="sext_ln61_23"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.loopexit.i160:5 %gmem_addr_11 = getelementptr i16 %gmem, i64 %sext_ln61_23

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln62_11 = add i32 %current_rate_7_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62_11"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln62 = store i32 %add_ln62_11, i32 %current_rate_7

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln71_11 = icmp_sgt  i32 %add_ln62_11, i32 409599

]]></Node>
<StgValue><ssdm name="icmp_ln71_11"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln71 = br i1 %icmp_ln71_11, void %._crit_edge22, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln71_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln72 = store i32 0, i32 %current_rate_7

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln71_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln73_11 = add i32 %current_factor_7_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln73_11"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln71_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:2 %store_ln73 = store i32 %add_ln73_11, i32 %current_factor_7

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln71_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln74 = br void %._crit_edge22

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge22:0 %br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="364" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.loopexit.i:6 %gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:0 %shouldContinue_1 = phi i1 1, void %._crit_edge, i1 0, void

]]></Node>
<StgValue><ssdm name="shouldContinue_1"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:0 %retval_0_i25 = phi i1 1, void %._crit_edge12, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="retval_0_i25"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:0 %retval_0_i39 = phi i1 1, void %._crit_edge13, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="retval_0_i39"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:0 %retval_0_i53 = phi i1 1, void %._crit_edge14, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="retval_0_i53"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:0 %retval_0_i67 = phi i1 1, void %._crit_edge15, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="retval_0_i67"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:0 %retval_0_i81 = phi i1 1, void %._crit_edge16, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="retval_0_i81"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:0 %retval_0_i95 = phi i1 1, void %._crit_edge17, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="retval_0_i95"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:0 %retval_0_i109 = phi i1 1, void %._crit_edge18, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="retval_0_i109"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:0 %retval_0_i123 = phi i1 1, void %._crit_edge19, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="retval_0_i123"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:0 %retval_0_i137 = phi i1 1, void %._crit_edge20, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="retval_0_i137"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:0 %retval_0_i151 = phi i1 1, void %._crit_edge21, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="retval_0_i151"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:0 %retval_0_i165 = phi i1 1, void %._crit_edge22, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit

]]></Node>
<StgValue><ssdm name="retval_0_i165"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:1 %or_ln152 = or i1 %retval_0_i25, i1 %retval_0_i39

]]></Node>
<StgValue><ssdm name="or_ln152"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:2 %or_ln152_1 = or i1 %or_ln152, i1 %shouldContinue_1

]]></Node>
<StgValue><ssdm name="or_ln152_1"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:3 %or_ln152_2 = or i1 %retval_0_i67, i1 %retval_0_i81

]]></Node>
<StgValue><ssdm name="or_ln152_2"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:4 %or_ln152_3 = or i1 %or_ln152_2, i1 %retval_0_i53

]]></Node>
<StgValue><ssdm name="or_ln152_3"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:5 %or_ln152_4 = or i1 %or_ln152_3, i1 %or_ln152_1

]]></Node>
<StgValue><ssdm name="or_ln152_4"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:6 %or_ln152_5 = or i1 %retval_0_i109, i1 %retval_0_i123

]]></Node>
<StgValue><ssdm name="or_ln152_5"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:7 %or_ln152_6 = or i1 %or_ln152_5, i1 %retval_0_i95

]]></Node>
<StgValue><ssdm name="or_ln152_6"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:8 %or_ln152_7 = or i1 %retval_0_i151, i1 %retval_0_i165

]]></Node>
<StgValue><ssdm name="or_ln152_7"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:9 %or_ln152_8 = or i1 %or_ln152_7, i1 %retval_0_i137

]]></Node>
<StgValue><ssdm name="or_ln152_8"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:10 %or_ln152_9 = or i1 %or_ln152_8, i1 %or_ln152_6

]]></Node>
<StgValue><ssdm name="or_ln152_9"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:11 %shouldContinue = or i1 %or_ln152_9, i1 %or_ln152_4

]]></Node>
<StgValue><ssdm name="shouldContinue"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit:12 %br_ln139 = br i1 %shouldContinue, void, void

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="389" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %tmp = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %raw_data_im_o_stream

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
.loopexit.i:7 %write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr, i16 %tmp, i2 3

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.i20:6 %gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="392" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
.loopexit.i:8 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %tmp_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %raw_data_real_o_stream

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.loopexit.i20:7 %write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_1, i16 %tmp_1, i2 3

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit.i34:6 %gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_2_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="396" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
.loopexit.i:8 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit.i20:8 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %tmp_2 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %mad_R_o_stream

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.loopexit.i34:7 %write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_2, i16 %tmp_2, i2 3

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.loopexit.i48:6 %gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_3_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="401" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
.loopexit.i:8 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit.i20:8 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.loopexit.i34:8 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %tmp_3 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %raw_data_real_1_o_stream

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.loopexit.i48:7 %write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_3, i16 %tmp_3, i2 3

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.loopexit.i62:6 %gmem_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_4_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="407" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
.loopexit.i:8 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit.i20:8 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.loopexit.i34:8 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.loopexit.i48:8 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %tmp_4 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %std_R_o_stream

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.loopexit.i62:7 %write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_4, i16 %tmp_4, i2 3

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.loopexit.i76:6 %gmem_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_5_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="414" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
.loopexit.i:8 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58" val="1"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i:9 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit.i20:8 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.loopexit.i34:8 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.loopexit.i48:8 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.loopexit.i62:8 %gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_resp"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %tmp_5 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %raw_data_im_1_o_stream

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.loopexit.i76:7 %write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_5, i16 %tmp_5, i2 3

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.loopexit.i90:6 %gmem_addr_6_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_6_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="423" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit.i20:8 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_1" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i20:9 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.loopexit.i34:8 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.loopexit.i48:8 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.loopexit.i62:8 %gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_resp"/></StgValue>
</operation>

<operation id="428" st_id="10" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.loopexit.i76:8 %gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_resp"/></StgValue>
</operation>

<operation id="429" st_id="10" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %tmp_6 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %mad_I_o_stream

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.loopexit.i90:7 %write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_6, i16 %tmp_6, i2 3

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
.loopexit.i104:6 %gmem_addr_7_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_7_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="432" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.loopexit.i34:8 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_2" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i34:9 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.loopexit.i48:8 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.loopexit.i62:8 %gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_resp"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.loopexit.i76:8 %gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_resp"/></StgValue>
</operation>

<operation id="437" st_id="11" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.loopexit.i90:8 %gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_resp"/></StgValue>
</operation>

<operation id="438" st_id="11" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %tmp_7 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %std_I_o_stream

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="439" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.loopexit.i104:7 %write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_7, i16 %tmp_7, i2 3

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.loopexit.i118:6 %gmem_addr_8_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_8_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="441" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.loopexit.i48:8 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_3" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i48:9 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.loopexit.i62:8 %gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_resp"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.loopexit.i76:8 %gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_resp"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.loopexit.i90:8 %gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_resp"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.loopexit.i104:8 %gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_resp"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %tmp_8 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %filtered_im_0_o_stream

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
.loopexit.i118:7 %write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_8, i16 %tmp_8, i2 3

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.loopexit.i132:6 %gmem_addr_9_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_9_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="450" st_id="13" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.loopexit.i62:8 %gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_resp"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_4" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i62:9 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.loopexit.i76:8 %gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_resp"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.loopexit.i90:8 %gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_resp"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.loopexit.i104:8 %gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_resp"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.loopexit.i118:8 %gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_resp"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %tmp_9 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %filtered_real_0_o_stream

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.loopexit.i132:7 %write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_9, i16 %tmp_9, i2 3

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %tmp_10 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %filtered_im_1_o_stream

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.loopexit.i146:6 %gmem_addr_10_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_10_req"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %tmp_11 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %filtered_real_1_o_stream

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="461" st_id="14" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.loopexit.i76:8 %gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_resp"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_5" val="1"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i76:9 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.loopexit.i90:8 %gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_resp"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.loopexit.i104:8 %gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_resp"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.loopexit.i118:8 %gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_resp"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
.loopexit.i132:8 %gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.loopexit.i146:7 %write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_10, i16 %tmp_10, i2 3

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
.loopexit.i160:6 %gmem_addr_11_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_11_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="469" st_id="15" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.loopexit.i90:8 %gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_resp"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_6" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i90:9 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.loopexit.i104:8 %gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_resp"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.loopexit.i118:8 %gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_resp"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
.loopexit.i132:8 %gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.loopexit.i146:8 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
.loopexit.i160:7 %write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_11, i16 %tmp_11, i2 3

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="476" st_id="16" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.loopexit.i104:8 %gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_resp"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_7" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i104:9 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="478" st_id="16" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.loopexit.i118:8 %gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_resp"/></StgValue>
</operation>

<operation id="479" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
.loopexit.i132:8 %gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="480" st_id="16" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.loopexit.i146:8 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="481" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.loopexit.i160:8 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="482" st_id="17" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.loopexit.i118:8 %gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_resp"/></StgValue>
</operation>

<operation id="483" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_8" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i118:9 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
.loopexit.i132:8 %gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.loopexit.i146:8 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.loopexit.i160:8 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="487" st_id="18" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
.loopexit.i132:8 %gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="488" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_9" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i132:9 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="489" st_id="18" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.loopexit.i146:8 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="490" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.loopexit.i160:8 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="491" st_id="19" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.loopexit.i146:8 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="492" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_10" val="1"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i146:9 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="493" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.loopexit.i160:8 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="494" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.loopexit.i160:8 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln58_11" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i160:9 %br_ln71 = br void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="496" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0">
<![CDATA[
:0 %ret_ln154 = ret

]]></Node>
<StgValue><ssdm name="ret_ln154"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
