/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  reg [4:0] _02_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [23:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_40z;
  wire [11:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [16:0] celloutsig_0_51z;
  wire [5:0] celloutsig_0_57z;
  wire [4:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_64z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire [4:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = celloutsig_0_42z[11] ? celloutsig_0_13z[7] : celloutsig_0_39z[3];
  assign celloutsig_0_68z = celloutsig_0_57z[5] ? celloutsig_0_51z[9] : celloutsig_0_28z;
  assign celloutsig_0_69z = celloutsig_0_64z[9] ? celloutsig_0_1z : in_data[43];
  assign celloutsig_1_3z = celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_2z[5];
  assign celloutsig_1_6z = celloutsig_1_4z ? celloutsig_1_3z : in_data[188];
  assign celloutsig_1_11z = celloutsig_1_0z ? celloutsig_1_4z : celloutsig_1_10z;
  assign celloutsig_0_8z = celloutsig_0_5z[2] ? celloutsig_0_7z[2] : celloutsig_0_4z;
  assign celloutsig_0_18z = celloutsig_0_9z[0] ? celloutsig_0_7z[0] : celloutsig_0_16z[6];
  assign celloutsig_0_3z = ~(celloutsig_0_0z[7] ^ in_data[69]);
  assign celloutsig_1_1z = ~(in_data[123] ^ celloutsig_1_0z);
  assign celloutsig_1_19z = ~(_00_ ^ celloutsig_1_11z);
  assign celloutsig_0_10z = ~(celloutsig_0_7z[0] ^ celloutsig_0_1z);
  assign celloutsig_0_11z = ~(celloutsig_0_2z ^ celloutsig_0_5z[4]);
  assign celloutsig_0_19z = ~(celloutsig_0_14z ^ celloutsig_0_18z);
  assign celloutsig_0_28z = ~(celloutsig_0_10z ^ celloutsig_0_5z[2]);
  assign celloutsig_0_39z = celloutsig_0_26z + { celloutsig_0_22z[21:18], celloutsig_0_28z, celloutsig_0_8z };
  assign celloutsig_0_6z = { celloutsig_0_5z[4:1], celloutsig_0_3z } + { celloutsig_0_5z[3:0], celloutsig_0_1z };
  assign celloutsig_1_5z = in_data[139:136] + { in_data[107:105], celloutsig_1_4z };
  assign celloutsig_1_7z = celloutsig_1_2z[4:0] + { in_data[131:129], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_7z = in_data[89:87] + celloutsig_0_5z[2:0];
  assign celloutsig_1_18z = { celloutsig_1_14z[8:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z } + celloutsig_1_15z[10:0];
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z } + in_data[66:63];
  assign celloutsig_0_17z = { celloutsig_0_13z[6], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z } + { celloutsig_0_13z[2:0], celloutsig_0_4z, celloutsig_0_5z };
  reg [7:0] _26_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 8'h00;
    else _26_ <= { celloutsig_1_2z[4:0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign { _01_[7], _00_, _01_[5:0] } = _26_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 5'h00;
    else _02_ <= celloutsig_0_5z;
  assign celloutsig_0_0z = - in_data[79:68];
  assign celloutsig_0_51z = - { celloutsig_0_13z[8:5], celloutsig_0_40z };
  assign celloutsig_0_57z = - celloutsig_0_37z[14:9];
  assign celloutsig_0_64z = - { celloutsig_0_42z[11:1], celloutsig_0_50z };
  assign celloutsig_0_5z = - { in_data[57:54], celloutsig_0_2z };
  assign celloutsig_1_2z = - { in_data[111:108], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = - { celloutsig_1_2z[3:0], celloutsig_1_7z };
  assign celloutsig_1_15z = - { in_data[108:106], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_22z = - in_data[76:53];
  assign celloutsig_0_26z = - { celloutsig_0_9z[2], celloutsig_0_19z, celloutsig_0_9z };
  assign celloutsig_0_37z = ~ in_data[58:42];
  assign celloutsig_0_40z = ~ { celloutsig_0_9z[1:0], celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_2z };
  assign celloutsig_0_42z = ~ { celloutsig_0_22z[16:6], celloutsig_0_15z };
  assign celloutsig_0_13z = ~ { celloutsig_0_6z, _02_, celloutsig_0_10z };
  assign celloutsig_0_16z = ~ { celloutsig_0_13z[10:7], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_4z = ~((celloutsig_0_3z & celloutsig_0_3z) | (celloutsig_0_2z & celloutsig_0_3z));
  assign celloutsig_1_0z = ~((in_data[147] & in_data[97]) | (in_data[173] & in_data[174]));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_3z));
  assign celloutsig_1_8z = ~((celloutsig_1_3z & celloutsig_1_7z[4]) | (celloutsig_1_3z & celloutsig_1_4z));
  assign celloutsig_1_10z = ~((celloutsig_1_6z & celloutsig_1_8z) | (celloutsig_1_0z & in_data[120]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[3] & celloutsig_0_0z[11]) | (celloutsig_0_0z[8] & celloutsig_0_0z[11]));
  assign celloutsig_0_14z = ~((celloutsig_0_11z & celloutsig_0_13z[1]) | (in_data[83] & _02_[3]));
  assign celloutsig_0_15z = ~((celloutsig_0_11z & in_data[24]) | (celloutsig_0_6z[2] & celloutsig_0_11z));
  assign celloutsig_0_2z = ~((in_data[15] & in_data[42]) | (in_data[77] & celloutsig_0_1z));
  assign _01_[6] = _00_;
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
