#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fb44cf07360 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fb44cf072e0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fb44cf1a310_0 .var "a", 2 0;
v0x7fb44cf1a3c0_0 .var "b", 2 0;
v0x7fb44cf1a450_0 .var "cin", 0 0;
v0x7fb44cf1a540_0 .net "cout", 2 0, L_0x7fb44cf1c4b0;  1 drivers
v0x7fb44cf1a5d0_0 .var/i "mismatch_count", 31 0;
v0x7fb44cf1a6a0_0 .net "sum", 2 0, L_0x7fb44cf1c340;  1 drivers
S_0x7fb44cf074d0 .scope module, "UUT" "top_module" 2 18, 3 13 0, S_0x7fb44cf07360;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "cout";
    .port_info 4 /OUTPUT 3 "sum";
v0x7fb44cf19f40_0 .net "a", 2 0, v0x7fb44cf1a310_0;  1 drivers
v0x7fb44cf19fd0_0 .net "b", 2 0, v0x7fb44cf1a3c0_0;  1 drivers
v0x7fb44cf1a060_0 .net "cin", 0 0, v0x7fb44cf1a450_0;  1 drivers
v0x7fb44cf1a110_0 .net "cout", 2 0, L_0x7fb44cf1c4b0;  alias, 1 drivers
v0x7fb44cf1a1a0_0 .net "sum", 2 0, L_0x7fb44cf1c340;  alias, 1 drivers
L_0x7fb44cf1ae10 .part v0x7fb44cf1a310_0, 0, 1;
L_0x7fb44cf1af30 .part v0x7fb44cf1a3c0_0, 0, 1;
L_0x7fb44cf1b610 .part v0x7fb44cf1a310_0, 1, 1;
L_0x7fb44cf1b730 .part v0x7fb44cf1a3c0_0, 1, 1;
L_0x7fb44cf1b850 .part L_0x7fb44cf1c4b0, 0, 1;
L_0x7fb44cf1bf80 .part v0x7fb44cf1a310_0, 2, 1;
L_0x7fb44cf1c120 .part v0x7fb44cf1a3c0_0, 2, 1;
L_0x7fb44cf1bb30 .part L_0x7fb44cf1c4b0, 1, 1;
L_0x7fb44cf1c340 .concat8 [ 1 1 1 0], L_0x7fb44cf1a820, L_0x7fb44cf1b0c0, L_0x7fb44cf1b9b0;
L_0x7fb44cf1c4b0 .concat8 [ 1 1 1 0], L_0x7fb44cf1acc0, L_0x7fb44cf1b500, L_0x7fb44cf1be30;
S_0x7fb44cf08290 .scope module, "fa0" "full_adder" 3 20, 3 1 0, S_0x7fb44cf074d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fb44cf1a730 .functor XOR 1, L_0x7fb44cf1ae10, L_0x7fb44cf1af30, C4<0>, C4<0>;
L_0x7fb44cf1a820 .functor XOR 1, L_0x7fb44cf1a730, v0x7fb44cf1a450_0, C4<0>, C4<0>;
L_0x7fb44cf1a910 .functor AND 1, L_0x7fb44cf1ae10, L_0x7fb44cf1af30, C4<1>, C4<1>;
L_0x7fb44cf1aa20 .functor AND 1, L_0x7fb44cf1af30, v0x7fb44cf1a450_0, C4<1>, C4<1>;
L_0x7fb44cf1ab30 .functor OR 1, L_0x7fb44cf1a910, L_0x7fb44cf1aa20, C4<0>, C4<0>;
L_0x7fb44cf1ac50 .functor AND 1, L_0x7fb44cf1ae10, v0x7fb44cf1a450_0, C4<1>, C4<1>;
L_0x7fb44cf1acc0 .functor OR 1, L_0x7fb44cf1ab30, L_0x7fb44cf1ac50, C4<0>, C4<0>;
v0x7fb44cf08400_0 .net "A", 0 0, L_0x7fb44cf1ae10;  1 drivers
v0x7fb44cf18490_0 .net "B", 0 0, L_0x7fb44cf1af30;  1 drivers
v0x7fb44cf18530_0 .net "Cin", 0 0, v0x7fb44cf1a450_0;  alias, 1 drivers
v0x7fb44cf185c0_0 .net "Cout", 0 0, L_0x7fb44cf1acc0;  1 drivers
v0x7fb44cf18660_0 .net "S", 0 0, L_0x7fb44cf1a820;  1 drivers
v0x7fb44cf18740_0 .net *"_ivl_0", 0 0, L_0x7fb44cf1a730;  1 drivers
v0x7fb44cf187f0_0 .net *"_ivl_10", 0 0, L_0x7fb44cf1ac50;  1 drivers
v0x7fb44cf188a0_0 .net *"_ivl_4", 0 0, L_0x7fb44cf1a910;  1 drivers
v0x7fb44cf18950_0 .net *"_ivl_6", 0 0, L_0x7fb44cf1aa20;  1 drivers
v0x7fb44cf18a60_0 .net *"_ivl_8", 0 0, L_0x7fb44cf1ab30;  1 drivers
S_0x7fb44cf18b90 .scope module, "fa1" "full_adder" 3 28, 3 1 0, S_0x7fb44cf074d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fb44cf1b050 .functor XOR 1, L_0x7fb44cf1b610, L_0x7fb44cf1b730, C4<0>, C4<0>;
L_0x7fb44cf1b0c0 .functor XOR 1, L_0x7fb44cf1b050, L_0x7fb44cf1b850, C4<0>, C4<0>;
L_0x7fb44cf1b190 .functor AND 1, L_0x7fb44cf1b610, L_0x7fb44cf1b730, C4<1>, C4<1>;
L_0x7fb44cf1b2c0 .functor AND 1, L_0x7fb44cf1b730, L_0x7fb44cf1b850, C4<1>, C4<1>;
L_0x7fb44cf1b370 .functor OR 1, L_0x7fb44cf1b190, L_0x7fb44cf1b2c0, C4<0>, C4<0>;
L_0x7fb44cf1b490 .functor AND 1, L_0x7fb44cf1b610, L_0x7fb44cf1b850, C4<1>, C4<1>;
L_0x7fb44cf1b500 .functor OR 1, L_0x7fb44cf1b370, L_0x7fb44cf1b490, C4<0>, C4<0>;
v0x7fb44cf18dd0_0 .net "A", 0 0, L_0x7fb44cf1b610;  1 drivers
v0x7fb44cf18e60_0 .net "B", 0 0, L_0x7fb44cf1b730;  1 drivers
v0x7fb44cf18ef0_0 .net "Cin", 0 0, L_0x7fb44cf1b850;  1 drivers
v0x7fb44cf18fa0_0 .net "Cout", 0 0, L_0x7fb44cf1b500;  1 drivers
v0x7fb44cf19030_0 .net "S", 0 0, L_0x7fb44cf1b0c0;  1 drivers
v0x7fb44cf19110_0 .net *"_ivl_0", 0 0, L_0x7fb44cf1b050;  1 drivers
v0x7fb44cf191c0_0 .net *"_ivl_10", 0 0, L_0x7fb44cf1b490;  1 drivers
v0x7fb44cf19270_0 .net *"_ivl_4", 0 0, L_0x7fb44cf1b190;  1 drivers
v0x7fb44cf19320_0 .net *"_ivl_6", 0 0, L_0x7fb44cf1b2c0;  1 drivers
v0x7fb44cf19430_0 .net *"_ivl_8", 0 0, L_0x7fb44cf1b370;  1 drivers
S_0x7fb44cf19560 .scope module, "fa2" "full_adder" 3 36, 3 1 0, S_0x7fb44cf074d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x7fb44cf1b240 .functor XOR 1, L_0x7fb44cf1bf80, L_0x7fb44cf1c120, C4<0>, C4<0>;
L_0x7fb44cf1b9b0 .functor XOR 1, L_0x7fb44cf1b240, L_0x7fb44cf1bb30, C4<0>, C4<0>;
L_0x7fb44cf1baa0 .functor AND 1, L_0x7fb44cf1bf80, L_0x7fb44cf1c120, C4<1>, C4<1>;
L_0x7fb44cf1bbd0 .functor AND 1, L_0x7fb44cf1c120, L_0x7fb44cf1bb30, C4<1>, C4<1>;
L_0x7fb44cf1bc80 .functor OR 1, L_0x7fb44cf1baa0, L_0x7fb44cf1bbd0, C4<0>, C4<0>;
L_0x7fb44cf1bdc0 .functor AND 1, L_0x7fb44cf1bf80, L_0x7fb44cf1bb30, C4<1>, C4<1>;
L_0x7fb44cf1be30 .functor OR 1, L_0x7fb44cf1bc80, L_0x7fb44cf1bdc0, C4<0>, C4<0>;
v0x7fb44cf197a0_0 .net "A", 0 0, L_0x7fb44cf1bf80;  1 drivers
v0x7fb44cf19830_0 .net "B", 0 0, L_0x7fb44cf1c120;  1 drivers
v0x7fb44cf198c0_0 .net "Cin", 0 0, L_0x7fb44cf1bb30;  1 drivers
v0x7fb44cf19970_0 .net "Cout", 0 0, L_0x7fb44cf1be30;  1 drivers
v0x7fb44cf19a10_0 .net "S", 0 0, L_0x7fb44cf1b9b0;  1 drivers
v0x7fb44cf19af0_0 .net *"_ivl_0", 0 0, L_0x7fb44cf1b240;  1 drivers
v0x7fb44cf19ba0_0 .net *"_ivl_10", 0 0, L_0x7fb44cf1bdc0;  1 drivers
v0x7fb44cf19c50_0 .net *"_ivl_4", 0 0, L_0x7fb44cf1baa0;  1 drivers
v0x7fb44cf19d00_0 .net *"_ivl_6", 0 0, L_0x7fb44cf1bbd0;  1 drivers
v0x7fb44cf19e10_0 .net *"_ivl_8", 0 0, L_0x7fb44cf1bc80;  1 drivers
    .scope S_0x7fb44cf07360;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb44cf1a5d0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb44cf1a310_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb44cf1a3c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb44cf1a450_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb44cf1a540_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v0x7fb44cf1a6a0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 27 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7fb44cf1a540_0, v0x7fb44cf1a6a0_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7fb44cf1a5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb44cf1a5d0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 32 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb44cf1a310_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb44cf1a3c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb44cf1a450_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb44cf1a540_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.5, 6;
    %load/vec4 v0x7fb44cf1a6a0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %vpi_call 2 39 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7fb44cf1a540_0, v0x7fb44cf1a6a0_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7fb44cf1a5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb44cf1a5d0_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 44 "$display", "Test 1 passed!" {0 0 0};
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb44cf1a310_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb44cf1a3c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb44cf1a450_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb44cf1a540_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x7fb44cf1a6a0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 51 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7fb44cf1a540_0, v0x7fb44cf1a6a0_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7fb44cf1a5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb44cf1a5d0_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 56 "$display", "Test 2 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb44cf1a310_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fb44cf1a3c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb44cf1a450_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb44cf1a540_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.11, 6;
    %load/vec4 v0x7fb44cf1a6a0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %vpi_call 2 63 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7fb44cf1a540_0, v0x7fb44cf1a6a0_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7fb44cf1a5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb44cf1a5d0_0, 0, 32;
    %jmp T_0.10;
T_0.9 ;
    %vpi_call 2 68 "$display", "Test 3 passed!" {0 0 0};
T_0.10 ;
    %load/vec4 v0x7fb44cf1a5d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 72 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 74 "$display", "%0d mismatches out of %0d total tests.", v0x7fb44cf1a5d0_0, 32'sb00000000000000000000000000000100 {0 0 0};
T_0.13 ;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Adder3_0_tb.v";
    "CoT/modules/Adder3.v";
