Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Fri Nov 20 16:58:28 2015
| Host         : SDPC117 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file dbe_bpm_dsp_control_sets_placed.rpt
| Design       : dbe_bpm_dsp
| Device       : xc7a200t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   169 |
| Minimum Number of register sites lost to control set restrictions |   391 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             791 |          178 |
| No           | No                    | Yes                    |             193 |           65 |
| No           | Yes                   | No                     |             779 |          236 |
| Yes          | No                    | No                     |             565 |          205 |
| Yes          | No                    | Yes                    |             144 |           29 |
| Yes          | Yes                   | No                     |             817 |          279 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|       Clock Signal       |                                                                                       Enable Signal                                                                                      |                                                                                      Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/UPDATE     |                                                                                                                                                                                          | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                             |                1 |              1 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                  |                1 |              1 |
|  cmp_sys_pll_inst/clk0_o | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                      | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                              |                1 |              1 |
|  cmp_sys_pll_inst/clk0_o | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                        | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                              |                1 |              1 |
|  boot_clk_i_IBUF_BUFG    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                      |                                                                                                                                                                                           |                1 |              1 |
|  boot_clk_i_IBUF_BUFG    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  boot_clk_i_IBUF_BUFG    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  cmp_sys_pll_inst/clk0_o | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                      | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                              |                1 |              1 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  cmp_sys_pll_inst/clk0_o |                                                                                                                                                                                          | n_0_clk_sys_rstn2_i_1                                                                                                                                                                     |                1 |              2 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                1 |              2 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                1 |              2 |
|  dbg_hub/inst/idrck      |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  dbg_hub/inst/idrck      |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                2 |              3 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                             |                                                                                                                                                                                           |                1 |              3 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                              |                1 |              3 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                             |                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/idrck      |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/I11[0]                                                                                                                                                          |                1 |              4 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/xsdb_memory_read_inst/n_0_curr_read_block[3]_i_1                                                                                              |                                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/idrck      |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                     |                1 |              4 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_cnt[3]_i_1__4                                                                                              |                1 |              4 |
|  boot_clk_i_IBUF_BUFG    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                           |                                                                                                                                                                                           |                1 |              4 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/n_0_cnt[3]_i_1__1                                                                                              |                1 |              4 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/n_0_cnt[3]_i_1__0                                                                                              |                1 |              4 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/n_0_FSM_sequential_state[3]_i_2                                                                          | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |                2 |              4 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                             |                                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                             |                                                                                                                                                                                           |                1 |              4 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_cnt[3]_i_1__2                                                                                              |                1 |              4 |
|  boot_clk_i_IBUF_BUFG    | vio_boot_inst/inst/DECODER_INST/wr_control_reg                                                                                                                                           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                              |                1 |              4 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/O1[0]                                                                                              | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/n_0_bit_spacing[3]_i_1                                                                                    |                1 |              4 |
|  boot_clk_i_IBUF_BUFG    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                           |                                                                                                                                                                                           |                1 |              4 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/n_0_FSM_sequential_state[3]_i_1__0                                                                       | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |                1 |              4 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                              |                1 |              4 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/n_0_cnt[3]_i_1__3                                                                                              |                1 |              4 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                   |                1 |              4 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/n_0_FSM_onehot_r_dpram_address_counter[4]_i_1                                                                                                            | cmp_spi2wbm_link_top/U_spi_link/r_output1                                                                                                                                                 |                1 |              4 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/n_0_bit_count[3]_i_1                                                                                                                                     |                                                                                                                                                                                           |                2 |              4 |
|  cmp_sys_pll_inst/clk0_o | cmp_interconnect/crossbar/n_0_matrix_old[0,0]_i_2                                                                                                                                        | n_0_cmp_interconnect_i_1                                                                                                                                                                  |                1 |              5 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                      |                3 |              5 |
|  cmp_sys_pll_inst/clk0_o | cmp_fmc_5chttl_1_periph/cmp_IO/Wrapped_GPIO/altf_wr1_out                                                                                                                                 | clk_sys_rst                                                                                                                                                                               |                2 |              5 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | vio_boot_inst/inst/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                                                        |                2 |              5 |
|  cmp_sys_pll_inst/clk0_o | cmp_fmc_5chttl_1_periph/cmp_IO/Wrapped_GPIO/p_2_out[0]                                                                                                                                   | clk_sys_rst                                                                                                                                                                               |                2 |              5 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/n_0_matrix_old[0,0]_i_1                                                                                                   | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |                1 |              6 |
|  cmp_sys_pll_inst/clk0_o |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                          |                4 |              6 |
|  dbg_hub/inst/idrck      |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              6 |
|  cmp_sys_pll_inst/clk0_o |                                                                                                                                                                                          | n_0_cmp_spi2wbm_link_top_i_1                                                                                                                                                              |                2 |              6 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | vio_boot_inst/inst/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                                                        |                3 |              6 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                     |                2 |              6 |
|  cmp_sys_pll_inst/clk0_o |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                     |                3 |              6 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                   |                3 |              7 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                     |                3 |              7 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/n_0_r_command[5]_i_1                                                                                                                                     |                                                                                                                                                                                           |                4 |              7 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/O13[0]                                                                                                                    | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |                5 |              8 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/O16[0]                                                                                                                    | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |                4 |              8 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/O18[0]                                                                                                                    | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |                3 |              8 |
|  dbg_hub/inst/idrck      |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                          |                2 |              8 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/O1[0]                                                                                              | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |                2 |              8 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data0                                                                                                | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |                1 |              8 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/E[0]                                                                                                     | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |                3 |              8 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | vio_boot_inst/inst/PROBE_IN_INST/addr_count[0]                                                                                                                                            |                3 |              8 |
|  boot_clk_i_IBUF_BUFG    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O3[0]                                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  boot_clk_i_IBUF_BUFG    | vio_boot_inst/inst/DECODER_INST/O1[0]                                                                                                                                                    |                                                                                                                                                                                           |                3 |              8 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/n_0_s_dpram_address[7]_i_1                                                                                                                               | cmp_spi2wbm_link_top/U_spi_link/r_output1                                                                                                                                                 |                4 |              8 |
|  boot_clk_i_IBUF_BUFG    | vio_boot_inst/inst/DECODER_INST/E[0]                                                                                                                                                     | vio_boot_inst/inst/DECODER_INST/SR[0]                                                                                                                                                     |                3 |              8 |
|  boot_clk_i_IBUF_BUFG    | vio_boot_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/n_0_data_int[15]_i_1                                                                                                | vio_boot_inst/inst/DECODER_INST/SR[0]                                                                                                                                                     |                2 |              8 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  cmp_sys_pll_inst/clk0_o |                                                                                                                                                                                          | cmp_spi2wbm_link_top/U_spi_link/n_0_s_wbone_data_out[7]_i_1                                                                                                                               |                2 |              8 |
|  cmp_sys_pll_inst/clk0_o |                                                                                                                                                                                          | cmp_interconnect/crossbar/O3                                                                                                                                                              |                3 |              8 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/n_0_s_dpram_data_in[7]_i_2                                                                                                                               | cmp_spi2wbm_link_top/U_spi_link/n_0_s_dpram_data_in[7]_i_1                                                                                                                                |                4 |              8 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/n_0_s_wbone_address[15]_i_1                                                                                                                              | cmp_spi2wbm_link_top/U_spi_link/r_output1                                                                                                                                                 |                3 |              8 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/n_0_s_wbone_address[23]_i_1                                                                                                                              | cmp_spi2wbm_link_top/U_spi_link/r_output1                                                                                                                                                 |                3 |              8 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/n_0_s_wbone_address[31]_i_1                                                                                                                              | cmp_spi2wbm_link_top/U_spi_link/r_output1                                                                                                                                                 |                5 |              8 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/n_0_s_wbone_address[7]_i_1                                                                                                                               | cmp_spi2wbm_link_top/U_spi_link/r_output1                                                                                                                                                 |                4 |              8 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/s_shift_data_in                                                                                                                                          | cmp_spi2wbm_link_top/U_spi_link/n_0_r_input[7]_i_1                                                                                                                                        |                3 |              8 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/n_0_r_output[7]_i_2                                                                                                                                      | cmp_spi2wbm_link_top/U_spi_link/n_0_r_output[7]_i_1                                                                                                                                       |                3 |              8 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/O12[0]                                                                                                                    | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |                3 |              8 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/O19[0]                                                                                                                    | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |                2 |              9 |
|  cmp_sys_pll_inst/clk0_o | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_reset_ctrl/I1[0]                                                                                                                        |                                                                                                                                                                                           |                2 |             10 |
|  cmp_sys_pll_inst/clk0_o | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                  | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                |                3 |             10 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/n_0_s_dpram_addr[9]_i_2                                                                                                                                  | cmp_spi2wbm_link_top/U_spi_link/r_output1                                                                                                                                                 |                2 |             10 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[9]_i_1                                                                                                    |                                                                                                                                                                                           |                3 |             10 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                            | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                             |                2 |             10 |
|  cmp_sys_pll_inst/clk0_o | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                  | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                          |                2 |             10 |
|  cmp_sys_pll_inst/clk0_o |                                                                                                                                                                                          | cmp_spi2wbm_link_top/U_spi_link/r_output1                                                                                                                                                 |                5 |             11 |
|  dbg_hub/inst/idrck      |                                                                                                                                                                                          |                                                                                                                                                                                           |                8 |             11 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  boot_clk_i_IBUF_BUFG    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/n_0_shadow[14]_i_1                                                                                             |                4 |             15 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_srl_fff/n_0_shadow[14]_i_1                                                                                                      |                5 |             15 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_shadow[14]_i_1                                                                                             |                4 |             15 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/n_0_shadow[14]_i_1                                                                                             |                5 |             15 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/n_0_shadow[14]_i_1                                                                                             |                5 |             15 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_shadow[14]_i_1                                                                                             |                4 |             15 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                  |                                                                                                                                                                                           |                9 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                             |                                                                                                                                                                                           |                5 |             16 |
|  dbg_hub/inst/idrck      |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                4 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                  |                                                                                                                                                                                           |                7 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                 |                                                                                                                                                                                           |                7 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                  |                                                                                                                                                                                           |                6 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                 |                                                                                                                                                                                           |               10 |             16 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                3 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                  |                                                                                                                                                                                           |               10 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                   |                                                                                                                                                                                           |                5 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                  |                                                                                                                                                                                           |                6 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                  |                                                                                                                                                                                           |                6 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                  |                                                                                                                                                                                           |               10 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                  |                                                                                                                                                                                           |                5 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                  |                                                                                                                                                                                           |                8 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                     |                                                                                                                                                                                           |                6 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                         |                                                                                                                                                                                           |                3 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/xsdb_memory_read_inst/I1[0]                                                                                                                   |                                                                                                                                                                                           |                7 |             16 |
|  boot_clk_i_IBUF_BUFG    | vio_boot_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                    | vio_boot_inst/inst/DECODER_INST/SR[0]                                                                                                                                                     |                3 |             16 |
|  boot_clk_i_IBUF_BUFG    | vio_boot_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                |                                                                                                                                                                                           |                3 |             16 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                 |                                                                                                                                                                                           |                3 |             16 |
|  boot_clk_i_IBUF_BUFG    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2                                                                                                                                         |                                                                                                                                                                                           |                4 |             16 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_3[15]_i_1                                                                                                        |                6 |             16 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]              |                                                                                                                                                                                           |                4 |             16 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | vio_boot_inst/inst/PROBE_IN_INST/read_done                                                                                                                                                |                4 |             16 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                           | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                3 |             16 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                4 |             16 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                  |                                                                                                                                                                                           |                8 |             16 |
|  dbg_hub/inst/idrck      |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                5 |             17 |
|  boot_clk_i_IBUF_BUFG    | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                5 |             17 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/E[0]                                                                                                             | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |                5 |             17 |
|  boot_clk_i_IBUF_BUFG    | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                5 |             17 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                3 |             18 |
|  boot_clk_i_IBUF_BUFG    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                4 |             18 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                5 |             18 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/r_rdid_shift0                                                                                                                                            | cmp_spi2wbm_link_top/U_spi_link/r_output1                                                                                                                                                 |                5 |             22 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               |                                                                                                                                                                                           |                3 |             24 |
|  boot_clk_i_IBUF_BUFG    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                       |                                                                                                                                                                                           |                3 |             24 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/n_0_s_wishbone_data_in[23]_i_1                                                                                                                           | cmp_spi2wbm_link_top/U_spi_link/r_output1                                                                                                                                                 |                5 |             24 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                               |                                                                                                                                                                                           |                9 |             24 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                          |                                                                                                                                                                                           |                7 |             25 |
|  dbg_hub/inst/idrck      | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                4 |             28 |
|  cmp_sys_pll_inst/clk0_o |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                          |                9 |             28 |
|  boot_clk_i_IBUF_BUFG    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                6 |             28 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/O17[0]                                                                                                                    | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |               14 |             32 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/O14[0]                                                                                                                    | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |               12 |             32 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/O11[0]                                                                                                                    | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |               14 |             32 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/E[0]                                                                                                                      | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |               10 |             32 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/O10[0]                                                                                                                    | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |               15 |             32 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/ddr_wr7_out                                                                                                               | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |               12 |             32 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/n_0_r_wishbone_data_in[31]_i_1                                                                                                                           |                                                                                                                                                                                           |                7 |             32 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/n_0_s_wbone_addr[31]_i_1                                                                                                                                 | cmp_spi2wbm_link_top/U_spi_link/r_output1                                                                                                                                                 |               16 |             32 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/O15[0]                                                                                                                    | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |               15 |             32 |
|  cmp_sys_pll_inst/clk0_o | cmp_spi2wbm_link_top/U_spi_link/n_0_s_wbone_data_out32[31]_i_1                                                                                                                           | cmp_spi2wbm_link_top/U_spi_link/r_output1                                                                                                                                                 |                7 |             32 |
|  cmp_sys_pll_inst/clk0_o | cmp_fmc_5chttl_1_periph/cmp_IO/Wrapped_GPIO/tr_wr9_out                                                                                                                                   | clk_sys_rst                                                                                                                                                                               |               11 |             32 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_xwb_tics/U_Tics/n_0_cntr_tic_left[0]_i_1                                                                                                        | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |                8 |             32 |
|  cmp_sys_pll_inst/clk0_o | cmp_fmc_5chttl_1_periph/cmp_IO/Wrapped_GPIO/ddr_wr7_out                                                                                                                                  | clk_sys_rst                                                                                                                                                                               |                9 |             32 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/O22[0]                                                                                                                    | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_interconnect/crossbar/SR[0]                                                                                                                      |               13 |             32 |
|  cmp_sys_pll_inst/clk0_o | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_xwb_tics/U_Tics/n_0_cntr_overflow_reg                                                                                                           | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |                8 |             32 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |               15 |             33 |
|  cmp_sys_pll_inst/clk0_o |                                                                                                                                                                                          | clk_sys_rst                                                                                                                                                                               |               21 |             48 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                          |                                                                                                                                                                                           |               11 |             49 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                          |                                                                                                                                                                                           |               11 |             49 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                          |                                                                                                                                                                                           |               12 |             49 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                          |                                                                                                                                                                                           |               12 |             49 |
|  dbg_hub/inst/idrck      |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                             |               15 |             70 |
|  boot_clk_i_IBUF_BUFG    | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                   |                                                                                                                                                                                           |               29 |             99 |
|  cmp_sys_pll_inst/clk0_o |                                                                                                                                                                                          | cmp_chipscope_ila_wbm_top/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/O16                                                                                                       |               25 |            112 |
|  dbg_hub/inst/idrck      |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                           |               31 |            135 |
|  cmp_sys_pll_inst/clk0_o |                                                                                                                                                                                          | cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_mlvds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/O1                                                                                                 |               68 |            199 |
|  cmp_sys_pll_inst/clk0_o |                                                                                                                                                                                          |                                                                                                                                                                                           |               74 |            455 |
|  boot_clk_i_IBUF_BUFG    |                                                                                                                                                                                          |                                                                                                                                                                                           |              114 |            456 |
+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


