/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [12:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [4:0] _01_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_1z[3:0], celloutsig_0_0z };
  assign out_data[4:0] = _01_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_1_6z[5:4], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_16z = { celloutsig_1_10z[5:0], _00_, celloutsig_1_13z } & { celloutsig_1_6z[6:3], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_8z = in_data[191:186] == { _00_[1:0], _00_ };
  assign celloutsig_1_0z = in_data[128:124] === in_data[145:141];
  assign celloutsig_1_4z = in_data[109:105] === { in_data[115:112], celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[160:147], celloutsig_1_2z } <= { celloutsig_1_10z[4:1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, _00_, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[185:181], celloutsig_1_0z, celloutsig_1_1z } && { in_data[177:175], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_5z = ! in_data[178:167];
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_1z);
  assign celloutsig_1_12z = celloutsig_1_3z & ~(_00_[3]);
  assign celloutsig_1_18z = celloutsig_1_2z & ~(celloutsig_1_16z[11]);
  assign celloutsig_0_3z = ~ celloutsig_0_2z[16:6];
  assign celloutsig_1_19z = | { celloutsig_1_18z, celloutsig_1_0z, in_data[144:140] };
  assign celloutsig_0_0z = ^ in_data[94:81];
  assign celloutsig_1_1z = ^ in_data[142:139];
  assign celloutsig_1_10z = celloutsig_1_6z >> { celloutsig_1_6z[5:0], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_11z } >> in_data[159:157];
  assign celloutsig_0_2z = { in_data[47:40], celloutsig_0_0z, celloutsig_0_1z } - { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[71:64] ~^ in_data[11:4];
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z } ~^ { in_data[176:174], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z };
  assign { out_data[128], out_data[96], out_data[42:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z };
endmodule
