

================================================================
== Vitis HLS Report for 'receiver'
================================================================
* Date:           Tue May  7 17:59:18 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.216 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      637|      754|  6.370 us|  7.540 us|  638|  755|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.80>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arr_10_I_0_0_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arr_10_I_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arr_10_I_1_0126_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arr_10_I_1_0126_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arr_10_Q_0_0_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arr_10_Q_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arr_10_Q_1_0127_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arr_10_Q_1_0127_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arr_9_I_0_0_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arr_9_I_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arr_9_I_1_0120_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arr_9_I_1_0120_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arr_9_I_2_0121_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arr_9_I_2_0121_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arr_9_I_3_0122_loc = alloca i64 1"   --->   Operation 66 'alloca' 'arr_9_I_3_0122_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arr_9_Q_0_0_loc = alloca i64 1"   --->   Operation 67 'alloca' 'arr_9_Q_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arr_9_Q_1_0123_loc = alloca i64 1"   --->   Operation 68 'alloca' 'arr_9_Q_1_0123_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arr_9_Q_2_0124_loc = alloca i64 1"   --->   Operation 69 'alloca' 'arr_9_Q_2_0124_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arr_9_Q_3_0125_loc = alloca i64 1"   --->   Operation 70 'alloca' 'arr_9_Q_3_0125_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%filt_6_I_0_0_loc = alloca i64 1"   --->   Operation 71 'alloca' 'filt_6_I_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%filt_6_I_1_0116_loc = alloca i64 1"   --->   Operation 72 'alloca' 'filt_6_I_1_0116_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%filt_6_I_2_0117_loc = alloca i64 1"   --->   Operation 73 'alloca' 'filt_6_I_2_0117_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%filt_6_Q_0_0_loc = alloca i64 1"   --->   Operation 74 'alloca' 'filt_6_Q_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%filt_6_Q_1_0118_loc = alloca i64 1"   --->   Operation 75 'alloca' 'filt_6_Q_1_0118_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%filt_6_Q_2_0119_loc = alloca i64 1"   --->   Operation 76 'alloca' 'filt_6_Q_2_0119_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%filt_I = alloca i64 1" [receiver.cpp:71]   --->   Operation 77 'alloca' 'filt_I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%filt_I_1 = alloca i64 1" [receiver.cpp:71]   --->   Operation 78 'alloca' 'filt_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%filt_I_2 = alloca i64 1" [receiver.cpp:71]   --->   Operation 79 'alloca' 'filt_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%filt_I_3 = alloca i64 1" [receiver.cpp:71]   --->   Operation 80 'alloca' 'filt_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%filt_I_4 = alloca i64 1" [receiver.cpp:71]   --->   Operation 81 'alloca' 'filt_I_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%filt_I_5 = alloca i64 1" [receiver.cpp:71]   --->   Operation 82 'alloca' 'filt_I_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%filt_I_6 = alloca i64 1" [receiver.cpp:71]   --->   Operation 83 'alloca' 'filt_I_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%filt_I_7 = alloca i64 1" [receiver.cpp:71]   --->   Operation 84 'alloca' 'filt_I_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%filt_Q = alloca i64 1" [receiver.cpp:72]   --->   Operation 85 'alloca' 'filt_Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%filt_Q_1 = alloca i64 1" [receiver.cpp:72]   --->   Operation 86 'alloca' 'filt_Q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%filt_Q_2 = alloca i64 1" [receiver.cpp:72]   --->   Operation 87 'alloca' 'filt_Q_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%filt_Q_3 = alloca i64 1" [receiver.cpp:72]   --->   Operation 88 'alloca' 'filt_Q_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%filt_Q_4 = alloca i64 1" [receiver.cpp:72]   --->   Operation 89 'alloca' 'filt_Q_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%filt_Q_5 = alloca i64 1" [receiver.cpp:72]   --->   Operation 90 'alloca' 'filt_Q_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%filt_Q_6 = alloca i64 1" [receiver.cpp:72]   --->   Operation 91 'alloca' 'filt_Q_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%filt_Q_7 = alloca i64 1" [receiver.cpp:72]   --->   Operation 92 'alloca' 'filt_Q_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%filt_1_I = alloca i64 1" [receiver.cpp:80]   --->   Operation 93 'alloca' 'filt_1_I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%filt_1_I_1 = alloca i64 1" [receiver.cpp:80]   --->   Operation 94 'alloca' 'filt_1_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%filt_1_I_2 = alloca i64 1" [receiver.cpp:80]   --->   Operation 95 'alloca' 'filt_1_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%filt_1_I_3 = alloca i64 1" [receiver.cpp:80]   --->   Operation 96 'alloca' 'filt_1_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%filt_1_I_4 = alloca i64 1" [receiver.cpp:80]   --->   Operation 97 'alloca' 'filt_1_I_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%filt_1_I_5 = alloca i64 1" [receiver.cpp:80]   --->   Operation 98 'alloca' 'filt_1_I_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%filt_1_I_6 = alloca i64 1" [receiver.cpp:80]   --->   Operation 99 'alloca' 'filt_1_I_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%filt_1_I_7 = alloca i64 1" [receiver.cpp:80]   --->   Operation 100 'alloca' 'filt_1_I_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%filt_1_Q = alloca i64 1" [receiver.cpp:81]   --->   Operation 101 'alloca' 'filt_1_Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%filt_1_Q_1 = alloca i64 1" [receiver.cpp:81]   --->   Operation 102 'alloca' 'filt_1_Q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%filt_1_Q_2 = alloca i64 1" [receiver.cpp:81]   --->   Operation 103 'alloca' 'filt_1_Q_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%filt_1_Q_3 = alloca i64 1" [receiver.cpp:81]   --->   Operation 104 'alloca' 'filt_1_Q_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%filt_1_Q_4 = alloca i64 1" [receiver.cpp:81]   --->   Operation 105 'alloca' 'filt_1_Q_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%filt_1_Q_5 = alloca i64 1" [receiver.cpp:81]   --->   Operation 106 'alloca' 'filt_1_Q_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%filt_1_Q_6 = alloca i64 1" [receiver.cpp:81]   --->   Operation 107 'alloca' 'filt_1_Q_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%filt_1_Q_7 = alloca i64 1" [receiver.cpp:81]   --->   Operation 108 'alloca' 'filt_1_Q_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%filt_2_I = alloca i64 1" [receiver.cpp:91]   --->   Operation 109 'alloca' 'filt_2_I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%filt_2_I_1 = alloca i64 1" [receiver.cpp:91]   --->   Operation 110 'alloca' 'filt_2_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%filt_2_I_2 = alloca i64 1" [receiver.cpp:91]   --->   Operation 111 'alloca' 'filt_2_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%filt_2_I_3 = alloca i64 1" [receiver.cpp:91]   --->   Operation 112 'alloca' 'filt_2_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%filt_2_I_4 = alloca i64 1" [receiver.cpp:91]   --->   Operation 113 'alloca' 'filt_2_I_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%filt_2_I_5 = alloca i64 1" [receiver.cpp:91]   --->   Operation 114 'alloca' 'filt_2_I_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%filt_2_I_6 = alloca i64 1" [receiver.cpp:91]   --->   Operation 115 'alloca' 'filt_2_I_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%filt_2_I_7 = alloca i64 1" [receiver.cpp:91]   --->   Operation 116 'alloca' 'filt_2_I_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%filt_2_Q = alloca i64 1" [receiver.cpp:92]   --->   Operation 117 'alloca' 'filt_2_Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%filt_2_Q_1 = alloca i64 1" [receiver.cpp:92]   --->   Operation 118 'alloca' 'filt_2_Q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%filt_2_Q_2 = alloca i64 1" [receiver.cpp:92]   --->   Operation 119 'alloca' 'filt_2_Q_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%filt_2_Q_3 = alloca i64 1" [receiver.cpp:92]   --->   Operation 120 'alloca' 'filt_2_Q_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%filt_2_Q_4 = alloca i64 1" [receiver.cpp:92]   --->   Operation 121 'alloca' 'filt_2_Q_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%filt_2_Q_5 = alloca i64 1" [receiver.cpp:92]   --->   Operation 122 'alloca' 'filt_2_Q_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%filt_2_Q_6 = alloca i64 1" [receiver.cpp:92]   --->   Operation 123 'alloca' 'filt_2_Q_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%filt_2_Q_7 = alloca i64 1" [receiver.cpp:92]   --->   Operation 124 'alloca' 'filt_2_Q_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%filt_3_I = alloca i64 1" [receiver.cpp:100]   --->   Operation 125 'alloca' 'filt_3_I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 24> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%filt_3_Q = alloca i64 1" [receiver.cpp:101]   --->   Operation 126 'alloca' 'filt_3_Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 24> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%filt_4_I = alloca i64 1" [receiver.cpp:106]   --->   Operation 127 'alloca' 'filt_4_I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%filt_4_Q = alloca i64 1" [receiver.cpp:107]   --->   Operation 128 'alloca' 'filt_4_Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%filt_5_I = alloca i64 1" [receiver.cpp:112]   --->   Operation 129 'alloca' 'filt_5_I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%filt_5_Q = alloca i64 1" [receiver.cpp:113]   --->   Operation 130 'alloca' 'filt_5_Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%arr_I = alloca i64 1" [receiver.cpp:145]   --->   Operation 131 'alloca' 'arr_I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%arr_I_1 = alloca i64 1" [receiver.cpp:145]   --->   Operation 132 'alloca' 'arr_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%arr_I_2 = alloca i64 1" [receiver.cpp:145]   --->   Operation 133 'alloca' 'arr_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%arr_I_3 = alloca i64 1" [receiver.cpp:145]   --->   Operation 134 'alloca' 'arr_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%arr_I_4 = alloca i64 1" [receiver.cpp:145]   --->   Operation 135 'alloca' 'arr_I_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%arr_I_5 = alloca i64 1" [receiver.cpp:145]   --->   Operation 136 'alloca' 'arr_I_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%arr_I_6 = alloca i64 1" [receiver.cpp:145]   --->   Operation 137 'alloca' 'arr_I_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%arr_I_7 = alloca i64 1" [receiver.cpp:145]   --->   Operation 138 'alloca' 'arr_I_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%arr_I_8 = alloca i64 1" [receiver.cpp:145]   --->   Operation 139 'alloca' 'arr_I_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%arr_I_9 = alloca i64 1" [receiver.cpp:145]   --->   Operation 140 'alloca' 'arr_I_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%arr_I_10 = alloca i64 1" [receiver.cpp:145]   --->   Operation 141 'alloca' 'arr_I_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%arr_I_11 = alloca i64 1" [receiver.cpp:145]   --->   Operation 142 'alloca' 'arr_I_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%arr_I_12 = alloca i64 1" [receiver.cpp:145]   --->   Operation 143 'alloca' 'arr_I_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%arr_I_13 = alloca i64 1" [receiver.cpp:145]   --->   Operation 144 'alloca' 'arr_I_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%arr_I_14 = alloca i64 1" [receiver.cpp:145]   --->   Operation 145 'alloca' 'arr_I_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%arr_I_15 = alloca i64 1" [receiver.cpp:145]   --->   Operation 146 'alloca' 'arr_I_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%arr_I_16 = alloca i64 1" [receiver.cpp:145]   --->   Operation 147 'alloca' 'arr_I_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%arr_I_17 = alloca i64 1" [receiver.cpp:145]   --->   Operation 148 'alloca' 'arr_I_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%arr_I_18 = alloca i64 1" [receiver.cpp:145]   --->   Operation 149 'alloca' 'arr_I_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%arr_I_19 = alloca i64 1" [receiver.cpp:145]   --->   Operation 150 'alloca' 'arr_I_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%arr_I_20 = alloca i64 1" [receiver.cpp:145]   --->   Operation 151 'alloca' 'arr_I_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%arr_I_21 = alloca i64 1" [receiver.cpp:145]   --->   Operation 152 'alloca' 'arr_I_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%arr_I_22 = alloca i64 1" [receiver.cpp:145]   --->   Operation 153 'alloca' 'arr_I_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%arr_I_23 = alloca i64 1" [receiver.cpp:145]   --->   Operation 154 'alloca' 'arr_I_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%arr_I_24 = alloca i64 1" [receiver.cpp:145]   --->   Operation 155 'alloca' 'arr_I_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%arr_I_25 = alloca i64 1" [receiver.cpp:145]   --->   Operation 156 'alloca' 'arr_I_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%arr_I_26 = alloca i64 1" [receiver.cpp:145]   --->   Operation 157 'alloca' 'arr_I_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%arr_I_27 = alloca i64 1" [receiver.cpp:145]   --->   Operation 158 'alloca' 'arr_I_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%arr_I_28 = alloca i64 1" [receiver.cpp:145]   --->   Operation 159 'alloca' 'arr_I_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%arr_I_29 = alloca i64 1" [receiver.cpp:145]   --->   Operation 160 'alloca' 'arr_I_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%arr_I_30 = alloca i64 1" [receiver.cpp:145]   --->   Operation 161 'alloca' 'arr_I_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%arr_I_31 = alloca i64 1" [receiver.cpp:145]   --->   Operation 162 'alloca' 'arr_I_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%arr_I_32 = alloca i64 1" [receiver.cpp:145]   --->   Operation 163 'alloca' 'arr_I_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%arr_I_33 = alloca i64 1" [receiver.cpp:145]   --->   Operation 164 'alloca' 'arr_I_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%arr_I_34 = alloca i64 1" [receiver.cpp:145]   --->   Operation 165 'alloca' 'arr_I_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%arr_I_35 = alloca i64 1" [receiver.cpp:145]   --->   Operation 166 'alloca' 'arr_I_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%arr_I_36 = alloca i64 1" [receiver.cpp:145]   --->   Operation 167 'alloca' 'arr_I_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%arr_I_37 = alloca i64 1" [receiver.cpp:145]   --->   Operation 168 'alloca' 'arr_I_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%arr_I_38 = alloca i64 1" [receiver.cpp:145]   --->   Operation 169 'alloca' 'arr_I_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%arr_I_39 = alloca i64 1" [receiver.cpp:145]   --->   Operation 170 'alloca' 'arr_I_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%arr_I_40 = alloca i64 1" [receiver.cpp:145]   --->   Operation 171 'alloca' 'arr_I_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%arr_I_41 = alloca i64 1" [receiver.cpp:145]   --->   Operation 172 'alloca' 'arr_I_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%arr_I_42 = alloca i64 1" [receiver.cpp:145]   --->   Operation 173 'alloca' 'arr_I_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%arr_I_43 = alloca i64 1" [receiver.cpp:145]   --->   Operation 174 'alloca' 'arr_I_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%arr_I_44 = alloca i64 1" [receiver.cpp:145]   --->   Operation 175 'alloca' 'arr_I_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%arr_I_45 = alloca i64 1" [receiver.cpp:145]   --->   Operation 176 'alloca' 'arr_I_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%arr_I_46 = alloca i64 1" [receiver.cpp:145]   --->   Operation 177 'alloca' 'arr_I_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%arr_I_47 = alloca i64 1" [receiver.cpp:145]   --->   Operation 178 'alloca' 'arr_I_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%arr_I_48 = alloca i64 1" [receiver.cpp:145]   --->   Operation 179 'alloca' 'arr_I_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%arr_I_49 = alloca i64 1" [receiver.cpp:145]   --->   Operation 180 'alloca' 'arr_I_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%arr_I_50 = alloca i64 1" [receiver.cpp:145]   --->   Operation 181 'alloca' 'arr_I_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%arr_I_51 = alloca i64 1" [receiver.cpp:145]   --->   Operation 182 'alloca' 'arr_I_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%arr_I_52 = alloca i64 1" [receiver.cpp:145]   --->   Operation 183 'alloca' 'arr_I_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%arr_I_53 = alloca i64 1" [receiver.cpp:145]   --->   Operation 184 'alloca' 'arr_I_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%arr_I_54 = alloca i64 1" [receiver.cpp:145]   --->   Operation 185 'alloca' 'arr_I_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%arr_I_55 = alloca i64 1" [receiver.cpp:145]   --->   Operation 186 'alloca' 'arr_I_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%arr_I_56 = alloca i64 1" [receiver.cpp:145]   --->   Operation 187 'alloca' 'arr_I_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%arr_I_57 = alloca i64 1" [receiver.cpp:145]   --->   Operation 188 'alloca' 'arr_I_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%arr_I_58 = alloca i64 1" [receiver.cpp:145]   --->   Operation 189 'alloca' 'arr_I_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%arr_I_59 = alloca i64 1" [receiver.cpp:145]   --->   Operation 190 'alloca' 'arr_I_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%arr_I_60 = alloca i64 1" [receiver.cpp:145]   --->   Operation 191 'alloca' 'arr_I_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%arr_I_61 = alloca i64 1" [receiver.cpp:145]   --->   Operation 192 'alloca' 'arr_I_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%arr_I_62 = alloca i64 1" [receiver.cpp:145]   --->   Operation 193 'alloca' 'arr_I_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%arr_I_63 = alloca i64 1" [receiver.cpp:145]   --->   Operation 194 'alloca' 'arr_I_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%arr_Q = alloca i64 1" [receiver.cpp:146]   --->   Operation 195 'alloca' 'arr_Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%arr_Q_1 = alloca i64 1" [receiver.cpp:146]   --->   Operation 196 'alloca' 'arr_Q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%arr_Q_2 = alloca i64 1" [receiver.cpp:146]   --->   Operation 197 'alloca' 'arr_Q_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%arr_Q_3 = alloca i64 1" [receiver.cpp:146]   --->   Operation 198 'alloca' 'arr_Q_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%arr_Q_4 = alloca i64 1" [receiver.cpp:146]   --->   Operation 199 'alloca' 'arr_Q_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%arr_Q_5 = alloca i64 1" [receiver.cpp:146]   --->   Operation 200 'alloca' 'arr_Q_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%arr_Q_6 = alloca i64 1" [receiver.cpp:146]   --->   Operation 201 'alloca' 'arr_Q_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%arr_Q_7 = alloca i64 1" [receiver.cpp:146]   --->   Operation 202 'alloca' 'arr_Q_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%arr_Q_8 = alloca i64 1" [receiver.cpp:146]   --->   Operation 203 'alloca' 'arr_Q_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%arr_Q_9 = alloca i64 1" [receiver.cpp:146]   --->   Operation 204 'alloca' 'arr_Q_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%arr_Q_10 = alloca i64 1" [receiver.cpp:146]   --->   Operation 205 'alloca' 'arr_Q_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%arr_Q_11 = alloca i64 1" [receiver.cpp:146]   --->   Operation 206 'alloca' 'arr_Q_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%arr_Q_12 = alloca i64 1" [receiver.cpp:146]   --->   Operation 207 'alloca' 'arr_Q_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%arr_Q_13 = alloca i64 1" [receiver.cpp:146]   --->   Operation 208 'alloca' 'arr_Q_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%arr_Q_14 = alloca i64 1" [receiver.cpp:146]   --->   Operation 209 'alloca' 'arr_Q_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%arr_Q_15 = alloca i64 1" [receiver.cpp:146]   --->   Operation 210 'alloca' 'arr_Q_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%arr_Q_16 = alloca i64 1" [receiver.cpp:146]   --->   Operation 211 'alloca' 'arr_Q_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%arr_Q_17 = alloca i64 1" [receiver.cpp:146]   --->   Operation 212 'alloca' 'arr_Q_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%arr_Q_18 = alloca i64 1" [receiver.cpp:146]   --->   Operation 213 'alloca' 'arr_Q_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%arr_Q_19 = alloca i64 1" [receiver.cpp:146]   --->   Operation 214 'alloca' 'arr_Q_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%arr_Q_20 = alloca i64 1" [receiver.cpp:146]   --->   Operation 215 'alloca' 'arr_Q_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%arr_Q_21 = alloca i64 1" [receiver.cpp:146]   --->   Operation 216 'alloca' 'arr_Q_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%arr_Q_22 = alloca i64 1" [receiver.cpp:146]   --->   Operation 217 'alloca' 'arr_Q_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%arr_Q_23 = alloca i64 1" [receiver.cpp:146]   --->   Operation 218 'alloca' 'arr_Q_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%arr_Q_24 = alloca i64 1" [receiver.cpp:146]   --->   Operation 219 'alloca' 'arr_Q_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%arr_Q_25 = alloca i64 1" [receiver.cpp:146]   --->   Operation 220 'alloca' 'arr_Q_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%arr_Q_26 = alloca i64 1" [receiver.cpp:146]   --->   Operation 221 'alloca' 'arr_Q_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%arr_Q_27 = alloca i64 1" [receiver.cpp:146]   --->   Operation 222 'alloca' 'arr_Q_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%arr_Q_28 = alloca i64 1" [receiver.cpp:146]   --->   Operation 223 'alloca' 'arr_Q_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%arr_Q_29 = alloca i64 1" [receiver.cpp:146]   --->   Operation 224 'alloca' 'arr_Q_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%arr_Q_30 = alloca i64 1" [receiver.cpp:146]   --->   Operation 225 'alloca' 'arr_Q_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%arr_Q_31 = alloca i64 1" [receiver.cpp:146]   --->   Operation 226 'alloca' 'arr_Q_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%arr_Q_32 = alloca i64 1" [receiver.cpp:146]   --->   Operation 227 'alloca' 'arr_Q_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%arr_Q_33 = alloca i64 1" [receiver.cpp:146]   --->   Operation 228 'alloca' 'arr_Q_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%arr_Q_34 = alloca i64 1" [receiver.cpp:146]   --->   Operation 229 'alloca' 'arr_Q_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%arr_Q_35 = alloca i64 1" [receiver.cpp:146]   --->   Operation 230 'alloca' 'arr_Q_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%arr_Q_36 = alloca i64 1" [receiver.cpp:146]   --->   Operation 231 'alloca' 'arr_Q_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%arr_Q_37 = alloca i64 1" [receiver.cpp:146]   --->   Operation 232 'alloca' 'arr_Q_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%arr_Q_38 = alloca i64 1" [receiver.cpp:146]   --->   Operation 233 'alloca' 'arr_Q_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%arr_Q_39 = alloca i64 1" [receiver.cpp:146]   --->   Operation 234 'alloca' 'arr_Q_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%arr_Q_40 = alloca i64 1" [receiver.cpp:146]   --->   Operation 235 'alloca' 'arr_Q_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%arr_Q_41 = alloca i64 1" [receiver.cpp:146]   --->   Operation 236 'alloca' 'arr_Q_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%arr_Q_42 = alloca i64 1" [receiver.cpp:146]   --->   Operation 237 'alloca' 'arr_Q_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%arr_Q_43 = alloca i64 1" [receiver.cpp:146]   --->   Operation 238 'alloca' 'arr_Q_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%arr_Q_44 = alloca i64 1" [receiver.cpp:146]   --->   Operation 239 'alloca' 'arr_Q_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%arr_Q_45 = alloca i64 1" [receiver.cpp:146]   --->   Operation 240 'alloca' 'arr_Q_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%arr_Q_46 = alloca i64 1" [receiver.cpp:146]   --->   Operation 241 'alloca' 'arr_Q_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%arr_Q_47 = alloca i64 1" [receiver.cpp:146]   --->   Operation 242 'alloca' 'arr_Q_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%arr_Q_48 = alloca i64 1" [receiver.cpp:146]   --->   Operation 243 'alloca' 'arr_Q_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%arr_Q_49 = alloca i64 1" [receiver.cpp:146]   --->   Operation 244 'alloca' 'arr_Q_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%arr_Q_50 = alloca i64 1" [receiver.cpp:146]   --->   Operation 245 'alloca' 'arr_Q_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%arr_Q_51 = alloca i64 1" [receiver.cpp:146]   --->   Operation 246 'alloca' 'arr_Q_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%arr_Q_52 = alloca i64 1" [receiver.cpp:146]   --->   Operation 247 'alloca' 'arr_Q_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%arr_Q_53 = alloca i64 1" [receiver.cpp:146]   --->   Operation 248 'alloca' 'arr_Q_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%arr_Q_54 = alloca i64 1" [receiver.cpp:146]   --->   Operation 249 'alloca' 'arr_Q_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%arr_Q_55 = alloca i64 1" [receiver.cpp:146]   --->   Operation 250 'alloca' 'arr_Q_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%arr_Q_56 = alloca i64 1" [receiver.cpp:146]   --->   Operation 251 'alloca' 'arr_Q_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%arr_Q_57 = alloca i64 1" [receiver.cpp:146]   --->   Operation 252 'alloca' 'arr_Q_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%arr_Q_58 = alloca i64 1" [receiver.cpp:146]   --->   Operation 253 'alloca' 'arr_Q_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%arr_Q_59 = alloca i64 1" [receiver.cpp:146]   --->   Operation 254 'alloca' 'arr_Q_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%arr_Q_60 = alloca i64 1" [receiver.cpp:146]   --->   Operation 255 'alloca' 'arr_Q_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%arr_Q_61 = alloca i64 1" [receiver.cpp:146]   --->   Operation 256 'alloca' 'arr_Q_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%arr_Q_62 = alloca i64 1" [receiver.cpp:146]   --->   Operation 257 'alloca' 'arr_Q_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%arr_Q_63 = alloca i64 1" [receiver.cpp:146]   --->   Operation 258 'alloca' 'arr_Q_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%arr_1_I = alloca i64 1" [receiver.cpp:156]   --->   Operation 259 'alloca' 'arr_1_I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%arr_1_I_1 = alloca i64 1" [receiver.cpp:156]   --->   Operation 260 'alloca' 'arr_1_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%arr_1_I_2 = alloca i64 1" [receiver.cpp:156]   --->   Operation 261 'alloca' 'arr_1_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%arr_1_I_3 = alloca i64 1" [receiver.cpp:156]   --->   Operation 262 'alloca' 'arr_1_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%arr_1_I_4 = alloca i64 1" [receiver.cpp:156]   --->   Operation 263 'alloca' 'arr_1_I_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%arr_1_I_5 = alloca i64 1" [receiver.cpp:156]   --->   Operation 264 'alloca' 'arr_1_I_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%arr_1_I_6 = alloca i64 1" [receiver.cpp:156]   --->   Operation 265 'alloca' 'arr_1_I_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%arr_1_I_7 = alloca i64 1" [receiver.cpp:156]   --->   Operation 266 'alloca' 'arr_1_I_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%arr_1_I_8 = alloca i64 1" [receiver.cpp:156]   --->   Operation 267 'alloca' 'arr_1_I_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%arr_1_I_9 = alloca i64 1" [receiver.cpp:156]   --->   Operation 268 'alloca' 'arr_1_I_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%arr_1_I_10 = alloca i64 1" [receiver.cpp:156]   --->   Operation 269 'alloca' 'arr_1_I_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%arr_1_I_11 = alloca i64 1" [receiver.cpp:156]   --->   Operation 270 'alloca' 'arr_1_I_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%arr_1_I_12 = alloca i64 1" [receiver.cpp:156]   --->   Operation 271 'alloca' 'arr_1_I_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%arr_1_I_13 = alloca i64 1" [receiver.cpp:156]   --->   Operation 272 'alloca' 'arr_1_I_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%arr_1_I_14 = alloca i64 1" [receiver.cpp:156]   --->   Operation 273 'alloca' 'arr_1_I_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%arr_1_I_15 = alloca i64 1" [receiver.cpp:156]   --->   Operation 274 'alloca' 'arr_1_I_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%arr_1_I_16 = alloca i64 1" [receiver.cpp:156]   --->   Operation 275 'alloca' 'arr_1_I_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%arr_1_I_17 = alloca i64 1" [receiver.cpp:156]   --->   Operation 276 'alloca' 'arr_1_I_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%arr_1_I_18 = alloca i64 1" [receiver.cpp:156]   --->   Operation 277 'alloca' 'arr_1_I_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%arr_1_I_19 = alloca i64 1" [receiver.cpp:156]   --->   Operation 278 'alloca' 'arr_1_I_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%arr_1_I_20 = alloca i64 1" [receiver.cpp:156]   --->   Operation 279 'alloca' 'arr_1_I_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%arr_1_I_21 = alloca i64 1" [receiver.cpp:156]   --->   Operation 280 'alloca' 'arr_1_I_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%arr_1_I_22 = alloca i64 1" [receiver.cpp:156]   --->   Operation 281 'alloca' 'arr_1_I_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%arr_1_I_23 = alloca i64 1" [receiver.cpp:156]   --->   Operation 282 'alloca' 'arr_1_I_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%arr_1_I_24 = alloca i64 1" [receiver.cpp:156]   --->   Operation 283 'alloca' 'arr_1_I_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%arr_1_I_25 = alloca i64 1" [receiver.cpp:156]   --->   Operation 284 'alloca' 'arr_1_I_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%arr_1_I_26 = alloca i64 1" [receiver.cpp:156]   --->   Operation 285 'alloca' 'arr_1_I_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%arr_1_I_27 = alloca i64 1" [receiver.cpp:156]   --->   Operation 286 'alloca' 'arr_1_I_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%arr_1_I_28 = alloca i64 1" [receiver.cpp:156]   --->   Operation 287 'alloca' 'arr_1_I_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%arr_1_I_29 = alloca i64 1" [receiver.cpp:156]   --->   Operation 288 'alloca' 'arr_1_I_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%arr_1_I_30 = alloca i64 1" [receiver.cpp:156]   --->   Operation 289 'alloca' 'arr_1_I_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%arr_1_I_31 = alloca i64 1" [receiver.cpp:156]   --->   Operation 290 'alloca' 'arr_1_I_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%arr_1_Q = alloca i64 1" [receiver.cpp:157]   --->   Operation 291 'alloca' 'arr_1_Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%arr_1_Q_1 = alloca i64 1" [receiver.cpp:157]   --->   Operation 292 'alloca' 'arr_1_Q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%arr_1_Q_2 = alloca i64 1" [receiver.cpp:157]   --->   Operation 293 'alloca' 'arr_1_Q_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%arr_1_Q_3 = alloca i64 1" [receiver.cpp:157]   --->   Operation 294 'alloca' 'arr_1_Q_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%arr_1_Q_4 = alloca i64 1" [receiver.cpp:157]   --->   Operation 295 'alloca' 'arr_1_Q_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%arr_1_Q_5 = alloca i64 1" [receiver.cpp:157]   --->   Operation 296 'alloca' 'arr_1_Q_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%arr_1_Q_6 = alloca i64 1" [receiver.cpp:157]   --->   Operation 297 'alloca' 'arr_1_Q_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%arr_1_Q_7 = alloca i64 1" [receiver.cpp:157]   --->   Operation 298 'alloca' 'arr_1_Q_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%arr_1_Q_8 = alloca i64 1" [receiver.cpp:157]   --->   Operation 299 'alloca' 'arr_1_Q_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%arr_1_Q_9 = alloca i64 1" [receiver.cpp:157]   --->   Operation 300 'alloca' 'arr_1_Q_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%arr_1_Q_10 = alloca i64 1" [receiver.cpp:157]   --->   Operation 301 'alloca' 'arr_1_Q_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%arr_1_Q_11 = alloca i64 1" [receiver.cpp:157]   --->   Operation 302 'alloca' 'arr_1_Q_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%arr_1_Q_12 = alloca i64 1" [receiver.cpp:157]   --->   Operation 303 'alloca' 'arr_1_Q_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%arr_1_Q_13 = alloca i64 1" [receiver.cpp:157]   --->   Operation 304 'alloca' 'arr_1_Q_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%arr_1_Q_14 = alloca i64 1" [receiver.cpp:157]   --->   Operation 305 'alloca' 'arr_1_Q_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%arr_1_Q_15 = alloca i64 1" [receiver.cpp:157]   --->   Operation 306 'alloca' 'arr_1_Q_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%arr_1_Q_16 = alloca i64 1" [receiver.cpp:157]   --->   Operation 307 'alloca' 'arr_1_Q_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%arr_1_Q_17 = alloca i64 1" [receiver.cpp:157]   --->   Operation 308 'alloca' 'arr_1_Q_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%arr_1_Q_18 = alloca i64 1" [receiver.cpp:157]   --->   Operation 309 'alloca' 'arr_1_Q_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%arr_1_Q_19 = alloca i64 1" [receiver.cpp:157]   --->   Operation 310 'alloca' 'arr_1_Q_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%arr_1_Q_20 = alloca i64 1" [receiver.cpp:157]   --->   Operation 311 'alloca' 'arr_1_Q_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%arr_1_Q_21 = alloca i64 1" [receiver.cpp:157]   --->   Operation 312 'alloca' 'arr_1_Q_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%arr_1_Q_22 = alloca i64 1" [receiver.cpp:157]   --->   Operation 313 'alloca' 'arr_1_Q_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%arr_1_Q_23 = alloca i64 1" [receiver.cpp:157]   --->   Operation 314 'alloca' 'arr_1_Q_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%arr_1_Q_24 = alloca i64 1" [receiver.cpp:157]   --->   Operation 315 'alloca' 'arr_1_Q_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%arr_1_Q_25 = alloca i64 1" [receiver.cpp:157]   --->   Operation 316 'alloca' 'arr_1_Q_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%arr_1_Q_26 = alloca i64 1" [receiver.cpp:157]   --->   Operation 317 'alloca' 'arr_1_Q_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%arr_1_Q_27 = alloca i64 1" [receiver.cpp:157]   --->   Operation 318 'alloca' 'arr_1_Q_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%arr_1_Q_28 = alloca i64 1" [receiver.cpp:157]   --->   Operation 319 'alloca' 'arr_1_Q_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%arr_1_Q_29 = alloca i64 1" [receiver.cpp:157]   --->   Operation 320 'alloca' 'arr_1_Q_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%arr_1_Q_30 = alloca i64 1" [receiver.cpp:157]   --->   Operation 321 'alloca' 'arr_1_Q_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%arr_1_Q_31 = alloca i64 1" [receiver.cpp:157]   --->   Operation 322 'alloca' 'arr_1_Q_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%arr_2_I = alloca i64 1" [receiver.cpp:166]   --->   Operation 323 'alloca' 'arr_2_I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%arr_2_I_1 = alloca i64 1" [receiver.cpp:166]   --->   Operation 324 'alloca' 'arr_2_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%arr_2_I_2 = alloca i64 1" [receiver.cpp:166]   --->   Operation 325 'alloca' 'arr_2_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%arr_2_I_3 = alloca i64 1" [receiver.cpp:166]   --->   Operation 326 'alloca' 'arr_2_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%arr_2_I_4 = alloca i64 1" [receiver.cpp:166]   --->   Operation 327 'alloca' 'arr_2_I_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%arr_2_I_5 = alloca i64 1" [receiver.cpp:166]   --->   Operation 328 'alloca' 'arr_2_I_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%arr_2_I_6 = alloca i64 1" [receiver.cpp:166]   --->   Operation 329 'alloca' 'arr_2_I_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%arr_2_I_7 = alloca i64 1" [receiver.cpp:166]   --->   Operation 330 'alloca' 'arr_2_I_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%arr_2_I_8 = alloca i64 1" [receiver.cpp:166]   --->   Operation 331 'alloca' 'arr_2_I_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%arr_2_I_9 = alloca i64 1" [receiver.cpp:166]   --->   Operation 332 'alloca' 'arr_2_I_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%arr_2_I_10 = alloca i64 1" [receiver.cpp:166]   --->   Operation 333 'alloca' 'arr_2_I_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%arr_2_I_11 = alloca i64 1" [receiver.cpp:166]   --->   Operation 334 'alloca' 'arr_2_I_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%arr_2_I_12 = alloca i64 1" [receiver.cpp:166]   --->   Operation 335 'alloca' 'arr_2_I_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%arr_2_I_13 = alloca i64 1" [receiver.cpp:166]   --->   Operation 336 'alloca' 'arr_2_I_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%arr_2_I_14 = alloca i64 1" [receiver.cpp:166]   --->   Operation 337 'alloca' 'arr_2_I_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%arr_2_I_15 = alloca i64 1" [receiver.cpp:166]   --->   Operation 338 'alloca' 'arr_2_I_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%arr_2_I_16 = alloca i64 1" [receiver.cpp:166]   --->   Operation 339 'alloca' 'arr_2_I_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%arr_2_I_17 = alloca i64 1" [receiver.cpp:166]   --->   Operation 340 'alloca' 'arr_2_I_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%arr_2_I_18 = alloca i64 1" [receiver.cpp:166]   --->   Operation 341 'alloca' 'arr_2_I_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%arr_2_I_19 = alloca i64 1" [receiver.cpp:166]   --->   Operation 342 'alloca' 'arr_2_I_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%arr_2_I_20 = alloca i64 1" [receiver.cpp:166]   --->   Operation 343 'alloca' 'arr_2_I_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%arr_2_I_21 = alloca i64 1" [receiver.cpp:166]   --->   Operation 344 'alloca' 'arr_2_I_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%arr_2_I_22 = alloca i64 1" [receiver.cpp:166]   --->   Operation 345 'alloca' 'arr_2_I_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%arr_2_I_23 = alloca i64 1" [receiver.cpp:166]   --->   Operation 346 'alloca' 'arr_2_I_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%arr_2_I_24 = alloca i64 1" [receiver.cpp:166]   --->   Operation 347 'alloca' 'arr_2_I_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%arr_2_I_25 = alloca i64 1" [receiver.cpp:166]   --->   Operation 348 'alloca' 'arr_2_I_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%arr_2_I_26 = alloca i64 1" [receiver.cpp:166]   --->   Operation 349 'alloca' 'arr_2_I_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%arr_2_I_27 = alloca i64 1" [receiver.cpp:166]   --->   Operation 350 'alloca' 'arr_2_I_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%arr_2_I_28 = alloca i64 1" [receiver.cpp:166]   --->   Operation 351 'alloca' 'arr_2_I_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%arr_2_I_29 = alloca i64 1" [receiver.cpp:166]   --->   Operation 352 'alloca' 'arr_2_I_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%arr_2_I_30 = alloca i64 1" [receiver.cpp:166]   --->   Operation 353 'alloca' 'arr_2_I_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%arr_2_I_31 = alloca i64 1" [receiver.cpp:166]   --->   Operation 354 'alloca' 'arr_2_I_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%arr_2_Q = alloca i64 1" [receiver.cpp:167]   --->   Operation 355 'alloca' 'arr_2_Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%arr_2_Q_1 = alloca i64 1" [receiver.cpp:167]   --->   Operation 356 'alloca' 'arr_2_Q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%arr_2_Q_2 = alloca i64 1" [receiver.cpp:167]   --->   Operation 357 'alloca' 'arr_2_Q_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%arr_2_Q_3 = alloca i64 1" [receiver.cpp:167]   --->   Operation 358 'alloca' 'arr_2_Q_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%arr_2_Q_4 = alloca i64 1" [receiver.cpp:167]   --->   Operation 359 'alloca' 'arr_2_Q_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%arr_2_Q_5 = alloca i64 1" [receiver.cpp:167]   --->   Operation 360 'alloca' 'arr_2_Q_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%arr_2_Q_6 = alloca i64 1" [receiver.cpp:167]   --->   Operation 361 'alloca' 'arr_2_Q_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%arr_2_Q_7 = alloca i64 1" [receiver.cpp:167]   --->   Operation 362 'alloca' 'arr_2_Q_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%arr_2_Q_8 = alloca i64 1" [receiver.cpp:167]   --->   Operation 363 'alloca' 'arr_2_Q_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%arr_2_Q_9 = alloca i64 1" [receiver.cpp:167]   --->   Operation 364 'alloca' 'arr_2_Q_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%arr_2_Q_10 = alloca i64 1" [receiver.cpp:167]   --->   Operation 365 'alloca' 'arr_2_Q_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%arr_2_Q_11 = alloca i64 1" [receiver.cpp:167]   --->   Operation 366 'alloca' 'arr_2_Q_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%arr_2_Q_12 = alloca i64 1" [receiver.cpp:167]   --->   Operation 367 'alloca' 'arr_2_Q_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%arr_2_Q_13 = alloca i64 1" [receiver.cpp:167]   --->   Operation 368 'alloca' 'arr_2_Q_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%arr_2_Q_14 = alloca i64 1" [receiver.cpp:167]   --->   Operation 369 'alloca' 'arr_2_Q_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%arr_2_Q_15 = alloca i64 1" [receiver.cpp:167]   --->   Operation 370 'alloca' 'arr_2_Q_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%arr_2_Q_16 = alloca i64 1" [receiver.cpp:167]   --->   Operation 371 'alloca' 'arr_2_Q_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%arr_2_Q_17 = alloca i64 1" [receiver.cpp:167]   --->   Operation 372 'alloca' 'arr_2_Q_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%arr_2_Q_18 = alloca i64 1" [receiver.cpp:167]   --->   Operation 373 'alloca' 'arr_2_Q_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%arr_2_Q_19 = alloca i64 1" [receiver.cpp:167]   --->   Operation 374 'alloca' 'arr_2_Q_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%arr_2_Q_20 = alloca i64 1" [receiver.cpp:167]   --->   Operation 375 'alloca' 'arr_2_Q_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%arr_2_Q_21 = alloca i64 1" [receiver.cpp:167]   --->   Operation 376 'alloca' 'arr_2_Q_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%arr_2_Q_22 = alloca i64 1" [receiver.cpp:167]   --->   Operation 377 'alloca' 'arr_2_Q_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%arr_2_Q_23 = alloca i64 1" [receiver.cpp:167]   --->   Operation 378 'alloca' 'arr_2_Q_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%arr_2_Q_24 = alloca i64 1" [receiver.cpp:167]   --->   Operation 379 'alloca' 'arr_2_Q_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%arr_2_Q_25 = alloca i64 1" [receiver.cpp:167]   --->   Operation 380 'alloca' 'arr_2_Q_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%arr_2_Q_26 = alloca i64 1" [receiver.cpp:167]   --->   Operation 381 'alloca' 'arr_2_Q_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%arr_2_Q_27 = alloca i64 1" [receiver.cpp:167]   --->   Operation 382 'alloca' 'arr_2_Q_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%arr_2_Q_28 = alloca i64 1" [receiver.cpp:167]   --->   Operation 383 'alloca' 'arr_2_Q_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%arr_2_Q_29 = alloca i64 1" [receiver.cpp:167]   --->   Operation 384 'alloca' 'arr_2_Q_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%arr_2_Q_30 = alloca i64 1" [receiver.cpp:167]   --->   Operation 385 'alloca' 'arr_2_Q_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%arr_2_Q_31 = alloca i64 1" [receiver.cpp:167]   --->   Operation 386 'alloca' 'arr_2_Q_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%arr_3_I = alloca i64 1" [receiver.cpp:176]   --->   Operation 387 'alloca' 'arr_3_I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%arr_3_I_1 = alloca i64 1" [receiver.cpp:176]   --->   Operation 388 'alloca' 'arr_3_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%arr_3_I_2 = alloca i64 1" [receiver.cpp:176]   --->   Operation 389 'alloca' 'arr_3_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%arr_3_I_3 = alloca i64 1" [receiver.cpp:176]   --->   Operation 390 'alloca' 'arr_3_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%arr_3_I_4 = alloca i64 1" [receiver.cpp:176]   --->   Operation 391 'alloca' 'arr_3_I_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%arr_3_I_5 = alloca i64 1" [receiver.cpp:176]   --->   Operation 392 'alloca' 'arr_3_I_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%arr_3_I_6 = alloca i64 1" [receiver.cpp:176]   --->   Operation 393 'alloca' 'arr_3_I_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%arr_3_I_7 = alloca i64 1" [receiver.cpp:176]   --->   Operation 394 'alloca' 'arr_3_I_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%arr_3_Q = alloca i64 1" [receiver.cpp:177]   --->   Operation 395 'alloca' 'arr_3_Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%arr_3_Q_1 = alloca i64 1" [receiver.cpp:177]   --->   Operation 396 'alloca' 'arr_3_Q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%arr_3_Q_2 = alloca i64 1" [receiver.cpp:177]   --->   Operation 397 'alloca' 'arr_3_Q_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%arr_3_Q_3 = alloca i64 1" [receiver.cpp:177]   --->   Operation 398 'alloca' 'arr_3_Q_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%arr_3_Q_4 = alloca i64 1" [receiver.cpp:177]   --->   Operation 399 'alloca' 'arr_3_Q_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%arr_3_Q_5 = alloca i64 1" [receiver.cpp:177]   --->   Operation 400 'alloca' 'arr_3_Q_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%arr_3_Q_6 = alloca i64 1" [receiver.cpp:177]   --->   Operation 401 'alloca' 'arr_3_Q_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%arr_3_Q_7 = alloca i64 1" [receiver.cpp:177]   --->   Operation 402 'alloca' 'arr_3_Q_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%arr_4_I = alloca i64 1" [receiver.cpp:186]   --->   Operation 403 'alloca' 'arr_4_I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%arr_4_I_1 = alloca i64 1" [receiver.cpp:186]   --->   Operation 404 'alloca' 'arr_4_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%arr_4_I_2 = alloca i64 1" [receiver.cpp:186]   --->   Operation 405 'alloca' 'arr_4_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%arr_4_I_3 = alloca i64 1" [receiver.cpp:186]   --->   Operation 406 'alloca' 'arr_4_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%arr_4_I_4 = alloca i64 1" [receiver.cpp:186]   --->   Operation 407 'alloca' 'arr_4_I_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%arr_4_I_5 = alloca i64 1" [receiver.cpp:186]   --->   Operation 408 'alloca' 'arr_4_I_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%arr_4_I_6 = alloca i64 1" [receiver.cpp:186]   --->   Operation 409 'alloca' 'arr_4_I_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%arr_4_I_7 = alloca i64 1" [receiver.cpp:186]   --->   Operation 410 'alloca' 'arr_4_I_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%arr_4_Q = alloca i64 1" [receiver.cpp:187]   --->   Operation 411 'alloca' 'arr_4_Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%arr_4_Q_1 = alloca i64 1" [receiver.cpp:187]   --->   Operation 412 'alloca' 'arr_4_Q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%arr_4_Q_2 = alloca i64 1" [receiver.cpp:187]   --->   Operation 413 'alloca' 'arr_4_Q_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%arr_4_Q_3 = alloca i64 1" [receiver.cpp:187]   --->   Operation 414 'alloca' 'arr_4_Q_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%arr_4_Q_4 = alloca i64 1" [receiver.cpp:187]   --->   Operation 415 'alloca' 'arr_4_Q_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%arr_4_Q_5 = alloca i64 1" [receiver.cpp:187]   --->   Operation 416 'alloca' 'arr_4_Q_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%arr_4_Q_6 = alloca i64 1" [receiver.cpp:187]   --->   Operation 417 'alloca' 'arr_4_Q_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%arr_4_Q_7 = alloca i64 1" [receiver.cpp:187]   --->   Operation 418 'alloca' 'arr_4_Q_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%arr_5_I = alloca i64 1" [receiver.cpp:196]   --->   Operation 419 'alloca' 'arr_5_I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%arr_5_I_1 = alloca i64 1" [receiver.cpp:196]   --->   Operation 420 'alloca' 'arr_5_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%arr_5_I_2 = alloca i64 1" [receiver.cpp:196]   --->   Operation 421 'alloca' 'arr_5_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%arr_5_I_3 = alloca i64 1" [receiver.cpp:196]   --->   Operation 422 'alloca' 'arr_5_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%arr_5_Q = alloca i64 1" [receiver.cpp:197]   --->   Operation 423 'alloca' 'arr_5_Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%arr_5_Q_1 = alloca i64 1" [receiver.cpp:197]   --->   Operation 424 'alloca' 'arr_5_Q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%arr_5_Q_2 = alloca i64 1" [receiver.cpp:197]   --->   Operation 425 'alloca' 'arr_5_Q_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%arr_5_Q_3 = alloca i64 1" [receiver.cpp:197]   --->   Operation 426 'alloca' 'arr_5_Q_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%arr_6_I = alloca i64 1" [receiver.cpp:206]   --->   Operation 427 'alloca' 'arr_6_I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%arr_6_I_1 = alloca i64 1" [receiver.cpp:206]   --->   Operation 428 'alloca' 'arr_6_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%arr_6_Q = alloca i64 1" [receiver.cpp:207]   --->   Operation 429 'alloca' 'arr_6_Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%arr_6_Q_1 = alloca i64 1" [receiver.cpp:207]   --->   Operation 430 'alloca' 'arr_6_Q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%arr_7_I = alloca i64 1" [receiver.cpp:216]   --->   Operation 431 'alloca' 'arr_7_I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%arr_7_Q = alloca i64 1" [receiver.cpp:217]   --->   Operation 432 'alloca' 'arr_7_Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%arr_8_I = alloca i64 1" [receiver.cpp:225]   --->   Operation 433 'alloca' 'arr_8_I' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%arr_8_Q = alloca i64 1" [receiver.cpp:226]   --->   Operation 434 'alloca' 'arr_8_Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%carrier_pos_1_load = load i32 %carrier_pos_1" [receiver.cpp:44]   --->   Operation 435 'load' 'carrier_pos_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i32 %carrier_pos_1_load" [receiver.cpp:44]   --->   Operation 436 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%cos_coefficients_table_addr = getelementptr i18 %cos_coefficients_table, i64 0, i64 %zext_ln44" [receiver.cpp:44]   --->   Operation 437 'getelementptr' 'cos_coefficients_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [2/2] (2.32ns)   --->   "%cos_coefficients_table_load = load i5 %cos_coefficients_table_addr" [receiver.cpp:44]   --->   Operation 438 'load' 'cos_coefficients_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 23> <ROM>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%sin_coefficients_table_addr = getelementptr i17 %sin_coefficients_table, i64 0, i64 %zext_ln44" [receiver.cpp:45]   --->   Operation 439 'getelementptr' 'sin_coefficients_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [2/2] (2.32ns)   --->   "%sin_coefficients_table_load = load i5 %sin_coefficients_table_addr" [receiver.cpp:45]   --->   Operation 440 'load' 'sin_coefficients_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 23> <ROM>
ST_1 : Operation 441 [1/1] (2.55ns)   --->   "%add_ln46 = add i32 %carrier_pos_1_load, i32 1" [receiver.cpp:46]   --->   Operation 441 'add' 'add_ln46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (2.55ns)   --->   "%icmp_ln47 = icmp_sgt  i32 %add_ln46, i32 22" [receiver.cpp:47]   --->   Operation 442 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.69ns)   --->   "%select_ln47 = select i1 %icmp_ln47, i32 0, i32 %add_ln46" [receiver.cpp:47]   --->   Operation 443 'select' 'select_ln47' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%store_ln47 = store i32 %select_ln47, i32 %carrier_pos_1" [receiver.cpp:47]   --->   Operation 444 'store' 'store_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_52_1, i18 %samples_I_1, i18 %samples_I_2, i18 %samples_I_3, i18 %samples_I_4, i18 %samples_I_5, i18 %samples_I_6, i18 %samples_I_7, i18 %samples_I_8, i18 %samples_I_9, i18 %samples_I_10, i18 %samples_I_11, i18 %samples_I_0, i18 %samples_Q_11, i18 %samples_Q_1, i18 %samples_Q_0, i18 %samples_Q_2, i18 %samples_Q_3, i18 %samples_Q_4, i18 %samples_Q_5, i18 %samples_Q_6, i18 %samples_Q_7, i18 %samples_Q_8, i18 %samples_Q_9, i18 %samples_Q_10, i18 %samples_I_12, i18 %samples_I_13, i18 %samples_I_14, i18 %samples_I_15, i18 %samples_I_16, i18 %samples_I_17, i18 %samples_I_18, i18 %samples_I_19, i18 %samples_I_20, i18 %samples_I_21, i18 %samples_I_22, i18 %samples_I_23, i18 %samples_I_24, i18 %samples_I_25, i18 %samples_I_26, i18 %samples_I_27, i18 %samples_I_28, i18 %samples_I_29, i18 %samples_I_30, i18 %samples_I_31, i18 %samples_Q_12, i18 %samples_Q_13, i18 %samples_Q_14, i18 %samples_Q_15, i18 %samples_Q_16, i18 %samples_Q_17, i18 %samples_Q_18, i18 %samples_Q_19, i18 %samples_Q_20, i18 %samples_Q_21, i18 %samples_Q_22, i18 %samples_Q_23, i18 %samples_Q_24, i18 %samples_Q_25, i18 %samples_Q_26, i18 %samples_Q_27, i18 %samples_Q_28, i18 %samples_Q_29, i18 %samples_Q_30, i18 %samples_Q_31"   --->   Operation 445 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 446 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_63_2, i18 %delay_line_I_7, i18 %delay_line_I_6, i18 %delay_line_I_5, i18 %delay_line_I_4, i18 %delay_line_I_3, i18 %delay_line_I_2, i18 %delay_line_I_1, i18 %delay_line_I_0, i18 %delay_line_Q_7, i18 %delay_line_Q_6, i18 %delay_line_Q_5, i18 %delay_line_Q_4, i18 %delay_line_Q_3, i18 %delay_line_Q_2, i18 %delay_line_Q_1, i18 %delay_line_Q_0"   --->   Operation 446 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%filt_I_addr = getelementptr i17 %filt_I, i64 0, i64 0" [receiver.cpp:71]   --->   Operation 447 'getelementptr' 'filt_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (2.32ns)   --->   "%store_ln71 = store i17 0, i5 %filt_I_addr" [receiver.cpp:71]   --->   Operation 448 'store' 'store_ln71' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%filt_Q_addr = getelementptr i17 %filt_Q, i64 0, i64 0" [receiver.cpp:72]   --->   Operation 449 'getelementptr' 'filt_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (2.32ns)   --->   "%store_ln72 = store i17 0, i5 %filt_Q_addr" [receiver.cpp:72]   --->   Operation 450 'store' 'store_ln72' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%filt_1_I_addr = getelementptr i18 %filt_1_I, i64 0, i64 0" [receiver.cpp:80]   --->   Operation 451 'getelementptr' 'filt_1_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (2.32ns)   --->   "%store_ln80 = store i18 0, i4 %filt_1_I_addr" [receiver.cpp:80]   --->   Operation 452 'store' 'store_ln80' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%filt_1_Q_addr = getelementptr i18 %filt_1_Q, i64 0, i64 0" [receiver.cpp:81]   --->   Operation 453 'getelementptr' 'filt_1_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (2.32ns)   --->   "%store_ln81 = store i18 0, i4 %filt_1_Q_addr" [receiver.cpp:81]   --->   Operation 454 'store' 'store_ln81' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%filt_2_I_addr = getelementptr i18 %filt_2_I, i64 0, i64 0" [receiver.cpp:91]   --->   Operation 455 'getelementptr' 'filt_2_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (2.32ns)   --->   "%store_ln91 = store i18 0, i3 %filt_2_I_addr" [receiver.cpp:91]   --->   Operation 456 'store' 'store_ln91' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%filt_2_Q_addr = getelementptr i18 %filt_2_Q, i64 0, i64 0" [receiver.cpp:92]   --->   Operation 457 'getelementptr' 'filt_2_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (2.32ns)   --->   "%store_ln92 = store i18 0, i3 %filt_2_Q_addr" [receiver.cpp:92]   --->   Operation 458 'store' 'store_ln92' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%filt_3_I_addr = getelementptr i18 %filt_3_I, i64 0, i64 0" [receiver.cpp:100]   --->   Operation 459 'getelementptr' 'filt_3_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (2.32ns)   --->   "%store_ln100 = store i18 0, i5 %filt_3_I_addr" [receiver.cpp:100]   --->   Operation 460 'store' 'store_ln100' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 24> <RAM>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%filt_3_Q_addr = getelementptr i18 %filt_3_Q, i64 0, i64 0" [receiver.cpp:101]   --->   Operation 461 'getelementptr' 'filt_3_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (2.32ns)   --->   "%store_ln101 = store i18 0, i5 %filt_3_Q_addr" [receiver.cpp:101]   --->   Operation 462 'store' 'store_ln101' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 24> <RAM>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%filt_4_I_addr = getelementptr i18 %filt_4_I, i64 0, i64 0" [receiver.cpp:106]   --->   Operation 463 'getelementptr' 'filt_4_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (2.32ns)   --->   "%store_ln106 = store i18 0, i4 %filt_4_I_addr" [receiver.cpp:106]   --->   Operation 464 'store' 'store_ln106' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%filt_4_Q_addr = getelementptr i18 %filt_4_Q, i64 0, i64 0" [receiver.cpp:107]   --->   Operation 465 'getelementptr' 'filt_4_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (2.32ns)   --->   "%store_ln107 = store i18 0, i4 %filt_4_Q_addr" [receiver.cpp:107]   --->   Operation 466 'store' 'store_ln107' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%filt_5_I_addr = getelementptr i18 %filt_5_I, i64 0, i64 0" [receiver.cpp:112]   --->   Operation 467 'getelementptr' 'filt_5_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (2.32ns)   --->   "%store_ln112 = store i18 0, i3 %filt_5_I_addr" [receiver.cpp:112]   --->   Operation 468 'store' 'store_ln112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%filt_5_Q_addr = getelementptr i18 %filt_5_Q, i64 0, i64 0" [receiver.cpp:113]   --->   Operation 469 'getelementptr' 'filt_5_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (2.32ns)   --->   "%store_ln113 = store i18 0, i3 %filt_5_Q_addr" [receiver.cpp:113]   --->   Operation 470 'store' 'store_ln113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 471 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_132_10, i18 %matched_I_1, i18 %matched_I_2, i18 %matched_I_3, i18 %matched_I_4, i18 %matched_I_5, i18 %matched_I_6, i18 %matched_I_7, i18 %matched_I_8, i18 %matched_I_9, i18 %matched_I_10, i18 %matched_I_11, i18 %matched_I_0, i18 %matched_Q_11, i18 %matched_Q_1, i18 %matched_Q_0, i18 %matched_Q_2, i18 %matched_Q_3, i18 %matched_Q_4, i18 %matched_Q_5, i18 %matched_Q_6, i18 %matched_Q_7, i18 %matched_Q_8, i18 %matched_Q_9, i18 %matched_Q_10, i18 %matched_I_12, i18 %matched_I_13, i18 %matched_I_14, i18 %matched_I_15, i18 %matched_I_16, i18 %matched_I_17, i18 %matched_I_18, i18 %matched_I_19, i18 %matched_I_20, i18 %matched_I_21, i18 %matched_I_22, i18 %matched_I_23, i18 %matched_I_24, i18 %matched_I_25, i18 %matched_I_26, i18 %matched_I_27, i18 %matched_I_28, i18 %matched_I_29, i18 %matched_I_30, i18 %matched_I_31, i18 %matched_Q_12, i18 %matched_Q_13, i18 %matched_Q_14, i18 %matched_Q_15, i18 %matched_Q_16, i18 %matched_Q_17, i18 %matched_Q_18, i18 %matched_Q_19, i18 %matched_Q_20, i18 %matched_Q_21, i18 %matched_Q_22, i18 %matched_Q_23, i18 %matched_Q_24, i18 %matched_Q_25, i18 %matched_Q_26, i18 %matched_Q_27, i18 %matched_Q_28, i18 %matched_Q_29, i18 %matched_Q_30, i18 %matched_Q_31"   --->   Operation 471 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%arr_I_addr = getelementptr i18 %arr_I, i64 0, i64 0" [receiver.cpp:145]   --->   Operation 472 'getelementptr' 'arr_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (2.32ns)   --->   "%store_ln145 = store i18 0, i6 %arr_I_addr" [receiver.cpp:145]   --->   Operation 473 'store' 'store_ln145' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%arr_Q_addr = getelementptr i18 %arr_Q, i64 0, i64 0" [receiver.cpp:146]   --->   Operation 474 'getelementptr' 'arr_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (2.32ns)   --->   "%store_ln146 = store i18 0, i6 %arr_Q_addr" [receiver.cpp:146]   --->   Operation 475 'store' 'store_ln146' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%arr_1_I_addr = getelementptr i18 %arr_1_I, i64 0, i64 0" [receiver.cpp:156]   --->   Operation 476 'getelementptr' 'arr_1_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (2.32ns)   --->   "%store_ln156 = store i18 0, i6 %arr_1_I_addr" [receiver.cpp:156]   --->   Operation 477 'store' 'store_ln156' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%arr_1_Q_addr = getelementptr i18 %arr_1_Q, i64 0, i64 0" [receiver.cpp:157]   --->   Operation 478 'getelementptr' 'arr_1_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (2.32ns)   --->   "%store_ln157 = store i18 0, i6 %arr_1_Q_addr" [receiver.cpp:157]   --->   Operation 479 'store' 'store_ln157' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%arr_2_I_addr = getelementptr i25 %arr_2_I, i64 0, i64 0" [receiver.cpp:166]   --->   Operation 480 'getelementptr' 'arr_2_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (2.32ns)   --->   "%store_ln166 = store i25 0, i5 %arr_2_I_addr" [receiver.cpp:166]   --->   Operation 481 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%arr_2_Q_addr = getelementptr i25 %arr_2_Q, i64 0, i64 0" [receiver.cpp:167]   --->   Operation 482 'getelementptr' 'arr_2_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (2.32ns)   --->   "%store_ln167 = store i25 0, i5 %arr_2_Q_addr" [receiver.cpp:167]   --->   Operation 483 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 18> <RAM>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%arr_3_I_addr = getelementptr i26 %arr_3_I, i64 0, i64 0" [receiver.cpp:176]   --->   Operation 484 'getelementptr' 'arr_3_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (2.32ns)   --->   "%store_ln176 = store i26 0, i6 %arr_3_I_addr" [receiver.cpp:176]   --->   Operation 485 'store' 'store_ln176' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%arr_3_Q_addr = getelementptr i26 %arr_3_Q, i64 0, i64 0" [receiver.cpp:177]   --->   Operation 486 'getelementptr' 'arr_3_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (2.32ns)   --->   "%store_ln177 = store i26 0, i6 %arr_3_Q_addr" [receiver.cpp:177]   --->   Operation 487 'store' 'store_ln177' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%arr_4_I_addr = getelementptr i27 %arr_4_I, i64 0, i64 0" [receiver.cpp:186]   --->   Operation 488 'getelementptr' 'arr_4_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (2.32ns)   --->   "%store_ln186 = store i27 0, i5 %arr_4_I_addr" [receiver.cpp:186]   --->   Operation 489 'store' 'store_ln186' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%arr_4_Q_addr = getelementptr i27 %arr_4_Q, i64 0, i64 0" [receiver.cpp:187]   --->   Operation 490 'getelementptr' 'arr_4_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (2.32ns)   --->   "%store_ln187 = store i27 0, i5 %arr_4_Q_addr" [receiver.cpp:187]   --->   Operation 491 'store' 'store_ln187' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%arr_5_I_addr = getelementptr i28 %arr_5_I, i64 0, i64 0" [receiver.cpp:196]   --->   Operation 492 'getelementptr' 'arr_5_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (2.32ns)   --->   "%store_ln196 = store i28 0, i5 %arr_5_I_addr" [receiver.cpp:196]   --->   Operation 493 'store' 'store_ln196' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%arr_5_Q_addr = getelementptr i28 %arr_5_Q, i64 0, i64 0" [receiver.cpp:197]   --->   Operation 494 'getelementptr' 'arr_5_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (2.32ns)   --->   "%store_ln197 = store i28 0, i5 %arr_5_Q_addr" [receiver.cpp:197]   --->   Operation 495 'store' 'store_ln197' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%arr_6_I_addr = getelementptr i29 %arr_6_I, i64 0, i64 0" [receiver.cpp:206]   --->   Operation 496 'getelementptr' 'arr_6_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (2.32ns)   --->   "%store_ln206 = store i29 0, i5 %arr_6_I_addr" [receiver.cpp:206]   --->   Operation 497 'store' 'store_ln206' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%arr_6_Q_addr = getelementptr i29 %arr_6_Q, i64 0, i64 0" [receiver.cpp:207]   --->   Operation 498 'getelementptr' 'arr_6_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (2.32ns)   --->   "%store_ln207 = store i29 0, i5 %arr_6_Q_addr" [receiver.cpp:207]   --->   Operation 499 'store' 'store_ln207' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%arr_7_I_addr = getelementptr i30 %arr_7_I, i64 0, i64 0" [receiver.cpp:216]   --->   Operation 500 'getelementptr' 'arr_7_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (2.32ns)   --->   "%store_ln216 = store i30 0, i5 %arr_7_I_addr" [receiver.cpp:216]   --->   Operation 501 'store' 'store_ln216' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%arr_7_Q_addr = getelementptr i30 %arr_7_Q, i64 0, i64 0" [receiver.cpp:217]   --->   Operation 502 'getelementptr' 'arr_7_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (2.32ns)   --->   "%store_ln217 = store i30 0, i5 %arr_7_Q_addr" [receiver.cpp:217]   --->   Operation 503 'store' 'store_ln217' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%arr_8_I_addr = getelementptr i31 %arr_8_I, i64 0, i64 0" [receiver.cpp:225]   --->   Operation 504 'getelementptr' 'arr_8_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (2.32ns)   --->   "%store_ln225 = store i31 0, i3 %arr_8_I_addr" [receiver.cpp:225]   --->   Operation 505 'store' 'store_ln225' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%arr_8_Q_addr = getelementptr i31 %arr_8_Q, i64 0, i64 0" [receiver.cpp:226]   --->   Operation 506 'getelementptr' 'arr_8_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (2.32ns)   --->   "%store_ln226 = store i31 0, i3 %arr_8_Q_addr" [receiver.cpp:226]   --->   Operation 507 'store' 'store_ln226' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 508 [1/2] (2.32ns)   --->   "%cos_coefficients_table_load = load i5 %cos_coefficients_table_addr" [receiver.cpp:44]   --->   Operation 508 'load' 'cos_coefficients_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 23> <ROM>
ST_2 : Operation 509 [1/2] (2.32ns)   --->   "%sin_coefficients_table_load = load i5 %sin_coefficients_table_addr" [receiver.cpp:45]   --->   Operation 509 'load' 'sin_coefficients_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 23> <ROM>
ST_2 : Operation 510 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_52_1, i18 %samples_I_1, i18 %samples_I_2, i18 %samples_I_3, i18 %samples_I_4, i18 %samples_I_5, i18 %samples_I_6, i18 %samples_I_7, i18 %samples_I_8, i18 %samples_I_9, i18 %samples_I_10, i18 %samples_I_11, i18 %samples_I_0, i18 %samples_Q_11, i18 %samples_Q_1, i18 %samples_Q_0, i18 %samples_Q_2, i18 %samples_Q_3, i18 %samples_Q_4, i18 %samples_Q_5, i18 %samples_Q_6, i18 %samples_Q_7, i18 %samples_Q_8, i18 %samples_Q_9, i18 %samples_Q_10, i18 %samples_I_12, i18 %samples_I_13, i18 %samples_I_14, i18 %samples_I_15, i18 %samples_I_16, i18 %samples_I_17, i18 %samples_I_18, i18 %samples_I_19, i18 %samples_I_20, i18 %samples_I_21, i18 %samples_I_22, i18 %samples_I_23, i18 %samples_I_24, i18 %samples_I_25, i18 %samples_I_26, i18 %samples_I_27, i18 %samples_I_28, i18 %samples_I_29, i18 %samples_I_30, i18 %samples_I_31, i18 %samples_Q_12, i18 %samples_Q_13, i18 %samples_Q_14, i18 %samples_Q_15, i18 %samples_Q_16, i18 %samples_Q_17, i18 %samples_Q_18, i18 %samples_Q_19, i18 %samples_Q_20, i18 %samples_Q_21, i18 %samples_Q_22, i18 %samples_Q_23, i18 %samples_Q_24, i18 %samples_Q_25, i18 %samples_Q_26, i18 %samples_Q_27, i18 %samples_Q_28, i18 %samples_Q_29, i18 %samples_Q_30, i18 %samples_Q_31"   --->   Operation 510 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 511 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_63_2, i18 %delay_line_I_7, i18 %delay_line_I_6, i18 %delay_line_I_5, i18 %delay_line_I_4, i18 %delay_line_I_3, i18 %delay_line_I_2, i18 %delay_line_I_1, i18 %delay_line_I_0, i18 %delay_line_Q_7, i18 %delay_line_Q_6, i18 %delay_line_Q_5, i18 %delay_line_Q_4, i18 %delay_line_Q_3, i18 %delay_line_Q_2, i18 %delay_line_Q_1, i18 %delay_line_Q_0"   --->   Operation 511 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 512 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_132_10, i18 %matched_I_1, i18 %matched_I_2, i18 %matched_I_3, i18 %matched_I_4, i18 %matched_I_5, i18 %matched_I_6, i18 %matched_I_7, i18 %matched_I_8, i18 %matched_I_9, i18 %matched_I_10, i18 %matched_I_11, i18 %matched_I_0, i18 %matched_Q_11, i18 %matched_Q_1, i18 %matched_Q_0, i18 %matched_Q_2, i18 %matched_Q_3, i18 %matched_Q_4, i18 %matched_Q_5, i18 %matched_Q_6, i18 %matched_Q_7, i18 %matched_Q_8, i18 %matched_Q_9, i18 %matched_Q_10, i18 %matched_I_12, i18 %matched_I_13, i18 %matched_I_14, i18 %matched_I_15, i18 %matched_I_16, i18 %matched_I_17, i18 %matched_I_18, i18 %matched_I_19, i18 %matched_I_20, i18 %matched_I_21, i18 %matched_I_22, i18 %matched_I_23, i18 %matched_I_24, i18 %matched_I_25, i18 %matched_I_26, i18 %matched_I_27, i18 %matched_I_28, i18 %matched_I_29, i18 %matched_I_30, i18 %matched_I_31, i18 %matched_Q_12, i18 %matched_Q_13, i18 %matched_Q_14, i18 %matched_Q_15, i18 %matched_Q_16, i18 %matched_Q_17, i18 %matched_Q_18, i18 %matched_Q_19, i18 %matched_Q_20, i18 %matched_Q_21, i18 %matched_Q_22, i18 %matched_Q_23, i18 %matched_Q_24, i18 %matched_Q_25, i18 %matched_Q_26, i18 %matched_Q_27, i18 %matched_Q_28, i18 %matched_Q_29, i18 %matched_Q_30, i18 %matched_Q_31"   --->   Operation 512 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.59>
ST_3 : Operation 513 [1/1] (0.00ns)   --->   "%new_sample_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %new_sample"   --->   Operation 513 'read' 'new_sample_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i18 %new_sample_read" [receiver.cpp:44]   --->   Operation 514 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i18 %cos_coefficients_table_load" [receiver.cpp:44]   --->   Operation 515 'sext' 'sext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 516 [1/1] (5.59ns)   --->   "%mul_ln44 = mul i34 %sext_ln44_1, i34 %sext_ln44" [receiver.cpp:44]   --->   Operation 516 'mul' 'mul_ln44' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 517 [1/1] (0.00ns)   --->   "%new_sample_I = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln44, i32 16, i32 33" [receiver.cpp:44]   --->   Operation 517 'partselect' 'new_sample_I' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i17 %sin_coefficients_table_load" [receiver.cpp:45]   --->   Operation 518 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 519 [1/1] (5.59ns)   --->   "%mul_ln45 = mul i34 %sext_ln45, i34 %sext_ln44" [receiver.cpp:45]   --->   Operation 519 'mul' 'mul_ln45' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (0.00ns)   --->   "%new_sample_Q = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln45, i32 16, i32 33" [receiver.cpp:45]   --->   Operation 520 'partselect' 'new_sample_Q' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 521 [1/1] (3.25ns)   --->   "%store_ln57 = store i18 %new_sample_I, i18 240" [receiver.cpp:57]   --->   Operation 521 'store' 'store_ln57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 522 [1/1] (3.25ns)   --->   "%store_ln58 = store i18 %new_sample_Q, i18 240" [receiver.cpp:58]   --->   Operation 522 'store' 'store_ln58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_4 : Operation 523 [1/1] (2.32ns)   --->   "%store_ln68 = store i18 %new_sample_I, i18 0" [receiver.cpp:68]   --->   Operation 523 'store' 'store_ln68' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_4 : Operation 524 [1/1] (2.32ns)   --->   "%store_ln69 = store i18 %new_sample_Q, i18 0" [receiver.cpp:69]   --->   Operation 524 'store' 'store_ln69' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 525 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_75_3, i17 %filt_I, i17 %filt_Q, i17 %filt_I_1, i17 %filt_Q_1, i17 %filt_I_2, i17 %filt_Q_2, i17 %filt_I_3, i17 %filt_Q_3, i17 %filt_I_4, i17 %filt_Q_4, i17 %filt_I_5, i17 %filt_Q_5, i17 %filt_I_6, i17 %filt_Q_6, i17 %filt_I_7, i17 %filt_Q_7, i18 %delay_line_I_0, i15 %h, i18 %delay_line_Q_0, i18 %delay_line_I_1, i18 %delay_line_I_2, i18 %delay_line_I_3, i18 %delay_line_I_4, i18 %delay_line_I_5, i18 %delay_line_I_6, i18 %delay_line_I_7, i18 %delay_line_Q_1, i18 %delay_line_Q_2, i18 %delay_line_Q_3, i18 %delay_line_Q_4, i18 %delay_line_Q_5, i18 %delay_line_Q_6, i18 %delay_line_Q_7"   --->   Operation 525 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 526 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_75_3, i17 %filt_I, i17 %filt_Q, i17 %filt_I_1, i17 %filt_Q_1, i17 %filt_I_2, i17 %filt_Q_2, i17 %filt_I_3, i17 %filt_Q_3, i17 %filt_I_4, i17 %filt_Q_4, i17 %filt_I_5, i17 %filt_Q_5, i17 %filt_I_6, i17 %filt_Q_6, i17 %filt_I_7, i17 %filt_Q_7, i18 %delay_line_I_0, i15 %h, i18 %delay_line_Q_0, i18 %delay_line_I_1, i18 %delay_line_I_2, i18 %delay_line_I_3, i18 %delay_line_I_4, i18 %delay_line_I_5, i18 %delay_line_I_6, i18 %delay_line_I_7, i18 %delay_line_Q_1, i18 %delay_line_Q_2, i18 %delay_line_Q_3, i18 %delay_line_Q_4, i18 %delay_line_Q_5, i18 %delay_line_Q_6, i18 %delay_line_Q_7"   --->   Operation 526 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 527 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_84_4, i17 %filt_I, i17 %filt_I_1, i18 %filt_1_I, i17 %filt_Q, i17 %filt_Q_1, i18 %filt_1_Q, i17 %filt_I_2, i17 %filt_I_3, i18 %filt_1_I_1, i17 %filt_Q_2, i17 %filt_Q_3, i18 %filt_1_Q_1, i17 %filt_I_4, i17 %filt_I_5, i18 %filt_1_I_2, i17 %filt_Q_4, i17 %filt_Q_5, i18 %filt_1_Q_2, i17 %filt_I_6, i17 %filt_I_7, i18 %filt_1_I_3, i17 %filt_Q_6, i17 %filt_Q_7, i18 %filt_1_Q_3, i18 %filt_1_I_4, i18 %filt_1_Q_4, i18 %filt_1_I_5, i18 %filt_1_Q_5, i18 %filt_1_I_6, i18 %filt_1_Q_6, i18 %filt_1_I_7, i18 %filt_1_Q_7"   --->   Operation 527 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 528 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_84_4, i17 %filt_I, i17 %filt_I_1, i18 %filt_1_I, i17 %filt_Q, i17 %filt_Q_1, i18 %filt_1_Q, i17 %filt_I_2, i17 %filt_I_3, i18 %filt_1_I_1, i17 %filt_Q_2, i17 %filt_Q_3, i18 %filt_1_Q_1, i17 %filt_I_4, i17 %filt_I_5, i18 %filt_1_I_2, i17 %filt_Q_4, i17 %filt_Q_5, i18 %filt_1_Q_2, i17 %filt_I_6, i17 %filt_I_7, i18 %filt_1_I_3, i17 %filt_Q_6, i17 %filt_Q_7, i18 %filt_1_Q_3, i18 %filt_1_I_4, i18 %filt_1_Q_4, i18 %filt_1_I_5, i18 %filt_1_Q_5, i18 %filt_1_I_6, i18 %filt_1_Q_6, i18 %filt_1_I_7, i18 %filt_1_Q_7"   --->   Operation 528 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 529 [1/1] (0.00ns)   --->   "%filt_1_I_7_addr_1 = getelementptr i18 %filt_1_I_7, i64 0, i64 11" [receiver.cpp:89]   --->   Operation 529 'getelementptr' 'filt_1_I_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 530 [2/2] (2.32ns)   --->   "%filt_1_I_7_load = load i4 %filt_1_I_7_addr_1" [receiver.cpp:89]   --->   Operation 530 'load' 'filt_1_I_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_9 : Operation 531 [1/1] (0.00ns)   --->   "%filt_I_addr_2 = getelementptr i17 %filt_I, i64 0, i64 24" [receiver.cpp:89]   --->   Operation 531 'getelementptr' 'filt_I_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 532 [2/2] (2.32ns)   --->   "%filt_I_load = load i5 %filt_I_addr_2" [receiver.cpp:89]   --->   Operation 532 'load' 'filt_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_9 : Operation 533 [1/1] (0.00ns)   --->   "%filt_1_Q_7_addr_1 = getelementptr i18 %filt_1_Q_7, i64 0, i64 11" [receiver.cpp:90]   --->   Operation 533 'getelementptr' 'filt_1_Q_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 534 [1/1] (0.00ns)   --->   "%filt_Q_addr_2 = getelementptr i17 %filt_Q, i64 0, i64 24" [receiver.cpp:90]   --->   Operation 534 'getelementptr' 'filt_Q_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 535 [2/2] (2.32ns)   --->   "%filt_Q_load = load i5 %filt_Q_addr_2" [receiver.cpp:90]   --->   Operation 535 'load' 'filt_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_9 : Operation 536 [2/2] (2.32ns)   --->   "%filt_1_Q_7_load = load i4 %filt_1_Q_7_addr_1" [receiver.cpp:90]   --->   Operation 536 'load' 'filt_1_Q_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 6.78>
ST_10 : Operation 537 [1/2] (2.32ns)   --->   "%filt_1_I_7_load = load i4 %filt_1_I_7_addr_1" [receiver.cpp:89]   --->   Operation 537 'load' 'filt_1_I_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_10 : Operation 538 [1/2] (2.32ns)   --->   "%filt_I_load = load i5 %filt_I_addr_2" [receiver.cpp:89]   --->   Operation 538 'load' 'filt_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_10 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i17 %filt_I_load" [receiver.cpp:89]   --->   Operation 539 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 540 [1/1] (2.13ns)   --->   "%add_ln89 = add i18 %sext_ln89, i18 %filt_1_I_7_load" [receiver.cpp:89]   --->   Operation 540 'add' 'add_ln89' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 541 [1/1] (2.32ns)   --->   "%store_ln89 = store i18 %add_ln89, i4 %filt_1_I_7_addr_1" [receiver.cpp:89]   --->   Operation 541 'store' 'store_ln89' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_10 : Operation 542 [1/2] (2.32ns)   --->   "%filt_Q_load = load i5 %filt_Q_addr_2" [receiver.cpp:90]   --->   Operation 542 'load' 'filt_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 25> <RAM>
ST_10 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i17 %filt_Q_load" [receiver.cpp:91]   --->   Operation 543 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 544 [1/2] (2.32ns)   --->   "%filt_1_Q_7_load = load i4 %filt_1_Q_7_addr_1" [receiver.cpp:90]   --->   Operation 544 'load' 'filt_1_Q_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_10 : Operation 545 [1/1] (2.13ns)   --->   "%add_ln90 = add i18 %filt_1_Q_7_load, i18 %sext_ln91" [receiver.cpp:90]   --->   Operation 545 'add' 'add_ln90' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 546 [1/1] (2.32ns)   --->   "%store_ln90 = store i18 %add_ln90, i4 %filt_1_Q_7_addr_1" [receiver.cpp:90]   --->   Operation 546 'store' 'store_ln90' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 547 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_95_5, i18 %filt_1_I, i18 %filt_1_I_1, i18 %filt_2_I, i18 %filt_1_Q, i18 %filt_1_Q_1, i18 %filt_2_Q, i18 %filt_1_I_2, i18 %filt_1_I_3, i18 %filt_2_I_1, i18 %filt_1_Q_2, i18 %filt_1_Q_3, i18 %filt_2_Q_1, i18 %filt_1_I_4, i18 %filt_1_I_5, i18 %filt_2_I_2, i18 %filt_1_Q_4, i18 %filt_1_Q_5, i18 %filt_2_Q_2, i18 %filt_1_I_6, i18 %filt_1_I_7, i18 %filt_2_I_3, i18 %filt_1_Q_6, i18 %filt_1_Q_7, i18 %filt_2_Q_3, i18 %filt_2_I_4, i18 %filt_2_Q_4, i18 %filt_2_I_5, i18 %filt_2_Q_5, i18 %filt_2_I_6, i18 %filt_2_Q_6, i18 %filt_2_I_7, i18 %filt_2_Q_7"   --->   Operation 547 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 548 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_95_5, i18 %filt_1_I, i18 %filt_1_I_1, i18 %filt_2_I, i18 %filt_1_Q, i18 %filt_1_Q_1, i18 %filt_2_Q, i18 %filt_1_I_2, i18 %filt_1_I_3, i18 %filt_2_I_1, i18 %filt_1_Q_2, i18 %filt_1_Q_3, i18 %filt_2_Q_1, i18 %filt_1_I_4, i18 %filt_1_I_5, i18 %filt_2_I_2, i18 %filt_1_Q_4, i18 %filt_1_Q_5, i18 %filt_2_Q_2, i18 %filt_1_I_6, i18 %filt_1_I_7, i18 %filt_2_I_3, i18 %filt_1_Q_6, i18 %filt_1_Q_7, i18 %filt_2_Q_3, i18 %filt_2_I_4, i18 %filt_2_Q_4, i18 %filt_2_I_5, i18 %filt_2_Q_5, i18 %filt_2_I_6, i18 %filt_2_Q_6, i18 %filt_2_I_7, i18 %filt_2_Q_7"   --->   Operation 548 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 549 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_102_6, i18 %filt_2_I, i18 %filt_2_I_2, i18 %filt_2_I_4, i18 %filt_2_I_6, i18 %filt_2_I_1, i18 %filt_2_I_3, i18 %filt_2_I_5, i18 %filt_2_I_7, i18 %filt_3_I, i18 %filt_2_Q, i18 %filt_2_Q_2, i18 %filt_2_Q_4, i18 %filt_2_Q_6, i18 %filt_2_Q_1, i18 %filt_2_Q_3, i18 %filt_2_Q_5, i18 %filt_2_Q_7, i18 %filt_3_Q"   --->   Operation 549 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 550 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_102_6, i18 %filt_2_I, i18 %filt_2_I_2, i18 %filt_2_I_4, i18 %filt_2_I_6, i18 %filt_2_I_1, i18 %filt_2_I_3, i18 %filt_2_I_5, i18 %filt_2_I_7, i18 %filt_3_I, i18 %filt_2_Q, i18 %filt_2_Q_2, i18 %filt_2_Q_4, i18 %filt_2_Q_6, i18 %filt_2_Q_1, i18 %filt_2_Q_3, i18 %filt_2_Q_5, i18 %filt_2_Q_7, i18 %filt_3_Q"   --->   Operation 550 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 551 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_108_7, i18 %filt_3_I, i18 %filt_4_I, i18 %filt_3_Q, i18 %filt_4_Q"   --->   Operation 551 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 552 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_108_7, i18 %filt_3_I, i18 %filt_4_I, i18 %filt_3_Q, i18 %filt_4_Q"   --->   Operation 552 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 553 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_114_8, i18 %filt_4_I, i18 %filt_5_I, i18 %filt_4_Q, i18 %filt_5_Q"   --->   Operation 553 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 554 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_114_8, i18 %filt_4_I, i18 %filt_5_I, i18 %filt_4_Q, i18 %filt_5_Q"   --->   Operation 554 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 555 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_120_9, i18 %filt_5_Q, i18 %filt_5_I, i18 %filt_6_Q_2_0119_loc, i18 %filt_6_Q_1_0118_loc, i18 %filt_6_Q_0_0_loc, i18 %filt_6_I_2_0117_loc, i18 %filt_6_I_1_0116_loc, i18 %filt_6_I_0_0_loc"   --->   Operation 555 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.23>
ST_20 : Operation 556 [1/2] (3.23ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_120_9, i18 %filt_5_Q, i18 %filt_5_I, i18 %filt_6_Q_2_0119_loc, i18 %filt_6_Q_1_0118_loc, i18 %filt_6_Q_0_0_loc, i18 %filt_6_I_2_0117_loc, i18 %filt_6_I_1_0116_loc, i18 %filt_6_I_0_0_loc"   --->   Operation 556 'call' 'call_ln0' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.21>
ST_21 : Operation 557 [1/1] (0.00ns)   --->   "%filt_6_Q_2_0119_loc_load = load i18 %filt_6_Q_2_0119_loc"   --->   Operation 557 'load' 'filt_6_Q_2_0119_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 558 [1/1] (0.00ns)   --->   "%filt_6_Q_1_0118_loc_load = load i18 %filt_6_Q_1_0118_loc"   --->   Operation 558 'load' 'filt_6_Q_1_0118_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 559 [1/1] (0.00ns)   --->   "%filt_6_Q_0_0_loc_load = load i18 %filt_6_Q_0_0_loc"   --->   Operation 559 'load' 'filt_6_Q_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 560 [1/1] (0.00ns)   --->   "%filt_6_I_2_0117_loc_load = load i18 %filt_6_I_2_0117_loc"   --->   Operation 560 'load' 'filt_6_I_2_0117_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 561 [1/1] (0.00ns)   --->   "%filt_6_I_1_0116_loc_load = load i18 %filt_6_I_1_0116_loc"   --->   Operation 561 'load' 'filt_6_I_1_0116_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 562 [1/1] (0.00ns)   --->   "%filt_6_I_0_0_loc_load = load i18 %filt_6_I_0_0_loc"   --->   Operation 562 'load' 'filt_6_I_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124 = add i18 %filt_6_I_0_0_loc_load, i18 %filt_6_I_2_0117_loc_load" [receiver.cpp:124]   --->   Operation 563 'add' 'add_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 564 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%accum_I = add i18 %add_ln124, i18 %filt_6_I_1_0116_loc_load" [receiver.cpp:124]   --->   Operation 564 'add' 'accum_I' <Predicate = true> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125 = add i18 %filt_6_Q_0_0_loc_load, i18 %filt_6_Q_2_0119_loc_load" [receiver.cpp:125]   --->   Operation 565 'add' 'add_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 566 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%accum_Q = add i18 %add_ln125, i18 %filt_6_Q_1_0118_loc_load" [receiver.cpp:125]   --->   Operation 566 'add' 'accum_Q' <Predicate = true> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 567 [1/1] (3.25ns)   --->   "%store_ln137 = store i18 %accum_I, i18 240" [receiver.cpp:137]   --->   Operation 567 'store' 'store_ln137' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>
ST_21 : Operation 568 [1/1] (3.25ns)   --->   "%store_ln138 = store i18 %accum_Q, i18 240" [receiver.cpp:138]   --->   Operation 568 'store' 'store_ln138' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 241> <RAM>

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 569 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_149_11, i18 %arr_I, i18 %arr_Q, i18 %arr_I_1, i18 %arr_Q_1, i18 %arr_I_2, i18 %arr_Q_2, i18 %arr_I_3, i18 %arr_Q_3, i18 %arr_I_4, i18 %arr_Q_4, i18 %arr_I_5, i18 %arr_Q_5, i18 %arr_I_6, i18 %arr_Q_6, i18 %arr_I_7, i18 %arr_Q_7, i18 %arr_I_8, i18 %arr_Q_8, i18 %arr_I_9, i18 %arr_Q_9, i18 %arr_I_10, i18 %arr_Q_10, i18 %arr_I_11, i18 %arr_Q_11, i18 %arr_I_12, i18 %arr_Q_12, i18 %arr_I_13, i18 %arr_Q_13, i18 %arr_I_14, i18 %arr_Q_14, i18 %arr_I_15, i18 %arr_Q_15, i18 %arr_I_16, i18 %arr_Q_16, i18 %arr_I_17, i18 %arr_Q_17, i18 %arr_I_18, i18 %arr_Q_18, i18 %arr_I_19, i18 %arr_Q_19, i18 %arr_I_20, i18 %arr_Q_20, i18 %arr_I_21, i18 %arr_Q_21, i18 %arr_I_22, i18 %arr_Q_22, i18 %arr_I_23, i18 %arr_Q_23, i18 %arr_I_24, i18 %arr_Q_24, i18 %arr_I_25, i18 %arr_Q_25, i18 %arr_I_26, i18 %arr_Q_26, i18 %arr_I_27, i18 %arr_Q_27, i18 %arr_I_28, i18 %arr_Q_28, i18 %arr_I_29, i18 %arr_Q_29, i18 %arr_I_30, i18 %arr_Q_30, i18 %arr_I_31, i18 %arr_Q_31, i18 %arr_I_32, i18 %arr_Q_32, i18 %arr_I_33, i18 %arr_Q_33, i18 %arr_I_34, i18 %arr_Q_34, i18 %arr_I_35, i18 %arr_Q_35, i18 %arr_I_36, i18 %arr_Q_36, i18 %arr_I_37, i18 %arr_Q_37, i18 %arr_I_38, i18 %arr_Q_38, i18 %arr_I_39, i18 %arr_Q_39, i18 %arr_I_40, i18 %arr_Q_40, i18 %arr_I_41, i18 %arr_Q_41, i18 %arr_I_42, i18 %arr_Q_42, i18 %arr_I_43, i18 %arr_Q_43, i18 %arr_I_44, i18 %arr_Q_44, i18 %arr_I_45, i18 %arr_Q_45, i18 %arr_I_46, i18 %arr_Q_46, i18 %arr_I_47, i18 %arr_Q_47, i18 %arr_I_48, i18 %arr_Q_48, i18 %arr_I_49, i18 %arr_Q_49, i18 %arr_I_50, i18 %arr_Q_50, i18 %arr_I_51, i18 %arr_Q_51, i18 %arr_I_52, i18 %arr_Q_52, i18 %arr_I_53, i18 %arr_Q_53, i18 %arr_I_54, i18 %arr_Q_54, i18 %arr_I_55, i18 %arr_Q_55, i18 %arr_I_56, i18 %arr_Q_56, i18 %arr_I_57, i18 %arr_Q_57, i18 %arr_I_58, i18 %arr_Q_58, i18 %arr_I_59, i18 %arr_Q_59, i18 %arr_I_60, i18 %arr_Q_60, i18 %arr_I_61, i18 %arr_Q_61, i18 %arr_I_62, i18 %arr_Q_62, i18 %arr_I_63, i18 %arr_Q_63, i18 %matched_I_12, i16 %preamble_upsampled, i18 %matched_Q_12, i18 %matched_I_13, i18 %matched_Q_13, i18 %matched_I_14, i18 %matched_Q_14, i18 %matched_I_15, i18 %matched_Q_15, i18 %matched_I_16, i18 %matched_Q_16, i18 %matched_I_17, i18 %matched_Q_17, i18 %matched_I_18, i18 %matched_Q_18, i18 %matched_I_19, i18 %matched_Q_19, i18 %matched_I_20, i18 %matched_Q_20, i18 %matched_I_21, i18 %matched_Q_21, i18 %matched_I_22, i18 %matched_Q_22, i18 %matched_I_23, i18 %matched_Q_23, i18 %matched_I_24, i18 %matched_Q_24, i18 %matched_I_25, i18 %matched_Q_25, i18 %matched_I_26, i18 %matched_Q_26, i18 %matched_I_27, i18 %matched_Q_27, i18 %matched_I_28, i18 %matched_Q_28, i18 %matched_I_29, i18 %matched_Q_29, i18 %matched_I_30, i18 %matched_Q_30, i18 %matched_I_31, i18 %matched_Q_31, i18 %matched_I_0, i18 %matched_Q_0, i18 %matched_I_1, i18 %matched_Q_1, i18 %matched_I_2, i18 %matched_Q_2, i18 %matched_I_3, i18 %matched_Q_3, i18 %matched_I_4, i18 %matched_Q_4, i18 %matched_I_5, i18 %matched_Q_5, i18 %matched_I_6, i18 %matched_Q_6, i18 %matched_I_7, i18 %matched_Q_7, i18 %matched_I_8, i18 %matched_Q_8, i18 %matched_I_9, i18 %matched_Q_9, i18 %matched_I_10, i18 %matched_Q_10, i18 %matched_I_11, i18 %matched_Q_11"   --->   Operation 569 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 570 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_149_11, i18 %arr_I, i18 %arr_Q, i18 %arr_I_1, i18 %arr_Q_1, i18 %arr_I_2, i18 %arr_Q_2, i18 %arr_I_3, i18 %arr_Q_3, i18 %arr_I_4, i18 %arr_Q_4, i18 %arr_I_5, i18 %arr_Q_5, i18 %arr_I_6, i18 %arr_Q_6, i18 %arr_I_7, i18 %arr_Q_7, i18 %arr_I_8, i18 %arr_Q_8, i18 %arr_I_9, i18 %arr_Q_9, i18 %arr_I_10, i18 %arr_Q_10, i18 %arr_I_11, i18 %arr_Q_11, i18 %arr_I_12, i18 %arr_Q_12, i18 %arr_I_13, i18 %arr_Q_13, i18 %arr_I_14, i18 %arr_Q_14, i18 %arr_I_15, i18 %arr_Q_15, i18 %arr_I_16, i18 %arr_Q_16, i18 %arr_I_17, i18 %arr_Q_17, i18 %arr_I_18, i18 %arr_Q_18, i18 %arr_I_19, i18 %arr_Q_19, i18 %arr_I_20, i18 %arr_Q_20, i18 %arr_I_21, i18 %arr_Q_21, i18 %arr_I_22, i18 %arr_Q_22, i18 %arr_I_23, i18 %arr_Q_23, i18 %arr_I_24, i18 %arr_Q_24, i18 %arr_I_25, i18 %arr_Q_25, i18 %arr_I_26, i18 %arr_Q_26, i18 %arr_I_27, i18 %arr_Q_27, i18 %arr_I_28, i18 %arr_Q_28, i18 %arr_I_29, i18 %arr_Q_29, i18 %arr_I_30, i18 %arr_Q_30, i18 %arr_I_31, i18 %arr_Q_31, i18 %arr_I_32, i18 %arr_Q_32, i18 %arr_I_33, i18 %arr_Q_33, i18 %arr_I_34, i18 %arr_Q_34, i18 %arr_I_35, i18 %arr_Q_35, i18 %arr_I_36, i18 %arr_Q_36, i18 %arr_I_37, i18 %arr_Q_37, i18 %arr_I_38, i18 %arr_Q_38, i18 %arr_I_39, i18 %arr_Q_39, i18 %arr_I_40, i18 %arr_Q_40, i18 %arr_I_41, i18 %arr_Q_41, i18 %arr_I_42, i18 %arr_Q_42, i18 %arr_I_43, i18 %arr_Q_43, i18 %arr_I_44, i18 %arr_Q_44, i18 %arr_I_45, i18 %arr_Q_45, i18 %arr_I_46, i18 %arr_Q_46, i18 %arr_I_47, i18 %arr_Q_47, i18 %arr_I_48, i18 %arr_Q_48, i18 %arr_I_49, i18 %arr_Q_49, i18 %arr_I_50, i18 %arr_Q_50, i18 %arr_I_51, i18 %arr_Q_51, i18 %arr_I_52, i18 %arr_Q_52, i18 %arr_I_53, i18 %arr_Q_53, i18 %arr_I_54, i18 %arr_Q_54, i18 %arr_I_55, i18 %arr_Q_55, i18 %arr_I_56, i18 %arr_Q_56, i18 %arr_I_57, i18 %arr_Q_57, i18 %arr_I_58, i18 %arr_Q_58, i18 %arr_I_59, i18 %arr_Q_59, i18 %arr_I_60, i18 %arr_Q_60, i18 %arr_I_61, i18 %arr_Q_61, i18 %arr_I_62, i18 %arr_Q_62, i18 %arr_I_63, i18 %arr_Q_63, i18 %matched_I_12, i16 %preamble_upsampled, i18 %matched_Q_12, i18 %matched_I_13, i18 %matched_Q_13, i18 %matched_I_14, i18 %matched_Q_14, i18 %matched_I_15, i18 %matched_Q_15, i18 %matched_I_16, i18 %matched_Q_16, i18 %matched_I_17, i18 %matched_Q_17, i18 %matched_I_18, i18 %matched_Q_18, i18 %matched_I_19, i18 %matched_Q_19, i18 %matched_I_20, i18 %matched_Q_20, i18 %matched_I_21, i18 %matched_Q_21, i18 %matched_I_22, i18 %matched_Q_22, i18 %matched_I_23, i18 %matched_Q_23, i18 %matched_I_24, i18 %matched_Q_24, i18 %matched_I_25, i18 %matched_Q_25, i18 %matched_I_26, i18 %matched_Q_26, i18 %matched_I_27, i18 %matched_Q_27, i18 %matched_I_28, i18 %matched_Q_28, i18 %matched_I_29, i18 %matched_Q_29, i18 %matched_I_30, i18 %matched_Q_30, i18 %matched_I_31, i18 %matched_Q_31, i18 %matched_I_0, i18 %matched_Q_0, i18 %matched_I_1, i18 %matched_Q_1, i18 %matched_I_2, i18 %matched_Q_2, i18 %matched_I_3, i18 %matched_Q_3, i18 %matched_I_4, i18 %matched_Q_4, i18 %matched_I_5, i18 %matched_Q_5, i18 %matched_I_6, i18 %matched_Q_6, i18 %matched_I_7, i18 %matched_Q_7, i18 %matched_I_8, i18 %matched_Q_8, i18 %matched_I_9, i18 %matched_Q_9, i18 %matched_I_10, i18 %matched_Q_10, i18 %matched_I_11, i18 %matched_Q_11"   --->   Operation 570 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 571 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_161_12, i18 %arr_I, i18 %arr_I_1, i18 %arr_1_I, i18 %arr_Q, i18 %arr_Q_1, i18 %arr_1_Q, i18 %arr_I_2, i18 %arr_I_3, i18 %arr_1_I_1, i18 %arr_Q_2, i18 %arr_Q_3, i18 %arr_1_Q_1, i18 %arr_I_4, i18 %arr_I_5, i18 %arr_1_I_2, i18 %arr_Q_4, i18 %arr_Q_5, i18 %arr_1_Q_2, i18 %arr_I_6, i18 %arr_I_7, i18 %arr_1_I_3, i18 %arr_Q_6, i18 %arr_Q_7, i18 %arr_1_Q_3, i18 %arr_I_8, i18 %arr_I_9, i18 %arr_1_I_4, i18 %arr_Q_8, i18 %arr_Q_9, i18 %arr_1_Q_4, i18 %arr_I_10, i18 %arr_I_11, i18 %arr_1_I_5, i18 %arr_Q_10, i18 %arr_Q_11, i18 %arr_1_Q_5, i18 %arr_I_12, i18 %arr_I_13, i18 %arr_1_I_6, i18 %arr_Q_12, i18 %arr_Q_13, i18 %arr_1_Q_6, i18 %arr_I_14, i18 %arr_I_15, i18 %arr_1_I_7, i18 %arr_Q_14, i18 %arr_Q_15, i18 %arr_1_Q_7, i18 %arr_I_16, i18 %arr_I_17, i18 %arr_1_I_8, i18 %arr_Q_16, i18 %arr_Q_17, i18 %arr_1_Q_8, i18 %arr_I_18, i18 %arr_I_19, i18 %arr_1_I_9, i18 %arr_Q_18, i18 %arr_Q_19, i18 %arr_1_Q_9, i18 %arr_I_20, i18 %arr_I_21, i18 %arr_1_I_10, i18 %arr_Q_20, i18 %arr_Q_21, i18 %arr_1_Q_10, i18 %arr_I_22, i18 %arr_I_23, i18 %arr_1_I_11, i18 %arr_Q_22, i18 %arr_Q_23, i18 %arr_1_Q_11, i18 %arr_I_24, i18 %arr_I_25, i18 %arr_1_I_12, i18 %arr_Q_24, i18 %arr_Q_25, i18 %arr_1_Q_12, i18 %arr_I_26, i18 %arr_I_27, i18 %arr_1_I_13, i18 %arr_Q_26, i18 %arr_Q_27, i18 %arr_1_Q_13, i18 %arr_I_28, i18 %arr_I_29, i18 %arr_1_I_14, i18 %arr_Q_28, i18 %arr_Q_29, i18 %arr_1_Q_14, i18 %arr_I_30, i18 %arr_I_31, i18 %arr_1_I_15, i18 %arr_Q_30, i18 %arr_Q_31, i18 %arr_1_Q_15, i18 %arr_I_32, i18 %arr_I_33, i18 %arr_1_I_16, i18 %arr_Q_32, i18 %arr_Q_33, i18 %arr_1_Q_16, i18 %arr_I_34, i18 %arr_I_35, i18 %arr_1_I_17, i18 %arr_Q_34, i18 %arr_Q_35, i18 %arr_1_Q_17, i18 %arr_I_36, i18 %arr_I_37, i18 %arr_1_I_18, i18 %arr_Q_36, i18 %arr_Q_37, i18 %arr_1_Q_18, i18 %arr_I_38, i18 %arr_I_39, i18 %arr_1_I_19, i18 %arr_Q_38, i18 %arr_Q_39, i18 %arr_1_Q_19, i18 %arr_I_40, i18 %arr_I_41, i18 %arr_1_I_20, i18 %arr_Q_40, i18 %arr_Q_41, i18 %arr_1_Q_20, i18 %arr_I_42, i18 %arr_I_43, i18 %arr_1_I_21, i18 %arr_Q_42, i18 %arr_Q_43, i18 %arr_1_Q_21, i18 %arr_I_44, i18 %arr_I_45, i18 %arr_1_I_22, i18 %arr_Q_44, i18 %arr_Q_45, i18 %arr_1_Q_22, i18 %arr_I_46, i18 %arr_I_47, i18 %arr_1_I_23, i18 %arr_Q_46, i18 %arr_Q_47, i18 %arr_1_Q_23, i18 %arr_I_48, i18 %arr_I_49, i18 %arr_1_I_24, i18 %arr_Q_48, i18 %arr_Q_49, i18 %arr_1_Q_24, i18 %arr_I_50, i18 %arr_I_51, i18 %arr_1_I_25, i18 %arr_Q_50, i18 %arr_Q_51, i18 %arr_1_Q_25, i18 %arr_I_52, i18 %arr_I_53, i18 %arr_1_I_26, i18 %arr_Q_52, i18 %arr_Q_53, i18 %arr_1_Q_26, i18 %arr_I_54, i18 %arr_I_55, i18 %arr_1_I_27, i18 %arr_Q_54, i18 %arr_Q_55, i18 %arr_1_Q_27, i18 %arr_I_56, i18 %arr_I_57, i18 %arr_1_I_28, i18 %arr_Q_56, i18 %arr_Q_57, i18 %arr_1_Q_28, i18 %arr_I_58, i18 %arr_I_59, i18 %arr_1_I_29, i18 %arr_Q_58, i18 %arr_Q_59, i18 %arr_1_Q_29, i18 %arr_I_60, i18 %arr_I_61, i18 %arr_1_I_30, i18 %arr_Q_60, i18 %arr_Q_61, i18 %arr_1_Q_30, i18 %arr_I_62, i18 %arr_I_63, i18 %arr_1_I_31, i18 %arr_Q_62, i18 %arr_Q_63, i18 %arr_1_Q_31"   --->   Operation 571 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 572 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_161_12, i18 %arr_I, i18 %arr_I_1, i18 %arr_1_I, i18 %arr_Q, i18 %arr_Q_1, i18 %arr_1_Q, i18 %arr_I_2, i18 %arr_I_3, i18 %arr_1_I_1, i18 %arr_Q_2, i18 %arr_Q_3, i18 %arr_1_Q_1, i18 %arr_I_4, i18 %arr_I_5, i18 %arr_1_I_2, i18 %arr_Q_4, i18 %arr_Q_5, i18 %arr_1_Q_2, i18 %arr_I_6, i18 %arr_I_7, i18 %arr_1_I_3, i18 %arr_Q_6, i18 %arr_Q_7, i18 %arr_1_Q_3, i18 %arr_I_8, i18 %arr_I_9, i18 %arr_1_I_4, i18 %arr_Q_8, i18 %arr_Q_9, i18 %arr_1_Q_4, i18 %arr_I_10, i18 %arr_I_11, i18 %arr_1_I_5, i18 %arr_Q_10, i18 %arr_Q_11, i18 %arr_1_Q_5, i18 %arr_I_12, i18 %arr_I_13, i18 %arr_1_I_6, i18 %arr_Q_12, i18 %arr_Q_13, i18 %arr_1_Q_6, i18 %arr_I_14, i18 %arr_I_15, i18 %arr_1_I_7, i18 %arr_Q_14, i18 %arr_Q_15, i18 %arr_1_Q_7, i18 %arr_I_16, i18 %arr_I_17, i18 %arr_1_I_8, i18 %arr_Q_16, i18 %arr_Q_17, i18 %arr_1_Q_8, i18 %arr_I_18, i18 %arr_I_19, i18 %arr_1_I_9, i18 %arr_Q_18, i18 %arr_Q_19, i18 %arr_1_Q_9, i18 %arr_I_20, i18 %arr_I_21, i18 %arr_1_I_10, i18 %arr_Q_20, i18 %arr_Q_21, i18 %arr_1_Q_10, i18 %arr_I_22, i18 %arr_I_23, i18 %arr_1_I_11, i18 %arr_Q_22, i18 %arr_Q_23, i18 %arr_1_Q_11, i18 %arr_I_24, i18 %arr_I_25, i18 %arr_1_I_12, i18 %arr_Q_24, i18 %arr_Q_25, i18 %arr_1_Q_12, i18 %arr_I_26, i18 %arr_I_27, i18 %arr_1_I_13, i18 %arr_Q_26, i18 %arr_Q_27, i18 %arr_1_Q_13, i18 %arr_I_28, i18 %arr_I_29, i18 %arr_1_I_14, i18 %arr_Q_28, i18 %arr_Q_29, i18 %arr_1_Q_14, i18 %arr_I_30, i18 %arr_I_31, i18 %arr_1_I_15, i18 %arr_Q_30, i18 %arr_Q_31, i18 %arr_1_Q_15, i18 %arr_I_32, i18 %arr_I_33, i18 %arr_1_I_16, i18 %arr_Q_32, i18 %arr_Q_33, i18 %arr_1_Q_16, i18 %arr_I_34, i18 %arr_I_35, i18 %arr_1_I_17, i18 %arr_Q_34, i18 %arr_Q_35, i18 %arr_1_Q_17, i18 %arr_I_36, i18 %arr_I_37, i18 %arr_1_I_18, i18 %arr_Q_36, i18 %arr_Q_37, i18 %arr_1_Q_18, i18 %arr_I_38, i18 %arr_I_39, i18 %arr_1_I_19, i18 %arr_Q_38, i18 %arr_Q_39, i18 %arr_1_Q_19, i18 %arr_I_40, i18 %arr_I_41, i18 %arr_1_I_20, i18 %arr_Q_40, i18 %arr_Q_41, i18 %arr_1_Q_20, i18 %arr_I_42, i18 %arr_I_43, i18 %arr_1_I_21, i18 %arr_Q_42, i18 %arr_Q_43, i18 %arr_1_Q_21, i18 %arr_I_44, i18 %arr_I_45, i18 %arr_1_I_22, i18 %arr_Q_44, i18 %arr_Q_45, i18 %arr_1_Q_22, i18 %arr_I_46, i18 %arr_I_47, i18 %arr_1_I_23, i18 %arr_Q_46, i18 %arr_Q_47, i18 %arr_1_Q_23, i18 %arr_I_48, i18 %arr_I_49, i18 %arr_1_I_24, i18 %arr_Q_48, i18 %arr_Q_49, i18 %arr_1_Q_24, i18 %arr_I_50, i18 %arr_I_51, i18 %arr_1_I_25, i18 %arr_Q_50, i18 %arr_Q_51, i18 %arr_1_Q_25, i18 %arr_I_52, i18 %arr_I_53, i18 %arr_1_I_26, i18 %arr_Q_52, i18 %arr_Q_53, i18 %arr_1_Q_26, i18 %arr_I_54, i18 %arr_I_55, i18 %arr_1_I_27, i18 %arr_Q_54, i18 %arr_Q_55, i18 %arr_1_Q_27, i18 %arr_I_56, i18 %arr_I_57, i18 %arr_1_I_28, i18 %arr_Q_56, i18 %arr_Q_57, i18 %arr_1_Q_28, i18 %arr_I_58, i18 %arr_I_59, i18 %arr_1_I_29, i18 %arr_Q_58, i18 %arr_Q_59, i18 %arr_1_Q_29, i18 %arr_I_60, i18 %arr_I_61, i18 %arr_1_I_30, i18 %arr_Q_60, i18 %arr_Q_61, i18 %arr_1_Q_30, i18 %arr_I_62, i18 %arr_I_63, i18 %arr_1_I_31, i18 %arr_Q_62, i18 %arr_Q_63, i18 %arr_1_Q_31"   --->   Operation 572 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 573 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_171_13, i18 %arr_1_I, i18 %arr_1_I_1, i25 %arr_2_I, i18 %arr_1_Q, i18 %arr_1_Q_1, i25 %arr_2_Q, i18 %arr_1_I_2, i18 %arr_1_I_3, i25 %arr_2_I_1, i18 %arr_1_Q_2, i18 %arr_1_Q_3, i25 %arr_2_Q_1, i18 %arr_1_I_4, i18 %arr_1_I_5, i25 %arr_2_I_2, i18 %arr_1_Q_4, i18 %arr_1_Q_5, i25 %arr_2_Q_2, i18 %arr_1_I_6, i18 %arr_1_I_7, i25 %arr_2_I_3, i18 %arr_1_Q_6, i18 %arr_1_Q_7, i25 %arr_2_Q_3, i18 %arr_1_I_8, i18 %arr_1_I_9, i25 %arr_2_I_4, i18 %arr_1_Q_8, i18 %arr_1_Q_9, i25 %arr_2_Q_4, i18 %arr_1_I_10, i18 %arr_1_I_11, i25 %arr_2_I_5, i18 %arr_1_Q_10, i18 %arr_1_Q_11, i25 %arr_2_Q_5, i18 %arr_1_I_12, i18 %arr_1_I_13, i25 %arr_2_I_6, i18 %arr_1_Q_12, i18 %arr_1_Q_13, i25 %arr_2_Q_6, i18 %arr_1_I_14, i18 %arr_1_I_15, i25 %arr_2_I_7, i18 %arr_1_Q_14, i18 %arr_1_Q_15, i25 %arr_2_Q_7, i18 %arr_1_I_16, i18 %arr_1_I_17, i25 %arr_2_I_8, i18 %arr_1_Q_16, i18 %arr_1_Q_17, i25 %arr_2_Q_8, i18 %arr_1_I_18, i18 %arr_1_I_19, i25 %arr_2_I_9, i18 %arr_1_Q_18, i18 %arr_1_Q_19, i25 %arr_2_Q_9, i18 %arr_1_I_20, i18 %arr_1_I_21, i25 %arr_2_I_10, i18 %arr_1_Q_20, i18 %arr_1_Q_21, i25 %arr_2_Q_10, i18 %arr_1_I_22, i18 %arr_1_I_23, i25 %arr_2_I_11, i18 %arr_1_Q_22, i18 %arr_1_Q_23, i25 %arr_2_Q_11, i18 %arr_1_I_24, i18 %arr_1_I_25, i25 %arr_2_I_12, i18 %arr_1_Q_24, i18 %arr_1_Q_25, i25 %arr_2_Q_12, i18 %arr_1_I_26, i18 %arr_1_I_27, i25 %arr_2_I_13, i18 %arr_1_Q_26, i18 %arr_1_Q_27, i25 %arr_2_Q_13, i18 %arr_1_I_28, i18 %arr_1_I_29, i25 %arr_2_I_14, i18 %arr_1_Q_28, i18 %arr_1_Q_29, i25 %arr_2_Q_14, i18 %arr_1_I_30, i18 %arr_1_I_31, i25 %arr_2_I_15, i18 %arr_1_Q_30, i18 %arr_1_Q_31, i25 %arr_2_Q_15, i25 %arr_2_I_16, i25 %arr_2_Q_16, i25 %arr_2_I_17, i25 %arr_2_Q_17, i25 %arr_2_I_18, i25 %arr_2_Q_18, i25 %arr_2_I_19, i25 %arr_2_Q_19, i25 %arr_2_I_20, i25 %arr_2_Q_20, i25 %arr_2_I_21, i25 %arr_2_Q_21, i25 %arr_2_I_22, i25 %arr_2_Q_22, i25 %arr_2_I_23, i25 %arr_2_Q_23, i25 %arr_2_I_24, i25 %arr_2_Q_24, i25 %arr_2_I_25, i25 %arr_2_Q_25, i25 %arr_2_I_26, i25 %arr_2_Q_26, i25 %arr_2_I_27, i25 %arr_2_Q_27, i25 %arr_2_I_28, i25 %arr_2_Q_28, i25 %arr_2_I_29, i25 %arr_2_Q_29, i25 %arr_2_I_30, i25 %arr_2_Q_30, i25 %arr_2_I_31, i25 %arr_2_Q_31"   --->   Operation 573 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 574 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_171_13, i18 %arr_1_I, i18 %arr_1_I_1, i25 %arr_2_I, i18 %arr_1_Q, i18 %arr_1_Q_1, i25 %arr_2_Q, i18 %arr_1_I_2, i18 %arr_1_I_3, i25 %arr_2_I_1, i18 %arr_1_Q_2, i18 %arr_1_Q_3, i25 %arr_2_Q_1, i18 %arr_1_I_4, i18 %arr_1_I_5, i25 %arr_2_I_2, i18 %arr_1_Q_4, i18 %arr_1_Q_5, i25 %arr_2_Q_2, i18 %arr_1_I_6, i18 %arr_1_I_7, i25 %arr_2_I_3, i18 %arr_1_Q_6, i18 %arr_1_Q_7, i25 %arr_2_Q_3, i18 %arr_1_I_8, i18 %arr_1_I_9, i25 %arr_2_I_4, i18 %arr_1_Q_8, i18 %arr_1_Q_9, i25 %arr_2_Q_4, i18 %arr_1_I_10, i18 %arr_1_I_11, i25 %arr_2_I_5, i18 %arr_1_Q_10, i18 %arr_1_Q_11, i25 %arr_2_Q_5, i18 %arr_1_I_12, i18 %arr_1_I_13, i25 %arr_2_I_6, i18 %arr_1_Q_12, i18 %arr_1_Q_13, i25 %arr_2_Q_6, i18 %arr_1_I_14, i18 %arr_1_I_15, i25 %arr_2_I_7, i18 %arr_1_Q_14, i18 %arr_1_Q_15, i25 %arr_2_Q_7, i18 %arr_1_I_16, i18 %arr_1_I_17, i25 %arr_2_I_8, i18 %arr_1_Q_16, i18 %arr_1_Q_17, i25 %arr_2_Q_8, i18 %arr_1_I_18, i18 %arr_1_I_19, i25 %arr_2_I_9, i18 %arr_1_Q_18, i18 %arr_1_Q_19, i25 %arr_2_Q_9, i18 %arr_1_I_20, i18 %arr_1_I_21, i25 %arr_2_I_10, i18 %arr_1_Q_20, i18 %arr_1_Q_21, i25 %arr_2_Q_10, i18 %arr_1_I_22, i18 %arr_1_I_23, i25 %arr_2_I_11, i18 %arr_1_Q_22, i18 %arr_1_Q_23, i25 %arr_2_Q_11, i18 %arr_1_I_24, i18 %arr_1_I_25, i25 %arr_2_I_12, i18 %arr_1_Q_24, i18 %arr_1_Q_25, i25 %arr_2_Q_12, i18 %arr_1_I_26, i18 %arr_1_I_27, i25 %arr_2_I_13, i18 %arr_1_Q_26, i18 %arr_1_Q_27, i25 %arr_2_Q_13, i18 %arr_1_I_28, i18 %arr_1_I_29, i25 %arr_2_I_14, i18 %arr_1_Q_28, i18 %arr_1_Q_29, i25 %arr_2_Q_14, i18 %arr_1_I_30, i18 %arr_1_I_31, i25 %arr_2_I_15, i18 %arr_1_Q_30, i18 %arr_1_Q_31, i25 %arr_2_Q_15, i25 %arr_2_I_16, i25 %arr_2_Q_16, i25 %arr_2_I_17, i25 %arr_2_Q_17, i25 %arr_2_I_18, i25 %arr_2_Q_18, i25 %arr_2_I_19, i25 %arr_2_Q_19, i25 %arr_2_I_20, i25 %arr_2_Q_20, i25 %arr_2_I_21, i25 %arr_2_Q_21, i25 %arr_2_I_22, i25 %arr_2_Q_22, i25 %arr_2_I_23, i25 %arr_2_Q_23, i25 %arr_2_I_24, i25 %arr_2_Q_24, i25 %arr_2_I_25, i25 %arr_2_Q_25, i25 %arr_2_I_26, i25 %arr_2_Q_26, i25 %arr_2_I_27, i25 %arr_2_Q_27, i25 %arr_2_I_28, i25 %arr_2_Q_28, i25 %arr_2_I_29, i25 %arr_2_Q_29, i25 %arr_2_I_30, i25 %arr_2_Q_30, i25 %arr_2_I_31, i25 %arr_2_Q_31"   --->   Operation 574 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 575 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_181_14, i25 %arr_2_I, i25 %arr_2_I_16, i25 %arr_2_I_1, i25 %arr_2_I_17, i26 %arr_3_I, i25 %arr_2_Q, i25 %arr_2_Q_16, i25 %arr_2_Q_1, i25 %arr_2_Q_17, i26 %arr_3_Q, i25 %arr_2_I_2, i25 %arr_2_I_18, i25 %arr_2_I_3, i25 %arr_2_I_19, i26 %arr_3_I_1, i25 %arr_2_Q_2, i25 %arr_2_Q_18, i25 %arr_2_Q_3, i25 %arr_2_Q_19, i26 %arr_3_Q_1, i25 %arr_2_I_4, i25 %arr_2_I_20, i25 %arr_2_I_5, i25 %arr_2_I_21, i26 %arr_3_I_2, i25 %arr_2_Q_4, i25 %arr_2_Q_20, i25 %arr_2_Q_5, i25 %arr_2_Q_21, i26 %arr_3_Q_2, i25 %arr_2_I_6, i25 %arr_2_I_22, i25 %arr_2_I_7, i25 %arr_2_I_23, i26 %arr_3_I_3, i25 %arr_2_Q_6, i25 %arr_2_Q_22, i25 %arr_2_Q_7, i25 %arr_2_Q_23, i26 %arr_3_Q_3, i25 %arr_2_I_8, i25 %arr_2_I_24, i25 %arr_2_I_9, i25 %arr_2_I_25, i26 %arr_3_I_4, i25 %arr_2_Q_8, i25 %arr_2_Q_24, i25 %arr_2_Q_9, i25 %arr_2_Q_25, i26 %arr_3_Q_4, i25 %arr_2_I_10, i25 %arr_2_I_26, i25 %arr_2_I_11, i25 %arr_2_I_27, i26 %arr_3_I_5, i25 %arr_2_Q_10, i25 %arr_2_Q_26, i25 %arr_2_Q_11, i25 %arr_2_Q_27, i26 %arr_3_Q_5, i25 %arr_2_I_12, i25 %arr_2_I_28, i25 %arr_2_I_13, i25 %arr_2_I_29, i26 %arr_3_I_6, i25 %arr_2_Q_12, i25 %arr_2_Q_28, i25 %arr_2_Q_13, i25 %arr_2_Q_29, i26 %arr_3_Q_6, i25 %arr_2_I_14, i25 %arr_2_I_30, i25 %arr_2_I_15, i25 %arr_2_I_31, i26 %arr_3_I_7, i25 %arr_2_Q_14, i25 %arr_2_Q_30, i25 %arr_2_Q_15, i25 %arr_2_Q_31, i26 %arr_3_Q_7"   --->   Operation 575 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 576 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_181_14, i25 %arr_2_I, i25 %arr_2_I_16, i25 %arr_2_I_1, i25 %arr_2_I_17, i26 %arr_3_I, i25 %arr_2_Q, i25 %arr_2_Q_16, i25 %arr_2_Q_1, i25 %arr_2_Q_17, i26 %arr_3_Q, i25 %arr_2_I_2, i25 %arr_2_I_18, i25 %arr_2_I_3, i25 %arr_2_I_19, i26 %arr_3_I_1, i25 %arr_2_Q_2, i25 %arr_2_Q_18, i25 %arr_2_Q_3, i25 %arr_2_Q_19, i26 %arr_3_Q_1, i25 %arr_2_I_4, i25 %arr_2_I_20, i25 %arr_2_I_5, i25 %arr_2_I_21, i26 %arr_3_I_2, i25 %arr_2_Q_4, i25 %arr_2_Q_20, i25 %arr_2_Q_5, i25 %arr_2_Q_21, i26 %arr_3_Q_2, i25 %arr_2_I_6, i25 %arr_2_I_22, i25 %arr_2_I_7, i25 %arr_2_I_23, i26 %arr_3_I_3, i25 %arr_2_Q_6, i25 %arr_2_Q_22, i25 %arr_2_Q_7, i25 %arr_2_Q_23, i26 %arr_3_Q_3, i25 %arr_2_I_8, i25 %arr_2_I_24, i25 %arr_2_I_9, i25 %arr_2_I_25, i26 %arr_3_I_4, i25 %arr_2_Q_8, i25 %arr_2_Q_24, i25 %arr_2_Q_9, i25 %arr_2_Q_25, i26 %arr_3_Q_4, i25 %arr_2_I_10, i25 %arr_2_I_26, i25 %arr_2_I_11, i25 %arr_2_I_27, i26 %arr_3_I_5, i25 %arr_2_Q_10, i25 %arr_2_Q_26, i25 %arr_2_Q_11, i25 %arr_2_Q_27, i26 %arr_3_Q_5, i25 %arr_2_I_12, i25 %arr_2_I_28, i25 %arr_2_I_13, i25 %arr_2_I_29, i26 %arr_3_I_6, i25 %arr_2_Q_12, i25 %arr_2_Q_28, i25 %arr_2_Q_13, i25 %arr_2_Q_29, i26 %arr_3_Q_6, i25 %arr_2_I_14, i25 %arr_2_I_30, i25 %arr_2_I_15, i25 %arr_2_I_31, i26 %arr_3_I_7, i25 %arr_2_Q_14, i25 %arr_2_Q_30, i25 %arr_2_Q_15, i25 %arr_2_Q_31, i26 %arr_3_Q_7"   --->   Operation 576 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 577 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_191_15, i26 %arr_3_I, i26 %arr_3_I_1, i27 %arr_4_I, i26 %arr_3_Q, i26 %arr_3_Q_1, i27 %arr_4_Q, i26 %arr_3_I_2, i26 %arr_3_I_3, i27 %arr_4_I_1, i26 %arr_3_Q_2, i26 %arr_3_Q_3, i27 %arr_4_Q_1, i26 %arr_3_I_4, i26 %arr_3_I_5, i27 %arr_4_I_2, i26 %arr_3_Q_4, i26 %arr_3_Q_5, i27 %arr_4_Q_2, i26 %arr_3_I_6, i26 %arr_3_I_7, i27 %arr_4_I_3, i26 %arr_3_Q_6, i26 %arr_3_Q_7, i27 %arr_4_Q_3, i27 %arr_4_I_4, i27 %arr_4_Q_4, i27 %arr_4_I_5, i27 %arr_4_Q_5, i27 %arr_4_I_6, i27 %arr_4_Q_6, i27 %arr_4_I_7, i27 %arr_4_Q_7"   --->   Operation 577 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 578 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_191_15, i26 %arr_3_I, i26 %arr_3_I_1, i27 %arr_4_I, i26 %arr_3_Q, i26 %arr_3_Q_1, i27 %arr_4_Q, i26 %arr_3_I_2, i26 %arr_3_I_3, i27 %arr_4_I_1, i26 %arr_3_Q_2, i26 %arr_3_Q_3, i27 %arr_4_Q_1, i26 %arr_3_I_4, i26 %arr_3_I_5, i27 %arr_4_I_2, i26 %arr_3_Q_4, i26 %arr_3_Q_5, i27 %arr_4_Q_2, i26 %arr_3_I_6, i26 %arr_3_I_7, i27 %arr_4_I_3, i26 %arr_3_Q_6, i26 %arr_3_Q_7, i27 %arr_4_Q_3, i27 %arr_4_I_4, i27 %arr_4_Q_4, i27 %arr_4_I_5, i27 %arr_4_Q_5, i27 %arr_4_I_6, i27 %arr_4_Q_6, i27 %arr_4_I_7, i27 %arr_4_Q_7"   --->   Operation 578 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 579 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_201_16, i27 %arr_4_I, i27 %arr_4_I_1, i28 %arr_5_I, i27 %arr_4_Q, i27 %arr_4_Q_1, i28 %arr_5_Q, i27 %arr_4_I_2, i27 %arr_4_I_3, i28 %arr_5_I_1, i27 %arr_4_Q_2, i27 %arr_4_Q_3, i28 %arr_5_Q_1, i27 %arr_4_I_4, i27 %arr_4_I_5, i28 %arr_5_I_2, i27 %arr_4_Q_4, i27 %arr_4_Q_5, i28 %arr_5_Q_2, i27 %arr_4_I_6, i27 %arr_4_I_7, i28 %arr_5_I_3, i27 %arr_4_Q_6, i27 %arr_4_Q_7, i28 %arr_5_Q_3"   --->   Operation 579 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 580 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_201_16, i27 %arr_4_I, i27 %arr_4_I_1, i28 %arr_5_I, i27 %arr_4_Q, i27 %arr_4_Q_1, i28 %arr_5_Q, i27 %arr_4_I_2, i27 %arr_4_I_3, i28 %arr_5_I_1, i27 %arr_4_Q_2, i27 %arr_4_Q_3, i28 %arr_5_Q_1, i27 %arr_4_I_4, i27 %arr_4_I_5, i28 %arr_5_I_2, i27 %arr_4_Q_4, i27 %arr_4_Q_5, i28 %arr_5_Q_2, i27 %arr_4_I_6, i27 %arr_4_I_7, i28 %arr_5_I_3, i27 %arr_4_Q_6, i27 %arr_4_Q_7, i28 %arr_5_Q_3"   --->   Operation 580 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 581 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_211_17, i28 %arr_5_I, i28 %arr_5_I_1, i29 %arr_6_I, i28 %arr_5_Q, i28 %arr_5_Q_1, i29 %arr_6_Q, i28 %arr_5_I_2, i28 %arr_5_I_3, i29 %arr_6_I_1, i28 %arr_5_Q_2, i28 %arr_5_Q_3, i29 %arr_6_Q_1"   --->   Operation 581 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 582 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_211_17, i28 %arr_5_I, i28 %arr_5_I_1, i29 %arr_6_I, i28 %arr_5_Q, i28 %arr_5_Q_1, i29 %arr_6_Q, i28 %arr_5_I_2, i28 %arr_5_I_3, i29 %arr_6_I_1, i28 %arr_5_Q_2, i28 %arr_5_Q_3, i29 %arr_6_Q_1"   --->   Operation 582 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 583 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_219_18, i29 %arr_6_I, i29 %arr_6_I_1, i30 %arr_7_I, i29 %arr_6_Q, i29 %arr_6_Q_1, i30 %arr_7_Q"   --->   Operation 583 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 584 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_219_18, i29 %arr_6_I, i29 %arr_6_I_1, i30 %arr_7_I, i29 %arr_6_Q, i29 %arr_6_Q_1, i30 %arr_7_Q"   --->   Operation 584 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 2.32>
ST_38 : Operation 585 [1/1] (0.00ns)   --->   "%arr_7_I_addr_2 = getelementptr i30 %arr_7_I, i64 0, i64 16" [receiver.cpp:223]   --->   Operation 585 'getelementptr' 'arr_7_I_addr_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 586 [2/2] (2.32ns)   --->   "%arr_7_I_load = load i5 %arr_7_I_addr_2" [receiver.cpp:223]   --->   Operation 586 'load' 'arr_7_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_38 : Operation 587 [1/1] (0.00ns)   --->   "%arr_6_I_addr_1 = getelementptr i29 %arr_6_I, i64 0, i64 17" [receiver.cpp:223]   --->   Operation 587 'getelementptr' 'arr_6_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 588 [2/2] (2.32ns)   --->   "%arr_6_I_load = load i5 %arr_6_I_addr_1" [receiver.cpp:223]   --->   Operation 588 'load' 'arr_6_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_38 : Operation 589 [1/1] (0.00ns)   --->   "%arr_7_Q_addr_2 = getelementptr i30 %arr_7_Q, i64 0, i64 16" [receiver.cpp:224]   --->   Operation 589 'getelementptr' 'arr_7_Q_addr_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 590 [2/2] (2.32ns)   --->   "%arr_7_Q_load = load i5 %arr_7_Q_addr_2" [receiver.cpp:224]   --->   Operation 590 'load' 'arr_7_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_38 : Operation 591 [1/1] (0.00ns)   --->   "%arr_6_Q_addr_1 = getelementptr i29 %arr_6_Q, i64 0, i64 17" [receiver.cpp:224]   --->   Operation 591 'getelementptr' 'arr_6_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 592 [2/2] (2.32ns)   --->   "%arr_6_Q_load = load i5 %arr_6_Q_addr_1" [receiver.cpp:224]   --->   Operation 592 'load' 'arr_6_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>

State 39 <SV = 38> <Delay = 7.13>
ST_39 : Operation 593 [1/2] (2.32ns)   --->   "%arr_7_I_load = load i5 %arr_7_I_addr_2" [receiver.cpp:223]   --->   Operation 593 'load' 'arr_7_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_39 : Operation 594 [1/2] (2.32ns)   --->   "%arr_6_I_load = load i5 %arr_6_I_addr_1" [receiver.cpp:223]   --->   Operation 594 'load' 'arr_6_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_39 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln223 = sext i29 %arr_6_I_load" [receiver.cpp:223]   --->   Operation 595 'sext' 'sext_ln223' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 596 [1/1] (2.49ns)   --->   "%add_ln223 = add i30 %arr_7_I_load, i30 %sext_ln223" [receiver.cpp:223]   --->   Operation 596 'add' 'add_ln223' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 597 [1/1] (2.32ns)   --->   "%store_ln223 = store i30 %add_ln223, i5 %arr_7_I_addr_2" [receiver.cpp:223]   --->   Operation 597 'store' 'store_ln223' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_39 : Operation 598 [1/2] (2.32ns)   --->   "%arr_7_Q_load = load i5 %arr_7_Q_addr_2" [receiver.cpp:224]   --->   Operation 598 'load' 'arr_7_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_39 : Operation 599 [1/2] (2.32ns)   --->   "%arr_6_Q_load = load i5 %arr_6_Q_addr_1" [receiver.cpp:224]   --->   Operation 599 'load' 'arr_6_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 29> <Depth = 18> <RAM>
ST_39 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln224 = sext i29 %arr_6_Q_load" [receiver.cpp:224]   --->   Operation 600 'sext' 'sext_ln224' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 601 [1/1] (2.49ns)   --->   "%add_ln224 = add i30 %arr_7_Q_load, i30 %sext_ln224" [receiver.cpp:224]   --->   Operation 601 'add' 'add_ln224' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 602 [1/1] (2.32ns)   --->   "%store_ln224 = store i30 %add_ln224, i5 %arr_7_Q_addr_2" [receiver.cpp:224]   --->   Operation 602 'store' 'store_ln224' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 603 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_228_19, i30 %arr_7_I, i31 %arr_8_I, i30 %arr_7_Q, i31 %arr_8_Q"   --->   Operation 603 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 604 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_228_19, i30 %arr_7_I, i31 %arr_8_I, i30 %arr_7_Q, i31 %arr_8_Q"   --->   Operation 604 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 2.32>
ST_42 : Operation 605 [1/1] (0.00ns)   --->   "%arr_8_I_addr_2 = getelementptr i31 %arr_8_I, i64 0, i64 7" [receiver.cpp:232]   --->   Operation 605 'getelementptr' 'arr_8_I_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 606 [2/2] (2.32ns)   --->   "%arr_8_I_load = load i3 %arr_8_I_addr_2" [receiver.cpp:232]   --->   Operation 606 'load' 'arr_8_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_42 : Operation 607 [1/1] (0.00ns)   --->   "%arr_8_Q_addr_2 = getelementptr i31 %arr_8_Q, i64 0, i64 7" [receiver.cpp:233]   --->   Operation 607 'getelementptr' 'arr_8_Q_addr_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 608 [2/2] (2.32ns)   --->   "%arr_8_Q_load = load i3 %arr_8_Q_addr_2" [receiver.cpp:233]   --->   Operation 608 'load' 'arr_8_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>

State 43 <SV = 42> <Delay = 7.16>
ST_43 : Operation 609 [1/2] (2.32ns)   --->   "%arr_8_I_load = load i3 %arr_8_I_addr_2" [receiver.cpp:232]   --->   Operation 609 'load' 'arr_8_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_43 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i30 %add_ln223" [receiver.cpp:232]   --->   Operation 610 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 611 [1/1] (2.52ns)   --->   "%add_ln232 = add i31 %arr_8_I_load, i31 %sext_ln232" [receiver.cpp:232]   --->   Operation 611 'add' 'add_ln232' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 612 [1/1] (2.32ns)   --->   "%store_ln232 = store i31 %add_ln232, i3 %arr_8_I_addr_2" [receiver.cpp:232]   --->   Operation 612 'store' 'store_ln232' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_43 : Operation 613 [1/2] (2.32ns)   --->   "%arr_8_Q_load = load i3 %arr_8_Q_addr_2" [receiver.cpp:233]   --->   Operation 613 'load' 'arr_8_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_43 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln233 = sext i30 %add_ln224" [receiver.cpp:233]   --->   Operation 614 'sext' 'sext_ln233' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 615 [1/1] (2.52ns)   --->   "%add_ln233 = add i31 %arr_8_Q_load, i31 %sext_ln233" [receiver.cpp:233]   --->   Operation 615 'add' 'add_ln233' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 616 [1/1] (2.32ns)   --->   "%store_ln233 = store i31 %add_ln233, i3 %arr_8_Q_addr_2" [receiver.cpp:233]   --->   Operation 616 'store' 'store_ln233' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 617 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_237_20, i31 %arr_8_Q, i31 %arr_8_I, i24 %arr_9_Q_3_0125_loc, i24 %arr_9_Q_2_0124_loc, i24 %arr_9_Q_1_0123_loc, i24 %arr_9_Q_0_0_loc, i24 %arr_9_I_3_0122_loc, i24 %arr_9_I_2_0121_loc, i24 %arr_9_I_1_0120_loc, i24 %arr_9_I_0_0_loc"   --->   Operation 617 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 1.58>
ST_45 : Operation 618 [1/2] (1.58ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_237_20, i31 %arr_8_Q, i31 %arr_8_I, i24 %arr_9_Q_3_0125_loc, i24 %arr_9_Q_2_0124_loc, i24 %arr_9_Q_1_0123_loc, i24 %arr_9_Q_0_0_loc, i24 %arr_9_I_3_0122_loc, i24 %arr_9_I_2_0121_loc, i24 %arr_9_I_1_0120_loc, i24 %arr_9_I_0_0_loc"   --->   Operation 618 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 619 [1/1] (0.00ns)   --->   "%arr_9_Q_3_0125_loc_load = load i24 %arr_9_Q_3_0125_loc"   --->   Operation 619 'load' 'arr_9_Q_3_0125_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 620 [1/1] (0.00ns)   --->   "%arr_9_Q_2_0124_loc_load = load i24 %arr_9_Q_2_0124_loc"   --->   Operation 620 'load' 'arr_9_Q_2_0124_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 621 [1/1] (0.00ns)   --->   "%arr_9_Q_1_0123_loc_load = load i24 %arr_9_Q_1_0123_loc"   --->   Operation 621 'load' 'arr_9_Q_1_0123_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 622 [1/1] (0.00ns)   --->   "%arr_9_Q_0_0_loc_load = load i24 %arr_9_Q_0_0_loc"   --->   Operation 622 'load' 'arr_9_Q_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 623 [1/1] (0.00ns)   --->   "%arr_9_I_3_0122_loc_load = load i24 %arr_9_I_3_0122_loc"   --->   Operation 623 'load' 'arr_9_I_3_0122_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 624 [1/1] (0.00ns)   --->   "%arr_9_I_2_0121_loc_load = load i24 %arr_9_I_2_0121_loc"   --->   Operation 624 'load' 'arr_9_I_2_0121_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 625 [1/1] (0.00ns)   --->   "%arr_9_I_1_0120_loc_load = load i24 %arr_9_I_1_0120_loc"   --->   Operation 625 'load' 'arr_9_I_1_0120_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 626 [1/1] (0.00ns)   --->   "%arr_9_I_0_0_loc_load = load i24 %arr_9_I_0_0_loc"   --->   Operation 626 'load' 'arr_9_I_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 627 [2/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_244_21, i24 %arr_9_I_0_0_loc_load, i24 %arr_9_I_2_0121_loc_load, i24 %arr_9_I_1_0120_loc_load, i24 %arr_9_I_3_0122_loc_load, i24 %arr_9_Q_0_0_loc_load, i24 %arr_9_Q_2_0124_loc_load, i24 %arr_9_Q_1_0123_loc_load, i24 %arr_9_Q_3_0125_loc_load, i24 %arr_10_Q_1_0127_loc, i24 %arr_10_Q_0_0_loc, i24 %arr_10_I_1_0126_loc, i24 %arr_10_I_0_0_loc"   --->   Operation 627 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 0.00>
ST_47 : Operation 628 [1/2] (0.00ns)   --->   "%call_ln0 = call void @receiver_Pipeline_VITIS_LOOP_244_21, i24 %arr_9_I_0_0_loc_load, i24 %arr_9_I_2_0121_loc_load, i24 %arr_9_I_1_0120_loc_load, i24 %arr_9_I_3_0122_loc_load, i24 %arr_9_Q_0_0_loc_load, i24 %arr_9_Q_2_0124_loc_load, i24 %arr_9_Q_1_0123_loc_load, i24 %arr_9_Q_3_0125_loc_load, i24 %arr_10_Q_1_0127_loc, i24 %arr_10_Q_0_0_loc, i24 %arr_10_I_1_0126_loc, i24 %arr_10_I_0_0_loc"   --->   Operation 628 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 2.31>
ST_48 : Operation 629 [1/1] (0.00ns)   --->   "%arr_10_Q_1_0127_loc_load = load i24 %arr_10_Q_1_0127_loc"   --->   Operation 629 'load' 'arr_10_Q_1_0127_loc_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 630 [1/1] (0.00ns)   --->   "%arr_10_Q_0_0_loc_load = load i24 %arr_10_Q_0_0_loc"   --->   Operation 630 'load' 'arr_10_Q_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 631 [1/1] (0.00ns)   --->   "%arr_10_I_1_0126_loc_load = load i24 %arr_10_I_1_0126_loc"   --->   Operation 631 'load' 'arr_10_I_1_0126_loc_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 632 [1/1] (0.00ns)   --->   "%arr_10_I_0_0_loc_load = load i24 %arr_10_I_0_0_loc"   --->   Operation 632 'load' 'arr_10_I_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 633 [1/1] (2.31ns)   --->   "%corr_accum_I = add i24 %arr_10_I_1_0126_loc_load, i24 %arr_10_I_0_0_loc_load" [receiver.cpp:249]   --->   Operation 633 'add' 'corr_accum_I' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 634 [1/1] (2.31ns)   --->   "%corr_accum_Q = add i24 %arr_10_Q_1_0127_loc_load, i24 %arr_10_Q_0_0_loc_load" [receiver.cpp:250]   --->   Operation 634 'add' 'corr_accum_Q' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.54>
ST_49 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln257 = sext i24 %corr_accum_I" [receiver.cpp:257]   --->   Operation 635 'sext' 'sext_ln257' <Predicate = true> <Delay = 0.00>
ST_49 : [1/1] (1.58ns)   --->   Input mux for Operation 636 '%mul_ln257 = mul i48 %sext_ln257, i48 %sext_ln257'
ST_49 : Operation 636 [1/1] (4.95ns)   --->   "%mul_ln257 = mul i48 %sext_ln257, i48 %sext_ln257" [receiver.cpp:257]   --->   Operation 636 'mul' 'mul_ln257' <Predicate = true> <Delay = 4.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln257_1 = sext i24 %corr_accum_Q" [receiver.cpp:257]   --->   Operation 637 'sext' 'sext_ln257_1' <Predicate = true> <Delay = 0.00>
ST_49 : [1/1] (1.58ns)   --->   Input mux for Operation 638 '%mul_ln257_1 = mul i48 %sext_ln257_1, i48 %sext_ln257_1'
ST_49 : Operation 638 [1/1] (4.95ns)   --->   "%mul_ln257_1 = mul i48 %sext_ln257_1, i48 %sext_ln257_1" [receiver.cpp:257]   --->   Operation 638 'mul' 'mul_ln257_1' <Predicate = true> <Delay = 4.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.10>
ST_50 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln257_2 = sext i48 %mul_ln257" [receiver.cpp:257]   --->   Operation 639 'sext' 'sext_ln257_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln257_3 = sext i48 %mul_ln257_1" [receiver.cpp:257]   --->   Operation 640 'sext' 'sext_ln257_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 641 [1/1] (3.10ns)   --->   "%add_ln257 = add i49 %sext_ln257_3, i49 %sext_ln257_2" [receiver.cpp:257]   --->   Operation 641 'add' 'add_ln257' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_s = partselect i49 @llvm.part.select.i49, i49 %add_ln257, i32 48, i32 0" [receiver.cpp:257]   --->   Operation 642 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i1.i49, i1 1, i49 %tmp_s" [receiver.cpp:257]   --->   Operation 643 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln257_4 = sext i50 %tmp_4" [receiver.cpp:257]   --->   Operation 644 'sext' 'sext_ln257_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_5 = cttz i64 @llvm.cttz.i64, i64 %sext_ln257_4, i1 1" [receiver.cpp:257]   --->   Operation 645 'cttz' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 646 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i64 %tmp_5" [receiver.cpp:257]   --->   Operation 646 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln257_2 = trunc i64 %tmp_5" [receiver.cpp:257]   --->   Operation 647 'trunc' 'trunc_ln257_2' <Predicate = true> <Delay = 0.00>

State 51 <SV = 50> <Delay = 4.37>
ST_51 : Operation 648 [1/1] (2.55ns)   --->   "%sub_ln257 = sub i32 49, i32 %trunc_ln257" [receiver.cpp:257]   --->   Operation 648 'sub' 'sub_ln257' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln257_1 = trunc i32 %sub_ln257" [receiver.cpp:257]   --->   Operation 649 'trunc' 'trunc_ln257_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 650 [1/1] (1.82ns)   --->   "%sub_ln257_3 = sub i6 10, i6 %trunc_ln257_1" [receiver.cpp:257]   --->   Operation 650 'sub' 'sub_ln257_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.17>
ST_52 : Operation 651 [1/1] (3.13ns)   --->   "%icmp_ln257 = icmp_eq  i49 %add_ln257, i49 0" [receiver.cpp:257]   --->   Operation 651 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 3.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 652 [1/1] (2.55ns)   --->   "%add_ln257_1 = add i32 %sub_ln257, i32 4294967272" [receiver.cpp:257]   --->   Operation 652 'add' 'add_ln257_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 653 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln257_1, i32 1, i32 31" [receiver.cpp:257]   --->   Operation 653 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 654 [1/1] (2.52ns)   --->   "%icmp_ln257_1 = icmp_sgt  i31 %tmp, i31 0" [receiver.cpp:257]   --->   Operation 654 'icmp' 'icmp_ln257_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln257_5 = zext i6 %sub_ln257_3" [receiver.cpp:257]   --->   Operation 655 'zext' 'zext_ln257_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 656 [1/1] (2.94ns)   --->   "%lshr_ln257_2 = lshr i49 562949953421311, i49 %zext_ln257_5" [receiver.cpp:257]   --->   Operation 656 'lshr' 'lshr_ln257_2' <Predicate = true> <Delay = 2.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln257_2)   --->   "%and_ln257_2 = and i49 %add_ln257, i49 %lshr_ln257_2" [receiver.cpp:257]   --->   Operation 657 'and' 'and_ln257_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 658 [1/1] (3.13ns) (out node of the LUT)   --->   "%icmp_ln257_2 = icmp_ne  i49 %and_ln257_2, i49 0" [receiver.cpp:257]   --->   Operation 658 'icmp' 'icmp_ln257_2' <Predicate = true> <Delay = 3.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln257 = and i1 %icmp_ln257_1, i1 %icmp_ln257_2" [receiver.cpp:257]   --->   Operation 659 'and' 'and_ln257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln257_1, i32 31" [receiver.cpp:257]   --->   Operation 660 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln257 = xor i1 %tmp_2, i1 1" [receiver.cpp:257]   --->   Operation 661 'xor' 'xor_ln257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 662 [1/1] (0.00ns)   --->   "%bit_select27_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i49.i32, i49 %add_ln257, i32 %add_ln257_1" [receiver.cpp:257]   --->   Operation 662 'bitselect' 'bit_select27_i_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln257_1 = and i1 %bit_select27_i_i, i1 %xor_ln257" [receiver.cpp:257]   --->   Operation 663 'and' 'and_ln257_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln257 = or i1 %and_ln257_1, i1 %and_ln257" [receiver.cpp:257]   --->   Operation 664 'or' 'or_ln257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 665 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln257" [receiver.cpp:257]   --->   Operation 665 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_52 : Operation 666 [1/1] (2.55ns)   --->   "%icmp_ln257_3 = icmp_sgt  i32 %add_ln257_1, i32 0" [receiver.cpp:257]   --->   Operation 666 'icmp' 'icmp_ln257_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 667 [1/1] (2.55ns)   --->   "%add_ln257_2 = add i32 %sub_ln257, i32 4294967271" [receiver.cpp:257]   --->   Operation 667 'add' 'add_ln257_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i32 %add_ln257_2" [receiver.cpp:257]   --->   Operation 668 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 669 [1/1] (4.62ns)   --->   "%lshr_ln257 = lshr i49 %add_ln257, i49 %zext_ln257" [receiver.cpp:257]   --->   Operation 669 'lshr' 'lshr_ln257' <Predicate = true> <Delay = 4.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 670 [1/1] (2.55ns)   --->   "%sub_ln257_1 = sub i32 25, i32 %sub_ln257" [receiver.cpp:257]   --->   Operation 670 'sub' 'sub_ln257_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln257_1 = zext i32 %sub_ln257_1" [receiver.cpp:257]   --->   Operation 671 'zext' 'zext_ln257_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 672 [1/1] (4.62ns)   --->   "%shl_ln257 = shl i49 %add_ln257, i49 %zext_ln257_1" [receiver.cpp:257]   --->   Operation 672 'shl' 'shl_ln257' <Predicate = true> <Delay = 4.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.13>
ST_53 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node add_ln257_3)   --->   "%select_ln257 = select i1 %icmp_ln257_3, i49 %lshr_ln257, i49 %shl_ln257" [receiver.cpp:257]   --->   Operation 673 'select' 'select_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node add_ln257_3)   --->   "%zext_ln257_2 = zext i49 %select_ln257" [receiver.cpp:257]   --->   Operation 674 'zext' 'zext_ln257_2' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_53 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node add_ln257_3)   --->   "%zext_ln257_3 = zext i2 %or_ln" [receiver.cpp:257]   --->   Operation 675 'zext' 'zext_ln257_3' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_53 : Operation 676 [1/1] (3.13ns) (out node of the LUT)   --->   "%add_ln257_3 = add i50 %zext_ln257_2, i50 %zext_ln257_3" [receiver.cpp:257]   --->   Operation 676 'add' 'add_ln257_3' <Predicate = (!icmp_ln257)> <Delay = 3.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 677 [1/1] (0.00ns)   --->   "%lshr_ln257_1 = partselect i49 @_ssdm_op_PartSelect.i49.i50.i32.i32, i50 %add_ln257_3, i32 1, i32 49" [receiver.cpp:257]   --->   Operation 677 'partselect' 'lshr_ln257_1' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_53 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %add_ln257_3, i32 25" [receiver.cpp:257]   --->   Operation 678 'bitselect' 'tmp_3' <Predicate = (!icmp_ln257)> <Delay = 0.00>

State 54 <SV = 53> <Delay = 5.61>
ST_54 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln257_4 = zext i49 %lshr_ln257_1" [receiver.cpp:257]   --->   Operation 679 'zext' 'zext_ln257_4' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_54 : Operation 680 [1/1] (1.24ns)   --->   "%select_ln257_1 = select i1 %tmp_3, i8 127, i8 126" [receiver.cpp:257]   --->   Operation 680 'select' 'select_ln257_1' <Predicate = (!icmp_ln257)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln257_2 = sub i8 21, i8 %trunc_ln257_2" [receiver.cpp:257]   --->   Operation 681 'sub' 'sub_ln257_2' <Predicate = (!icmp_ln257)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 682 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln257_4 = add i8 %sub_ln257_2, i8 %select_ln257_1" [receiver.cpp:257]   --->   Operation 682 'add' 'add_ln257_4' <Predicate = (!icmp_ln257)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %add_ln257_4" [receiver.cpp:257]   --->   Operation 683 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_54 : Operation 684 [1/1] (0.00ns)   --->   "%pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln257_4, i9 %tmp_8, i32 23, i32 31" [receiver.cpp:257]   --->   Operation 684 'partset' 'pi_assign' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_54 : Operation 685 [1/1] (0.00ns)   --->   "%LD = trunc i64 %pi_assign" [receiver.cpp:257]   --->   Operation 685 'trunc' 'LD' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_54 : Operation 686 [1/1] (0.00ns)   --->   "%bitcast_ln766 = bitcast i32 %LD" [receiver.cpp:257]   --->   Operation 686 'bitcast' 'bitcast_ln766' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_54 : Operation 687 [1/1] (0.69ns)   --->   "%select_ln257_2 = select i1 %icmp_ln257, i32 0, i32 %bitcast_ln766" [receiver.cpp:257]   --->   Operation 687 'select' 'select_ln257_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.43>
ST_55 : Operation 688 [1/1] (0.00ns)   --->   "%corr_abs_1_load = load i32 %corr_abs_1" [receiver.cpp:254]   --->   Operation 688 'load' 'corr_abs_1_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 689 [1/1] (0.00ns)   --->   "%store_ln257 = store i32 %select_ln257_2, i32 %corr_abs_1" [receiver.cpp:257]   --->   Operation 689 'store' 'store_ln257' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 690 [1/1] (0.00ns)   --->   "%bitcast_ln261 = bitcast i32 %corr_abs_1_load" [receiver.cpp:261]   --->   Operation 690 'bitcast' 'bitcast_ln261' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln261, i32 23, i32 30" [receiver.cpp:261]   --->   Operation 691 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i32 %bitcast_ln261" [receiver.cpp:261]   --->   Operation 692 'trunc' 'trunc_ln261' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 693 [1/1] (1.91ns)   --->   "%icmp_ln261 = icmp_ne  i8 %tmp_7, i8 255" [receiver.cpp:261]   --->   Operation 693 'icmp' 'icmp_ln261' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 694 [1/1] (2.28ns)   --->   "%icmp_ln261_1 = icmp_eq  i23 %trunc_ln261, i23 0" [receiver.cpp:261]   --->   Operation 694 'icmp' 'icmp_ln261_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.58ns)   --->   Input mux for Operation 695 '%tmp_9 = fcmp_ogt  i32 %corr_abs_1_load, i32 10000'
ST_55 : Operation 695 [2/2] (3.84ns)   --->   "%tmp_9 = fcmp_ogt  i32 %corr_abs_1_load, i32 10000" [receiver.cpp:261]   --->   Operation 695 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.84> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 696 [1/1] (0.00ns)   --->   "%bitcast_ln261_1 = bitcast i32 %select_ln257_2" [receiver.cpp:261]   --->   Operation 696 'bitcast' 'bitcast_ln261_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln261_1, i32 23, i32 30" [receiver.cpp:261]   --->   Operation 697 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln261_1 = trunc i32 %bitcast_ln261_1" [receiver.cpp:261]   --->   Operation 698 'trunc' 'trunc_ln261_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 699 [1/1] (1.91ns)   --->   "%icmp_ln261_2 = icmp_ne  i8 %tmp_1, i8 255" [receiver.cpp:261]   --->   Operation 699 'icmp' 'icmp_ln261_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 700 [1/1] (2.28ns)   --->   "%icmp_ln261_3 = icmp_eq  i23 %trunc_ln261_1, i23 0" [receiver.cpp:261]   --->   Operation 700 'icmp' 'icmp_ln261_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.58ns)   --->   Input mux for Operation 701 '%tmp_6 = fcmp_ogt  i32 %corr_abs_1_load, i32 %select_ln257_2'
ST_55 : Operation 701 [2/2] (3.84ns)   --->   "%tmp_6 = fcmp_ogt  i32 %corr_abs_1_load, i32 %select_ln257_2" [receiver.cpp:261]   --->   Operation 701 'fcmp' 'tmp_6' <Predicate = true> <Delay = 3.84> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.40>
ST_56 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln261)   --->   "%or_ln261 = or i1 %icmp_ln261_1, i1 %icmp_ln261" [receiver.cpp:261]   --->   Operation 702 'or' 'or_ln261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 703 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %corr_abs_1_load, i32 10000" [receiver.cpp:261]   --->   Operation 703 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node and_ln261)   --->   "%or_ln261_1 = or i1 %icmp_ln261_3, i1 %icmp_ln261_2" [receiver.cpp:261]   --->   Operation 704 'or' 'or_ln261_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node and_ln261)   --->   "%and_ln261_1 = and i1 %or_ln261, i1 %or_ln261_1" [receiver.cpp:261]   --->   Operation 705 'and' 'and_ln261_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 706 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %corr_abs_1_load, i32 %select_ln257_2" [receiver.cpp:261]   --->   Operation 706 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln261)   --->   "%and_ln261_2 = and i1 %and_ln261_1, i1 %tmp_6" [receiver.cpp:261]   --->   Operation 707 'and' 'and_ln261_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 708 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln261 = and i1 %and_ln261_2, i1 %tmp_9" [receiver.cpp:261]   --->   Operation 708 'and' 'and_ln261' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.58>
ST_57 : Operation 709 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 709 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 710 [1/1] (0.00ns)   --->   "%spectopmodule_ln29 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [receiver.cpp:29]   --->   Operation 710 'spectopmodule' 'spectopmodule_ln29' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 711 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_0, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 711 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 712 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_0"   --->   Operation 712 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 713 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_1, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 713 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 714 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_1"   --->   Operation 714 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 715 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_2, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 715 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 716 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_2"   --->   Operation 716 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 717 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_3, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 717 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 718 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_3"   --->   Operation 718 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 719 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_4, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 719 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 720 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_4"   --->   Operation 720 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 721 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_5, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 721 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 722 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_5"   --->   Operation 722 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 723 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_6, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 723 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 724 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_6"   --->   Operation 724 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 725 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_7, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 725 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 726 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_7"   --->   Operation 726 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 727 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_8, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 727 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 728 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_8"   --->   Operation 728 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 729 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_9, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 729 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 730 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_9"   --->   Operation 730 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 731 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_10, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 731 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 732 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_10"   --->   Operation 732 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 733 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_11, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 733 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 734 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_11"   --->   Operation 734 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 735 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_12, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 735 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 736 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_12"   --->   Operation 736 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 737 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_13, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 737 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 738 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_13"   --->   Operation 738 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 739 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_14, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 739 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 740 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_14"   --->   Operation 740 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 741 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_15, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 741 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 742 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_I_15"   --->   Operation 742 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 743 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_0, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 743 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 744 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_0"   --->   Operation 744 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 745 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_1, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 745 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 746 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_1"   --->   Operation 746 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 747 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_2, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 747 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 748 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_2"   --->   Operation 748 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 749 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_3, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 749 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 750 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_3"   --->   Operation 750 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 751 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_4, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 751 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 752 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_4"   --->   Operation 752 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 753 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_5, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 753 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 754 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_5"   --->   Operation 754 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 755 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_6, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 755 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 756 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_6"   --->   Operation 756 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 757 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_7, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 757 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 758 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_7"   --->   Operation 758 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 759 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_8, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 759 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 760 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_8"   --->   Operation 760 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 761 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_9, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 761 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 762 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_9"   --->   Operation 762 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 763 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_10, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 763 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 764 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_10"   --->   Operation 764 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 765 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_11, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 765 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 766 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_11"   --->   Operation 766 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 767 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_12, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 767 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 768 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_12"   --->   Operation 768 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 769 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_13, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 769 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 770 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_13"   --->   Operation 770 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 771 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_14, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 771 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 772 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_14"   --->   Operation 772 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 773 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_15, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 773 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 774 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %result_Q_15"   --->   Operation 774 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 775 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i18 %new_sample"   --->   Operation 775 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 776 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %new_sample, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 776 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 777 [1/1] (0.00ns)   --->   "%corr_I_load = load i24 %corr_I" [receiver.cpp:252]   --->   Operation 777 'load' 'corr_I_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 778 [1/1] (0.00ns)   --->   "%corr_Q_load = load i24 %corr_Q" [receiver.cpp:253]   --->   Operation 778 'load' 'corr_Q_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 779 [1/1] (0.00ns)   --->   "%store_ln255 = store i24 %corr_accum_I, i24 %corr_I" [receiver.cpp:255]   --->   Operation 779 'store' 'store_ln255' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 780 [1/1] (0.00ns)   --->   "%store_ln256 = store i24 %corr_accum_Q, i24 %corr_Q" [receiver.cpp:256]   --->   Operation 780 'store' 'store_ln256' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 781 [1/1] (1.58ns)   --->   "%br_ln261 = br i1 %and_ln261, void %cleanup, void %for.body841.preheader" [receiver.cpp:261]   --->   Operation 781 'br' 'br_ln261' <Predicate = true> <Delay = 1.58>
ST_57 : Operation 782 [2/2] (0.00ns)   --->   "%call_ln252 = call void @receiver_Pipeline_VITIS_LOOP_264_22, i24 %corr_I_load, i24 %corr_Q_load, i24 %result_I_0, i24 %result_I_1, i24 %result_I_2, i24 %result_I_3, i24 %result_I_4, i24 %result_I_5, i24 %result_I_6, i24 %result_I_7, i24 %result_I_8, i24 %result_I_9, i24 %result_I_10, i24 %result_I_11, i24 %result_I_12, i24 %result_I_13, i24 %result_I_14, i24 %result_I_15, i24 %result_Q_0, i24 %result_Q_1, i24 %result_Q_2, i24 %result_Q_3, i24 %result_Q_4, i24 %result_Q_5, i24 %result_Q_6, i24 %result_Q_7, i24 %result_Q_8, i24 %result_Q_9, i24 %result_Q_10, i24 %result_Q_11, i24 %result_Q_12, i24 %result_Q_13, i24 %result_Q_14, i24 %result_Q_15, i18 %matched_I_12, i18 %matched_Q_12" [receiver.cpp:252]   --->   Operation 782 'call' 'call_ln252' <Predicate = (and_ln261)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 1.58>
ST_58 : Operation 783 [1/2] (0.00ns)   --->   "%call_ln252 = call void @receiver_Pipeline_VITIS_LOOP_264_22, i24 %corr_I_load, i24 %corr_Q_load, i24 %result_I_0, i24 %result_I_1, i24 %result_I_2, i24 %result_I_3, i24 %result_I_4, i24 %result_I_5, i24 %result_I_6, i24 %result_I_7, i24 %result_I_8, i24 %result_I_9, i24 %result_I_10, i24 %result_I_11, i24 %result_I_12, i24 %result_I_13, i24 %result_I_14, i24 %result_I_15, i24 %result_Q_0, i24 %result_Q_1, i24 %result_Q_2, i24 %result_Q_3, i24 %result_Q_4, i24 %result_Q_5, i24 %result_Q_6, i24 %result_Q_7, i24 %result_Q_8, i24 %result_Q_9, i24 %result_Q_10, i24 %result_Q_11, i24 %result_Q_12, i24 %result_Q_13, i24 %result_Q_14, i24 %result_Q_15, i18 %matched_I_12, i18 %matched_Q_12" [receiver.cpp:252]   --->   Operation 783 'call' 'call_ln252' <Predicate = (and_ln261)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 784 [1/1] (1.58ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 784 'br' 'br_ln0' <Predicate = (and_ln261)> <Delay = 1.58>
ST_58 : Operation 785 [1/1] (0.00ns)   --->   "%retval_0 = phi i1 1, void %for.body841.preheader, i1 0, void %entry"   --->   Operation 785 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln276 = zext i1 %retval_0" [receiver.cpp:276]   --->   Operation 786 'zext' 'zext_ln276' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 787 [1/1] (0.00ns)   --->   "%ret_ln276 = ret i32 %zext_ln276" [receiver.cpp:276]   --->   Operation 787 'ret' 'ret_ln276' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.802ns
The critical path consists of the following:
	'load' operation ('carrier_pos_1_load', receiver.cpp:44) on static variable 'carrier_pos_1' [631]  (0.000 ns)
	'add' operation ('add_ln46', receiver.cpp:46) [644]  (2.552 ns)
	'icmp' operation ('icmp_ln47', receiver.cpp:47) [645]  (2.552 ns)
	'select' operation ('select_ln47', receiver.cpp:47) [646]  (0.698 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation ('cos_coefficients_table_load', receiver.cpp:44) on array 'cos_coefficients_table' [635]  (2.322 ns)

 <State 3>: 5.593ns
The critical path consists of the following:
	wire read operation ('new_sample_read') on port 'new_sample' [186]  (0.000 ns)
	'mul' operation ('mul_ln44', receiver.cpp:44) [637]  (5.593 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln57', receiver.cpp:57) of variable 'new_sample_I', receiver.cpp:44 on array 'samples_I_11' [649]  (3.254 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('filt_1_I_7_addr_1', receiver.cpp:89) [664]  (0.000 ns)
	'load' operation ('filt_1_I_7_load', receiver.cpp:89) on array 'filt_1_I', receiver.cpp:80 [665]  (2.322 ns)

 <State 10>: 6.780ns
The critical path consists of the following:
	'load' operation ('filt_1_I_7_load', receiver.cpp:89) on array 'filt_1_I', receiver.cpp:80 [665]  (2.322 ns)
	'add' operation ('add_ln89', receiver.cpp:89) [669]  (2.136 ns)
	'store' operation ('store_ln89', receiver.cpp:89) of variable 'add_ln89', receiver.cpp:89 on array 'filt_1_I', receiver.cpp:80 [670]  (2.322 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 3.238ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'receiver_Pipeline_VITIS_LOOP_120_9' [698]  (3.238 ns)

 <State 21>: 7.216ns
The critical path consists of the following:
	'load' operation ('filt_6_I_2_0117_loc_load') on local variable 'filt_6_I_2_0117_loc' [702]  (0.000 ns)
	'add' operation ('add_ln124', receiver.cpp:124) [705]  (0.000 ns)
	'add' operation ('accum_I', receiver.cpp:124) [706]  (3.962 ns)
	'store' operation ('store_ln137', receiver.cpp:137) of variable 'accum_I', receiver.cpp:124 on array 'matched_I_11' [710]  (3.254 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('arr_7_I_addr_2', receiver.cpp:223) [752]  (0.000 ns)
	'load' operation ('arr_7_I_load', receiver.cpp:223) on array 'arr_7_I', receiver.cpp:216 [753]  (2.322 ns)

 <State 39>: 7.137ns
The critical path consists of the following:
	'load' operation ('arr_7_I_load', receiver.cpp:223) on array 'arr_7_I', receiver.cpp:216 [753]  (2.322 ns)
	'add' operation ('add_ln223', receiver.cpp:223) [757]  (2.493 ns)
	'store' operation ('store_ln223', receiver.cpp:223) of variable 'add_ln223', receiver.cpp:223 on array 'arr_7_I', receiver.cpp:216 [758]  (2.322 ns)

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 0.000ns
The critical path consists of the following:

 <State 42>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('arr_8_I_addr_2', receiver.cpp:232) [771]  (0.000 ns)
	'load' operation ('arr_8_I_load', receiver.cpp:232) on array 'arr_8_I', receiver.cpp:225 [772]  (2.322 ns)

 <State 43>: 7.166ns
The critical path consists of the following:
	'load' operation ('arr_8_I_load', receiver.cpp:232) on array 'arr_8_I', receiver.cpp:225 [772]  (2.322 ns)
	'add' operation ('add_ln232', receiver.cpp:232) [774]  (2.522 ns)
	'store' operation ('store_ln232', receiver.cpp:232) of variable 'add_ln232', receiver.cpp:232 on array 'arr_8_I', receiver.cpp:225 [775]  (2.322 ns)

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 1.588ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'receiver_Pipeline_VITIS_LOOP_237_20' [781]  (1.588 ns)

 <State 46>: 0.000ns
The critical path consists of the following:

 <State 47>: 0.000ns
The critical path consists of the following:

 <State 48>: 2.314ns
The critical path consists of the following:
	'load' operation ('arr_10_I_1_0126_loc_load') on local variable 'arr_10_I_1_0126_loc' [793]  (0.000 ns)
	'add' operation ('corr_accum_I', receiver.cpp:249) [795]  (2.314 ns)

 <State 49>: 6.540ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.588 ns)
'mul' operation ('mul_ln257', receiver.cpp:257) [803]  (4.952 ns)

 <State 50>: 3.103ns
The critical path consists of the following:
	'add' operation ('add_ln257', receiver.cpp:257) [808]  (3.103 ns)

 <State 51>: 4.377ns
The critical path consists of the following:
	'sub' operation ('sub_ln257', receiver.cpp:257) [815]  (2.552 ns)
	'sub' operation ('sub_ln257_3', receiver.cpp:257) [820]  (1.825 ns)

 <State 52>: 7.173ns
The critical path consists of the following:
	'add' operation ('add_ln257_2', receiver.cpp:257) [833]  (2.552 ns)
	'lshr' operation ('lshr_ln257', receiver.cpp:257) [835]  (4.621 ns)

 <State 53>: 3.131ns
The critical path consists of the following:
	'select' operation ('select_ln257', receiver.cpp:257) [839]  (0.000 ns)
	'add' operation ('add_ln257_3', receiver.cpp:257) [842]  (3.131 ns)

 <State 54>: 5.615ns
The critical path consists of the following:
	'select' operation ('select_ln257_1', receiver.cpp:257) [846]  (1.248 ns)
	'add' operation ('add_ln257_4', receiver.cpp:257) [849]  (3.669 ns)
	'select' operation ('select_ln257_2', receiver.cpp:257) [854]  (0.698 ns)

 <State 55>: 5.431ns
The critical path consists of the following:
	'load' operation ('corr_abs_1_load', receiver.cpp:254) on static variable 'corr_abs_1' [799]  (0.000 ns)
	multiplexor before operation 'fcmp' with delay (1.588 ns)
'fcmp' operation ('tmp_9', receiver.cpp:261) [862]  (3.843 ns)

 <State 56>: 6.409ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', receiver.cpp:261) [862]  (5.431 ns)
	'and' operation ('and_ln261', receiver.cpp:261) [872]  (0.978 ns)

 <State 57>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('retval_0') [878]  (1.588 ns)

 <State 58>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('retval_0') [878]  (1.588 ns)
	'phi' operation ('retval_0') [878]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
