// Seed: 2268476585
module module_0 (
    input tri1 id_0,
    input tri1 id_1
);
  wire id_3, id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4,
      id_4
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1,
    input  wor   id_2,
    output tri1  id_3
);
  supply1 id_5;
  ;
  parameter id_6 = 1;
  assign id_1 = id_5;
  assign id_5 = -1;
  always @(negedge id_6 == -1) begin : LABEL_0
    id_1 <= 1'b0;
  end
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_2,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40
);
  input wire id_40;
  output wire id_39;
  input wire id_38;
  input wire id_37;
  output wire id_36;
  input wire id_35;
  input wire id_34;
  inout wire id_33;
  inout wire id_32;
  inout wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wand id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_12 = -1;
  assign id_28 = id_6;
endmodule
