strict digraph "compose( ,  )" {
	node [label="\N"];
	"32:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa536083dd0>",
		fillcolor=springgreen,
		label="32:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa535c5bfd0>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:IF" -> "33:IF"	 [cond="['Negative']",
		label="!(Negative)",
		lineno=32];
	"32:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa537b40a90>",
		fillcolor=firebrick,
		label="32:NS
DividerCounter <= DividerCounter + 2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa537b40a90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"32:IF" -> "32:NS"	 [cond="['Negative']",
		label=Negative,
		lineno=32];
	"33:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa53608ff10>",
		fillcolor=firebrick,
		label="33:NS
DividerCounter <= DividerCounter;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa53608ff10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"33:IF" -> "33:NS"	 [cond="['Positive']",
		label=Positive,
		lineno=33];
	"34:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5359bc110>",
		fillcolor=firebrick,
		label="34:NS
DividerCounter <= DividerCounter + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5359bc110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"33:IF" -> "34:NS"	 [cond="['Positive']",
		label="!(Positive)",
		lineno=33];
	"35:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5359bc290>",
		fillcolor=firebrick,
		label="35:NS
FrequencyOut <= ~FrequencyOut;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5359bc290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_28:AL"	 [def_var="['FrequencyOut', 'DividerCounter']",
		label="Leaf_28:AL"];
	"35:NS" -> "Leaf_28:AL"	 [cond="[]",
		lineno=None];
	"28:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fa535dab3d0>",
		clk_sens=True,
		fillcolor=gold,
		label="28:AL",
		sens="['MainClock']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['DividerMaxValue', 'FrequencyOut', 'DividerCounter', 'Negative', 'Positive']"];
	"Leaf_28:AL" -> "28:AL";
	"31:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa535daf190>",
		fillcolor=firebrick,
		label="31:NS
DividerCounter <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa535daf190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"31:NS" -> "Leaf_28:AL"	 [cond="[]",
		lineno=None];
	"33:NS" -> "Leaf_28:AL"	 [cond="[]",
		lineno=None];
	"35:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa53608fb50>",
		fillcolor=springgreen,
		label="35:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"35:IF" -> "35:NS"	 [cond="['DividerCounter']",
		label="(DividerCounter == 0)",
		lineno=35];
	"30:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa535dc7850>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:IF" -> "32:IF"	 [cond="['DividerCounter', 'DividerMaxValue']",
		label="!((DividerCounter >= DividerMaxValue - 1))",
		lineno=30];
	"30:IF" -> "31:NS"	 [cond="['DividerCounter', 'DividerMaxValue']",
		label="(DividerCounter >= DividerMaxValue - 1)",
		lineno=30];
	"32:NS" -> "Leaf_28:AL"	 [cond="[]",
		lineno=None];
	"29:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fa535daba10>",
		fillcolor=turquoise,
		label="29:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"28:AL" -> "29:BL"	 [cond="[]",
		lineno=None];
	"29:BL" -> "35:IF"	 [cond="[]",
		lineno=None];
	"29:BL" -> "30:IF"	 [cond="[]",
		lineno=None];
	"34:NS" -> "Leaf_28:AL"	 [cond="[]",
		lineno=None];
}
