<profile>

<section name = "Vitis HLS Report for 'conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2'" level="0">
<item name = "Date">Tue Oct 31 13:44:47 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2326, 2326, 23.260 us, 23.260 us, 2326, 2326, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_104_1_VITIS_LOOP_105_2">2324, 2324, 30, 17, 1, 136, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 608, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 375, -</column>
<column name="Register">-, -, 155, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_6ns_18ns_19s_25_4_1_U21">mac_muladd_6ns_18ns_19s_25_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln104_1_fu_393_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln104_2_fu_349_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln104_fu_361_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln105_fu_403_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln113_10_fu_683_p2">+, 0, 0, 19, 12, 4</column>
<column name="add_ln113_11_fu_698_p2">+, 0, 0, 19, 12, 4</column>
<column name="add_ln113_12_fu_713_p2">+, 0, 0, 19, 12, 4</column>
<column name="add_ln113_13_fu_728_p2">+, 0, 0, 19, 12, 4</column>
<column name="add_ln113_14_fu_743_p2">+, 0, 0, 19, 12, 4</column>
<column name="add_ln113_15_fu_758_p2">+, 0, 0, 19, 12, 4</column>
<column name="add_ln113_16_fu_773_p2">+, 0, 0, 19, 12, 4</column>
<column name="add_ln113_17_fu_788_p2">+, 0, 0, 19, 12, 5</column>
<column name="add_ln113_1_fu_547_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln113_2_fu_563_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln113_3_fu_578_p2">+, 0, 0, 19, 12, 2</column>
<column name="add_ln113_4_fu_593_p2">+, 0, 0, 19, 12, 2</column>
<column name="add_ln113_5_fu_608_p2">+, 0, 0, 19, 12, 3</column>
<column name="add_ln113_6_fu_623_p2">+, 0, 0, 19, 12, 3</column>
<column name="add_ln113_7_fu_638_p2">+, 0, 0, 19, 12, 3</column>
<column name="add_ln113_8_fu_653_p2">+, 0, 0, 19, 12, 3</column>
<column name="add_ln113_9_fu_668_p2">+, 0, 0, 19, 12, 4</column>
<column name="add_ln113_fu_525_p2">+, 0, 0, 16, 9, 9</column>
<column name="empty_103_fu_486_p2">+, 0, 0, 64, 64, 64</column>
<column name="empty_fu_427_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp1_fu_481_p2">+, 0, 0, 64, 64, 64</column>
<column name="empty_102_fu_456_p2">-, 0, 0, 26, 19, 19</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp0_stage12_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln104_fu_343_p2">icmp, 0, 0, 15, 8, 8</column>
<column name="icmp_ln105_fu_367_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="select_ln104_1_fu_381_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln104_fu_373_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">89, 18, 1, 18</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_by_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_nin_load">9, 2, 4, 8</column>
<column name="by_fu_132">9, 2, 5, 10</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_140">9, 2, 8, 16</column>
<column name="input_fm_buffer_1_address0">89, 18, 12, 216</column>
<column name="input_fm_buffer_1_d0">89, 18, 32, 576</column>
<column name="nin_fu_136">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln113_1_reg_881">12, 0, 12, 0</column>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="by_fu_132">5, 0, 5, 0</column>
<column name="gmem_addr_15_reg_875">64, 0, 64, 0</column>
<column name="icmp_ln104_reg_849">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_140">8, 0, 8, 0</column>
<column name="nin_fu_136">4, 0, 4, 0</column>
<column name="reg_321">32, 0, 32, 0</column>
<column name="select_ln104_1_reg_859">4, 0, 4, 0</column>
<column name="select_ln104_reg_853">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="shl_ln3">in, 6, ap_none, shl_ln3, scalar</column>
<column name="select_ln30_1">in, 8, ap_none, select_ln30_1, scalar</column>
<column name="select_ln30">in, 4, ap_none, select_ln30, scalar</column>
<column name="input_ftmap">in, 64, ap_none, input_ftmap, scalar</column>
<column name="input_fm_buffer_1_address0">out, 12, ap_memory, input_fm_buffer_1, array</column>
<column name="input_fm_buffer_1_ce0">out, 1, ap_memory, input_fm_buffer_1, array</column>
<column name="input_fm_buffer_1_we0">out, 1, ap_memory, input_fm_buffer_1, array</column>
<column name="input_fm_buffer_1_d0">out, 32, ap_memory, input_fm_buffer_1, array</column>
</table>
</item>
</section>
</profile>
