git clone --depth 1 --no-tags https://github.com/LinusWangg/pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270714736
git clone --depth 1 --no-tags https://github.com/chenzhicun/SJTU-CS145-Arch-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267846754
git clone --depth 1 --no-tags https://github.com/wshahbaz/FPGA_Pipelined_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266686302
git clone --depth 1 --no-tags https://github.com/mjneri/coe113-dump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273473508
git clone --depth 1 --no-tags https://github.com/dantrim/htt_tp_fw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272992840
git clone --depth 1 --no-tags https://github.com/Winters123/FECON.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274742118
git clone --depth 1 --no-tags https://github.com/nobotro/fpga_mandelbrot_fractal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273757764
git clone --depth 1 --no-tags https://github.com/mokumus/NumberAnalyzerFSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270287031
git clone --depth 1 --no-tags https://github.com/Embedfire-altera/ebf_ep4ce10_mini_tutorial_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271422414
git clone --depth 1 --no-tags https://github.com/Joshua-401/Formal_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266727302
git clone --depth 1 --no-tags https://github.com/OpenROAD-Cloud/gcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274534088
git clone --depth 1 --no-tags https://github.com/n0nuser/Contador-Arbitrario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272192262
git clone --depth 1 --no-tags https://github.com/Campo87/8-bit-Power-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269263054
git clone --depth 1 --no-tags https://github.com/Rapidnack/Fx2DeviceServer5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270943246
git clone --depth 1 --no-tags https://github.com/magpie70/FindMaxNumber.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267063412
git clone --depth 1 --no-tags https://github.com/ajaykatoch1/Single-Cycle-Matrix-Multiplication-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274531828
git clone --depth 1 --no-tags https://github.com/luoqiaofa/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273914251
git clone --depth 1 --no-tags https://github.com/ineganov/pnetlist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270454765
git clone --depth 1 --no-tags https://github.com/kimchange/8-bit-CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266341582
git clone --depth 1 --no-tags https://github.com/tim1207/3bit-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270636050
git clone --depth 1 --no-tags https://github.com/a-vegetable-dog/QIAN_KUN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272701040
git clone --depth 1 --no-tags https://github.com/jpt13653903/FPGA_Tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273964873
git clone --depth 1 --no-tags https://github.com/Abhay-Rj/RV_SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274839473
git clone --depth 1 --no-tags https://github.com/lootr5858/EECE490_embedded-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266476044
git clone --depth 1 --no-tags https://github.com/vinitpulstya/booth-s-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267086982
git clone --depth 1 --no-tags https://github.com/ADEPT-Group/GPU-Accelerated-Logic-Re-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268416994
git clone --depth 1 --no-tags https://github.com/deep6000/Magical-Pug-Verilog-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273349975
git clone --depth 1 --no-tags https://github.com/OpenROAD-Cloud/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275038622
git clone --depth 1 --no-tags https://github.com/trustworthy-systems-iitk/bsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274469618
git clone --depth 1 --no-tags https://github.com/RobertoBeltran7/ECE270.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272087874
git clone --depth 1 --no-tags https://github.com/nadaelsayed11/Randomizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269437603
git clone --depth 1 --no-tags https://github.com/rikosellic/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271213889
git clone --depth 1 --no-tags https://github.com/Vaccinated/Matrix_Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269144406
git clone --depth 1 --no-tags https://github.com/yuhei1horibe/verilog_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266390334
git clone --depth 1 --no-tags https://github.com/rs3319/EE1-CPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268693574
git clone --depth 1 --no-tags https://github.com/enewen0324/CO_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268688350
git clone --depth 1 --no-tags https://github.com/reelbeelveel/binary_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267168389
git clone --depth 1 --no-tags https://github.com/zhangzek/SDRAM_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266026892
git clone --depth 1 --no-tags https://github.com/DarkenedOrigins/5stageCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267991372
git clone --depth 1 --no-tags https://github.com/aqjol21/FPGA-Bubble-Sort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269976889
git clone --depth 1 --no-tags https://github.com/jeceljr/pong-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265983046
git clone --depth 1 --no-tags https://github.com/bansil-vaghasiya/Floating-point-single-precision-adder-and-multiplier-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271725925
git clone --depth 1 --no-tags https://github.com/SergiuBabin/Laboratoare-CN1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269425544
git clone --depth 1 --no-tags https://github.com/BG5CPU/ASRTU_InterfaceBoard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269297163
git clone --depth 1 --no-tags https://github.com/PackerO/AX301_audio_play.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271172082
git clone --depth 1 --no-tags https://github.com/CapriciousRebel/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271492383
git clone --depth 1 --no-tags https://github.com/cyberfantom2000/pcma_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268856470
git clone --depth 1 --no-tags https://github.com/yth98/DSD_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271471398
git clone --depth 1 --no-tags https://github.com/m-sabihul-hasan/CS330L-RISC-V-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274218322
git clone --depth 1 --no-tags https://github.com/Jettypile/Proc_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268969059
git clone --depth 1 --no-tags https://github.com/keshav23garg/Samir-Palnitkar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269008555
git clone --depth 1 --no-tags https://github.com/offox/guitar-effects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268292464
git clone --depth 1 --no-tags https://github.com/AmirAbaskohi/MultiCycleMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268344832
git clone --depth 1 --no-tags https://github.com/sharondevs/RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272972740
git clone --depth 1 --no-tags https://github.com/wzz91225/EDA_Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269431808
git clone --depth 1 --no-tags https://github.com/kaustuvsahu/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270215545
git clone --depth 1 --no-tags https://github.com/Rapidnack/Fx2DeviceServer4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270860109
git clone --depth 1 --no-tags https://github.com/Rapidnack/Fx2DeviceServer6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270301114
git clone --depth 1 --no-tags https://github.com/AmirAbaskohi/BoothMultiplierInVerilog6bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268344280
git clone --depth 1 --no-tags https://github.com/Satjpatel/Programmable-Logic-Block-for-Peripheral-Device-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268063113
git clone --depth 1 --no-tags https://github.com/Woodrowswork/CNN-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274253505
git clone --depth 1 --no-tags https://github.com/ho-ri1991/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273918678
git clone --depth 1 --no-tags https://github.com/arshynzhanbolatov/neuroNOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266634871
git clone --depth 1 --no-tags https://github.com/jasonlin316/two-piece-affine-gap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267844764
git clone --depth 1 --no-tags https://github.com/alpsalps/CPU_MIPS-C3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273627162
git clone --depth 1 --no-tags https://github.com/x0pr4nt3s/Proyecto_arquitectura_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274412225
git clone --depth 1 --no-tags https://github.com/shayan-taheri/VLSI_Testing_TetraMAX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268580961
git clone --depth 1 --no-tags https://github.com/Mostafa-wael/SPI-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267892414
git clone --depth 1 --no-tags https://github.com/yrsltn/Integrated-Circuit-Desing-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267693345
git clone --depth 1 --no-tags https://github.com/AmirAbaskohi/SingleCycleMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268344474
git clone --depth 1 --no-tags https://github.com/tommythorn/verilog-sim-bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271673461
git clone --depth 1 --no-tags https://github.com/pelusodan/MIPS-MulitCycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268971569
git clone --depth 1 --no-tags https://github.com/ebrargomer/Logic-design--Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271799216
git clone --depth 1 --no-tags https://github.com/savolla/xkarna.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274239826
git clone --depth 1 --no-tags https://github.com/av-shek/Processor-Designing-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271243558
git clone --depth 1 --no-tags https://github.com/pelusodan/ARMv8MultiCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270897583
git clone --depth 1 --no-tags https://github.com/Satjpatel/Automatic-Food-Counter-using-Verilog-HDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266192429
git clone --depth 1 --no-tags https://github.com/hucader95016/Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272484545
git clone --depth 1 --no-tags https://github.com/BrandonMFong/FPGAClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273357708
git clone --depth 1 --no-tags https://github.com/dhaivat7/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273126255
git clone --depth 1 --no-tags https://github.com/Caspar21/mac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269572175
git clone --depth 1 --no-tags https://github.com/Blinkinlabs/upduino_micromatrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274996794
git clone --depth 1 --no-tags https://github.com/novi/i2s_to_lj16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273461830
git clone --depth 1 --no-tags https://github.com/imbrem/rapids.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274582403
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/wp2-simulacion-captura-grupo-03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274723511
git clone --depth 1 --no-tags https://github.com/yunusdawji/roccverilogaccelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273979009
git clone --depth 1 --no-tags https://github.com/ajaykatoch1/32_Bit_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274213752
git clone --depth 1 --no-tags https://github.com/robmacl/ilemt_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267881627
git clone --depth 1 --no-tags https://github.com/likelion-hyeonjun/DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271193863
git clone --depth 1 --no-tags https://github.com/Rizwan-S/VerilogProgress.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269598846
git clone --depth 1 --no-tags https://github.com/cadenmr/datatape.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269588721
git clone --depth 1 --no-tags https://github.com/Anudeepreddynarala/Stepper_motor_control_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273263307
git clone --depth 1 --no-tags https://github.com/MuhanadAtef/16-bit-fixed-point-divisor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273505217
git clone --depth 1 --no-tags https://github.com/RTae/CPE224-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267128748
git clone --depth 1 --no-tags https://github.com/232322336666/de2---115-FPGA-lab-and-nios-ii-lab-opensouce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268977829
git clone --depth 1 --no-tags https://github.com/Beaker73/Verilog8Bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269115846
git clone --depth 1 --no-tags https://github.com/tasuka98/SPI_Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266257627
git clone --depth 1 --no-tags https://github.com/iremkilinc99/Bil264-dev1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266183590
git clone --depth 1 --no-tags https://github.com/JDLopes/iob-mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268542406
