{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594326309315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594326309330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 09 17:25:09 2020 " "Processing started: Thu Jul 09 17:25:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594326309330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326309330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326309330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594326311315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594326311315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_converter-arch_1 " "Found design unit 1: clock_converter-arch_1" {  } { { "clock_converter.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/clock_converter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335215 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_converter " "Found entity 1: clock_converter" {  } { { "clock_converter.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/clock_converter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ual_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ual_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ual_ctrl-arch_1 " "Found design unit 1: ual_ctrl-arch_1" {  } { { "ual_ctrl.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/ual_ctrl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335262 ""} { "Info" "ISGN_ENTITY_NAME" "1 ual_ctrl " "Found entity 1: ual_ctrl" {  } { { "ual_ctrl.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/ual_ctrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ual-arch_1 " "Found design unit 1: ual-arch_1" {  } { { "ual.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/ual.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335293 ""} { "Info" "ISGN_ENTITY_NAME" "1 ual " "Found entity 1: ual" {  } { { "ual.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/ual.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-arch_1 " "Found design unit 1: subtrator-arch_1" {  } { { "subtrator.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/subtrator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335324 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/subtrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_signed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_signed-arch_1 " "Found design unit 1: somador_signed-arch_1" {  } { { "somador_signed.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/somador_signed.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335387 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_signed " "Found entity 1: somador_signed" {  } { { "somador_signed.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/somador_signed.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-soma " "Found design unit 1: somador-soma" {  } { { "somador.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335403 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seletor_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seletor_5bit-arch_1 " "Found design unit 1: seletor_5bit-arch_1" {  } { { "seletor_5bit.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/seletor_5bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335418 ""} { "Info" "ISGN_ENTITY_NAME" "1 seletor_5bit " "Found entity 1: seletor_5bit" {  } { { "seletor_5bit.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/seletor_5bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-arch_1 " "Found design unit 1: reg_bank-arch_1" {  } { { "reg_bank.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/reg_bank.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335465 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "reg_bank.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/reg_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch_1 " "Found design unit 1: reg-arch_1" {  } { { "reg.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335496 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32b-arch_1 " "Found design unit 1: or_32b-arch_1" {  } { { "or_32b.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/or_32b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335496 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32b " "Found entity 1: or_32b" {  } { { "or_32b.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/or_32b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_32Bits-seletor " "Found design unit 1: mux2_1_32Bits-seletor" {  } { { "mux2_1_32Bits.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/mux2_1_32Bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335512 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_32Bits " "Found entity 1: mux2_1_32Bits" {  } { { "mux2_1_32Bits.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/mux2_1_32Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lessthan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lessthan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lessThan-arch_1 " "Found design unit 1: lessThan-arch_1" {  } { { "lessThan.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/lessThan.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335527 ""} { "Info" "ISGN_ENTITY_NAME" "1 lessThan " "Found entity 1: lessThan" {  } { { "lessThan.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/lessThan.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift_26bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshift_26bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leftShift_26bit-arch_1 " "Found design unit 1: leftShift_26bit-arch_1" {  } { { "leftShift_26bit.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/leftShift_26bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335559 ""} { "Info" "ISGN_ENTITY_NAME" "1 leftShift_26bit " "Found entity 1: leftShift_26bit" {  } { { "leftShift_26bit.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/leftShift_26bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leftShift-arch_1 " "Found design unit 1: leftShift-arch_1" {  } { { "leftShift.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/leftShift.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335559 ""} { "Info" "ISGN_ENTITY_NAME" "1 leftShift " "Found entity 1: leftShift" {  } { { "leftShift.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/leftShift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor-arch_1 " "Found design unit 1: extensor-arch_1" {  } { { "extensor.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/extensor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335574 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/extensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-arch_1 " "Found design unit 1: data_mem-arch_1" {  } { { "data_mem.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/data_mem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335605 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arch_1 " "Found design unit 1: controller-arch_1" {  } { { "controller.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335637 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatenador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador-arch_1 " "Found design unit 1: concatenador-arch_1" {  } { { "concatenador.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/concatenador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335652 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador " "Found entity 1: concatenador" {  } { { "concatenador.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/concatenador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_32b-arch_1 " "Found design unit 1: and_32b-arch_1" {  } { { "and_32b.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/and_32b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335652 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_32b " "Found entity 1: and_32b" {  } { { "and_32b.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/and_32b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst1-arch_1 " "Found design unit 1: inst1-arch_1" {  } { { "inst1.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335715 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst1 " "Found entity 1: inst1" {  } { { "inst1.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst2-arch_1 " "Found design unit 1: inst2-arch_1" {  } { { "inst2.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335746 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst2 " "Found entity 1: inst2" {  } { { "inst2.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-arch_1 " "Found design unit 1: mips-arch_1" {  } { { "mips.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/mips.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335777 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/mips.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594326335777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326335777 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector reg.vhd(5) " "VHDL type inferencing warning at reg.vhd(5): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "reg.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/reg.vhd" 5 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326335809 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector reg.vhd(7) " "VHDL type inferencing warning at reg.vhd(7): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "reg.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/reg.vhd" 7 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326335809 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(7) " "VHDL type inferencing warning at inst1.vhd(7): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "inst1.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst1.vhd" 7 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326335824 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(22) " "VHDL type inferencing warning at inst1.vhd(22): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "inst1.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst1.vhd" 22 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326335824 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(21) " "VHDL type inferencing warning at inst1.vhd(21): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "inst1.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst1.vhd" 21 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326335824 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(20) " "VHDL type inferencing warning at inst1.vhd(20): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "inst1.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst1.vhd" 20 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326335824 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(19) " "VHDL type inferencing warning at inst1.vhd(19): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "inst1.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst1.vhd" 19 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326335824 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(18) " "VHDL type inferencing warning at inst1.vhd(18): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "inst1.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst1.vhd" 18 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326335824 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(17) " "VHDL type inferencing warning at inst1.vhd(17): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "inst1.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst1.vhd" 17 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326335824 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(16) " "VHDL type inferencing warning at inst1.vhd(16): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "inst1.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst1.vhd" 16 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326335824 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(15) " "VHDL type inferencing warning at inst1.vhd(15): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "inst1.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst1.vhd" 15 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326335824 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst2.vhd(7) " "VHDL type inferencing warning at inst2.vhd(7): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "inst2.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst2.vhd" 7 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326335824 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst2.vhd(16) " "VHDL type inferencing warning at inst2.vhd(16): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "inst2.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst2.vhd" 16 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326335824 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst2.vhd(15) " "VHDL type inferencing warning at inst2.vhd(15): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "inst2.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst2.vhd" 15 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326335824 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst2.vhd(14) " "VHDL type inferencing warning at inst2.vhd(14): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "inst2.vhd" "" { Text "C:/Users/hilso/Downloads/mips/mips/inst2.vhd" 14 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326335824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_converter " "Elaborating entity \"clock_converter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594326336152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594326340479 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594326343698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594326343698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594326345947 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594326345947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594326345947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594326345947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594326346041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 09 17:25:46 2020 " "Processing ended: Thu Jul 09 17:25:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594326346041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594326346041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594326346041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594326346041 ""}
