`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Sep  7 2022 16:12:05 CEST (Sep  7 2022 14:12:05 UTC)

module fir_Add_3U_4_1(in1, out1);
  input [2:0] in1;
  output [2:0] out1;
  wire [2:0] in1;
  wire [2:0] out1;
  wire inc_add_21_2_1_n_0, inc_add_21_2_1_n_1, inc_add_21_2_1_n_2;
  INVX1 g2(.A (in1[0]), .Y (out1[0]));
  MXI2X1 inc_add_21_2_1_g19(.A (in1[2]), .B (inc_add_21_2_1_n_1), .S0
       (inc_add_21_2_1_n_2), .Y (out1[2]));
  MXI2XL inc_add_21_2_1_g20(.A (inc_add_21_2_1_n_0), .B (in1[1]), .S0
       (in1[0]), .Y (out1[1]));
  NAND2X8 inc_add_21_2_1_g21(.A (in1[1]), .B (in1[0]), .Y
       (inc_add_21_2_1_n_2));
  INVX1 inc_add_21_2_1_g22(.A (in1[2]), .Y (inc_add_21_2_1_n_1));
  INVX1 inc_add_21_2_1_g23(.A (in1[1]), .Y (inc_add_21_2_1_n_0));
endmodule


