<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_mpu__armv7_8h_source" xml:lang="en-US">
<title>mpu_armv7.h</title>
<indexterm><primary>Inc/mpu_armv7.h</primary></indexterm>
<programlisting linenumbering="unnumbered"><anchor xml:id="_mpu__armv7_8h_source_1l00001"/>00001 <emphasis role="comment">/******************************************************************************</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00002"/>00002 <emphasis role="comment">&#32;*&#32;@file&#32;&#32;&#32;&#32;&#32;mpu_armv7.h</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00003"/>00003 <emphasis role="comment">&#32;*&#32;@brief&#32;&#32;&#32;&#32;CMSIS&#32;MPU&#32;API&#32;for&#32;Armv7-M&#32;MPU</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00004"/>00004 <emphasis role="comment">&#32;*&#32;@version&#32;&#32;V5.1.2</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00005"/>00005 <emphasis role="comment">&#32;*&#32;@date&#32;&#32;&#32;&#32;&#32;25.&#32;May&#32;2020</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00006"/>00006 <emphasis role="comment">&#32;******************************************************************************/</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00007"/>00007 <emphasis role="comment">/*</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00008"/>00008 <emphasis role="comment">&#32;*&#32;Copyright&#32;(c)&#32;2017-2020&#32;Arm&#32;Limited.&#32;All&#32;rights&#32;reserved.</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00009"/>00009 <emphasis role="comment">&#32;*</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00010"/>00010 <emphasis role="comment">&#32;*&#32;SPDX-License-Identifier:&#32;Apache-2.0</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00011"/>00011 <emphasis role="comment">&#32;*</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00012"/>00012 <emphasis role="comment">&#32;*&#32;Licensed&#32;under&#32;the&#32;Apache&#32;License,&#32;Version&#32;2.0&#32;(the&#32;License);&#32;you&#32;may</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00013"/>00013 <emphasis role="comment">&#32;*&#32;not&#32;use&#32;this&#32;file&#32;except&#32;in&#32;compliance&#32;with&#32;the&#32;License.</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00014"/>00014 <emphasis role="comment">&#32;*&#32;You&#32;may&#32;obtain&#32;a&#32;copy&#32;of&#32;the&#32;License&#32;at</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00015"/>00015 <emphasis role="comment">&#32;*</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00016"/>00016 <emphasis role="comment">&#32;*&#32;www.apache.org/licenses/LICENSE-2.0</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00017"/>00017 <emphasis role="comment">&#32;*</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00018"/>00018 <emphasis role="comment">&#32;*&#32;Unless&#32;required&#32;by&#32;applicable&#32;law&#32;or&#32;agreed&#32;to&#32;in&#32;writing,&#32;software</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00019"/>00019 <emphasis role="comment">&#32;*&#32;distributed&#32;under&#32;the&#32;License&#32;is&#32;distributed&#32;on&#32;an&#32;AS&#32;IS&#32;BASIS,&#32;WITHOUT</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00020"/>00020 <emphasis role="comment">&#32;*&#32;WARRANTIES&#32;OR&#32;CONDITIONS&#32;OF&#32;ANY&#32;KIND,&#32;either&#32;express&#32;or&#32;implied.</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00021"/>00021 <emphasis role="comment">&#32;*&#32;See&#32;the&#32;License&#32;for&#32;the&#32;specific&#32;language&#32;governing&#32;permissions&#32;and</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00022"/>00022 <emphasis role="comment">&#32;*&#32;limitations&#32;under&#32;the&#32;License.</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00023"/>00023 <emphasis role="comment">&#32;*/</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00024"/>00024 &#32;
<anchor xml:id="_mpu__armv7_8h_source_1l00025"/>00025 <emphasis role="preprocessor">#if&#32;&#32;&#32;defined&#32;(&#32;__ICCARM__&#32;)</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00026"/>00026 <emphasis role="preprocessor">&#32;&#32;#pragma&#32;system_include&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;</emphasis><emphasis role="comment">/*&#32;treat&#32;file&#32;as&#32;system&#32;include&#32;file&#32;for&#32;MISRA&#32;check&#32;*/</emphasis><emphasis role="preprocessor"></emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00027"/>00027 <emphasis role="preprocessor">#elif&#32;defined&#32;(__clang__)</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00028"/>00028 <emphasis role="preprocessor">&#32;&#32;#pragma&#32;clang&#32;system_header&#32;&#32;&#32;&#32;</emphasis><emphasis role="comment">/*&#32;treat&#32;file&#32;as&#32;system&#32;include&#32;file&#32;*/</emphasis><emphasis role="preprocessor"></emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00029"/>00029 <emphasis role="preprocessor">#endif</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00030"/>00030 &#32;
<anchor xml:id="_mpu__armv7_8h_source_1l00031"/>00031 <emphasis role="preprocessor">#ifndef&#32;ARM_MPU_ARMV7_H</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00032"/>00032 <emphasis role="preprocessor">#define&#32;ARM_MPU_ARMV7_H</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00033"/>00033 
<anchor xml:id="_mpu__armv7_8h_source_1l00034"/>00034 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_32B&#32;&#32;&#32;&#32;&#32;&#32;((uint8_t)0x04U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00035"/>00035 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_64B&#32;&#32;&#32;&#32;&#32;&#32;((uint8_t)0x05U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00036"/>00036 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_128B&#32;&#32;&#32;&#32;&#32;((uint8_t)0x06U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00037"/>00037 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_256B&#32;&#32;&#32;&#32;&#32;((uint8_t)0x07U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00038"/>00038 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_512B&#32;&#32;&#32;&#32;&#32;((uint8_t)0x08U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00039"/>00039 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_1KB&#32;&#32;&#32;&#32;&#32;&#32;((uint8_t)0x09U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00040"/>00040 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_2KB&#32;&#32;&#32;&#32;&#32;&#32;((uint8_t)0x0AU)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00041"/>00041 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_4KB&#32;&#32;&#32;&#32;&#32;&#32;((uint8_t)0x0BU)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00042"/>00042 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_8KB&#32;&#32;&#32;&#32;&#32;&#32;((uint8_t)0x0CU)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00043"/>00043 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_16KB&#32;&#32;&#32;&#32;&#32;((uint8_t)0x0DU)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00044"/>00044 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_32KB&#32;&#32;&#32;&#32;&#32;((uint8_t)0x0EU)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00045"/>00045 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_64KB&#32;&#32;&#32;&#32;&#32;((uint8_t)0x0FU)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00046"/>00046 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_128KB&#32;&#32;&#32;&#32;((uint8_t)0x10U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00047"/>00047 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_256KB&#32;&#32;&#32;&#32;((uint8_t)0x11U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00048"/>00048 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_512KB&#32;&#32;&#32;&#32;((uint8_t)0x12U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00049"/>00049 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_1MB&#32;&#32;&#32;&#32;&#32;&#32;((uint8_t)0x13U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00050"/>00050 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_2MB&#32;&#32;&#32;&#32;&#32;&#32;((uint8_t)0x14U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00051"/>00051 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_4MB&#32;&#32;&#32;&#32;&#32;&#32;((uint8_t)0x15U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00052"/>00052 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_8MB&#32;&#32;&#32;&#32;&#32;&#32;((uint8_t)0x16U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00053"/>00053 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_16MB&#32;&#32;&#32;&#32;&#32;((uint8_t)0x17U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00054"/>00054 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_32MB&#32;&#32;&#32;&#32;&#32;((uint8_t)0x18U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00055"/>00055 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_64MB&#32;&#32;&#32;&#32;&#32;((uint8_t)0x19U)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00056"/>00056 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_128MB&#32;&#32;&#32;&#32;((uint8_t)0x1AU)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00057"/>00057 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_256MB&#32;&#32;&#32;&#32;((uint8_t)0x1BU)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00058"/>00058 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_512MB&#32;&#32;&#32;&#32;((uint8_t)0x1CU)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00059"/>00059 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_1GB&#32;&#32;&#32;&#32;&#32;&#32;((uint8_t)0x1DU)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00060"/>00060 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_2GB&#32;&#32;&#32;&#32;&#32;&#32;((uint8_t)0x1EU)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00061"/>00061 <emphasis role="preprocessor">#define&#32;ARM_MPU_REGION_SIZE_4GB&#32;&#32;&#32;&#32;&#32;&#32;((uint8_t)0x1FU)&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00062"/>00062 
<anchor xml:id="_mpu__armv7_8h_source_1l00063"/>00063 <emphasis role="preprocessor">#define&#32;ARM_MPU_AP_NONE&#32;0U&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00064"/>00064 <emphasis role="preprocessor">#define&#32;ARM_MPU_AP_PRIV&#32;1U&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00065"/>00065 <emphasis role="preprocessor">#define&#32;ARM_MPU_AP_URO&#32;&#32;2U&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00066"/>00066 <emphasis role="preprocessor">#define&#32;ARM_MPU_AP_FULL&#32;3U&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00067"/>00067 <emphasis role="preprocessor">#define&#32;ARM_MPU_AP_PRO&#32;&#32;5U&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00068"/>00068 <emphasis role="preprocessor">#define&#32;ARM_MPU_AP_RO&#32;&#32;&#32;6U&#32;</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00069"/>00069 
<anchor xml:id="_mpu__armv7_8h_source_1l00075"/>00075 <emphasis role="preprocessor">#define&#32;ARM_MPU_RBAR(Region,&#32;BaseAddress)&#32;\</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00076"/>00076 <emphasis role="preprocessor">&#32;&#32;(((BaseAddress)&#32;&amp;&#32;MPU_RBAR_ADDR_Msk)&#32;|&#32;&#32;\</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00077"/>00077 <emphasis role="preprocessor">&#32;&#32;&#32;((Region)&#32;&amp;&#32;MPU_RBAR_REGION_Msk)&#32;&#32;&#32;&#32;|&#32;&#32;\</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00078"/>00078 <emphasis role="preprocessor">&#32;&#32;&#32;(MPU_RBAR_VALID_Msk))</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00079"/>00079 
<anchor xml:id="_mpu__armv7_8h_source_1l00088"/>00088 <emphasis role="preprocessor">#define&#32;ARM_MPU_ACCESS_(TypeExtField,&#32;IsShareable,&#32;IsCacheable,&#32;IsBufferable)&#32;&#32;&#32;\</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00089"/>00089 <emphasis role="preprocessor">&#32;&#32;((((TypeExtField)&#32;&lt;&lt;&#32;MPU_RASR_TEX_Pos)&#32;&amp;&#32;MPU_RASR_TEX_Msk)&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;|&#32;\</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00090"/>00090 <emphasis role="preprocessor">&#32;&#32;&#32;(((IsShareable)&#32;&#32;&lt;&lt;&#32;MPU_RASR_S_Pos)&#32;&#32;&#32;&amp;&#32;MPU_RASR_S_Msk)&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;|&#32;\</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00091"/>00091 <emphasis role="preprocessor">&#32;&#32;&#32;(((IsCacheable)&#32;&#32;&lt;&lt;&#32;MPU_RASR_C_Pos)&#32;&#32;&#32;&amp;&#32;MPU_RASR_C_Msk)&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;|&#32;\</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00092"/>00092 <emphasis role="preprocessor">&#32;&#32;&#32;(((IsBufferable)&#32;&lt;&lt;&#32;MPU_RASR_B_Pos)&#32;&#32;&#32;&amp;&#32;MPU_RASR_B_Msk))</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00093"/>00093 
<anchor xml:id="_mpu__armv7_8h_source_1l00103"/>00103 <emphasis role="preprocessor">#define&#32;ARM_MPU_RASR_EX(DisableExec,&#32;AccessPermission,&#32;AccessAttributes,&#32;SubRegionDisable,&#32;Size)&#32;&#32;&#32;&#32;\</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00104"/>00104 <emphasis role="preprocessor">&#32;&#32;((((DisableExec)&#32;&#32;&#32;&#32;&#32;&#32;&lt;&lt;&#32;MPU_RASR_XN_Pos)&#32;&#32;&#32;&amp;&#32;MPU_RASR_XN_Msk)&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;|&#32;\</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00105"/>00105 <emphasis role="preprocessor">&#32;&#32;&#32;(((AccessPermission)&#32;&lt;&lt;&#32;MPU_RASR_AP_Pos)&#32;&#32;&#32;&amp;&#32;MPU_RASR_AP_Msk)&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;|&#32;\</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00106"/>00106 <emphasis role="preprocessor">&#32;&#32;&#32;(((AccessAttributes)&#32;&amp;&#32;(MPU_RASR_TEX_Msk&#32;|&#32;MPU_RASR_S_Msk&#32;|&#32;MPU_RASR_C_Msk&#32;|&#32;MPU_RASR_B_Msk)))&#32;|&#32;\</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00107"/>00107 <emphasis role="preprocessor">&#32;&#32;&#32;(((SubRegionDisable)&#32;&lt;&lt;&#32;MPU_RASR_SRD_Pos)&#32;&#32;&amp;&#32;MPU_RASR_SRD_Msk)&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;|&#32;\</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00108"/>00108 <emphasis role="preprocessor">&#32;&#32;&#32;(((Size)&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&lt;&lt;&#32;MPU_RASR_SIZE_Pos)&#32;&amp;&#32;MPU_RASR_SIZE_Msk)&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;|&#32;\</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00109"/>00109 <emphasis role="preprocessor">&#32;&#32;&#32;(((MPU_RASR_ENABLE_Msk))))</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00110"/>00110 
<anchor xml:id="_mpu__armv7_8h_source_1l00123"/>00123 <emphasis role="preprocessor">#define&#32;ARM_MPU_RASR(DisableExec,&#32;AccessPermission,&#32;TypeExtField,&#32;IsShareable,&#32;IsCacheable,&#32;IsBufferable,&#32;SubRegionDisable,&#32;Size)&#32;\</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00124"/>00124 <emphasis role="preprocessor">&#32;&#32;ARM_MPU_RASR_EX(DisableExec,&#32;AccessPermission,&#32;ARM_MPU_ACCESS_(TypeExtField,&#32;IsShareable,&#32;IsCacheable,&#32;IsBufferable),&#32;SubRegionDisable,&#32;Size)</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00125"/>00125 
<anchor xml:id="_mpu__armv7_8h_source_1l00133"/>00133 <emphasis role="preprocessor">#define&#32;ARM_MPU_ACCESS_ORDERED&#32;ARM_MPU_ACCESS_(0U,&#32;1U,&#32;0U,&#32;0U)</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00134"/>00134 
<anchor xml:id="_mpu__armv7_8h_source_1l00144"/>00144 <emphasis role="preprocessor">#define&#32;ARM_MPU_ACCESS_DEVICE(IsShareable)&#32;((IsShareable)&#32;?&#32;ARM_MPU_ACCESS_(0U,&#32;1U,&#32;0U,&#32;1U)&#32;:&#32;ARM_MPU_ACCESS_(2U,&#32;0U,&#32;0U,&#32;0U))</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00145"/>00145 
<anchor xml:id="_mpu__armv7_8h_source_1l00157"/>00157 <emphasis role="preprocessor">#define&#32;ARM_MPU_ACCESS_NORMAL(OuterCp,&#32;InnerCp,&#32;IsShareable)&#32;ARM_MPU_ACCESS_((4U&#32;|&#32;(OuterCp)),&#32;IsShareable,&#32;((InnerCp)&#32;&gt;&gt;&#32;1U),&#32;((InnerCp)&#32;&amp;&#32;1U))</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00158"/>00158 
<anchor xml:id="_mpu__armv7_8h_source_1l00162"/>00162 <emphasis role="preprocessor">#define&#32;ARM_MPU_CACHEP_NOCACHE&#32;0U</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00163"/>00163 
<anchor xml:id="_mpu__armv7_8h_source_1l00167"/>00167 <emphasis role="preprocessor">#define&#32;ARM_MPU_CACHEP_WB_WRA&#32;1U</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00168"/>00168 
<anchor xml:id="_mpu__armv7_8h_source_1l00172"/>00172 <emphasis role="preprocessor">#define&#32;ARM_MPU_CACHEP_WT_NWA&#32;2U</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00173"/>00173 
<anchor xml:id="_mpu__armv7_8h_source_1l00177"/>00177 <emphasis role="preprocessor">#define&#32;ARM_MPU_CACHEP_WB_NWA&#32;3U</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00178"/>00178 
<anchor xml:id="_mpu__armv7_8h_source_1l00179"/>00179 
<anchor xml:id="_mpu__armv7_8h_source_1l00183"/><link linkend="_struct_a_r_m___m_p_u___region__t">00183</link> <emphasis role="keyword">typedef</emphasis>&#32;<emphasis role="keyword">struct&#32;</emphasis>{
<anchor xml:id="_mpu__armv7_8h_source_1l00184"/><link linkend="_struct_a_r_m___m_p_u___region__t_1a0b30f076910cb037e031563046dd5e10">00184</link> &#32;&#32;uint32_t&#32;<link linkend="_struct_a_r_m___m_p_u___region__t_1a0b30f076910cb037e031563046dd5e10">RBAR</link>;&#32;
<anchor xml:id="_mpu__armv7_8h_source_1l00185"/><link linkend="_struct_a_r_m___m_p_u___region__t_1a868291e1acbf1ce869f6e98a7c68718a">00185</link> &#32;&#32;uint32_t&#32;<link linkend="_struct_a_r_m___m_p_u___region__t_1a868291e1acbf1ce869f6e98a7c68718a">RASR</link>;&#32;
<anchor xml:id="_mpu__armv7_8h_source_1l00186"/>00186 }&#32;<link linkend="_struct_a_r_m___m_p_u___region__t">ARM_MPU_Region_t</link>;
<anchor xml:id="_mpu__armv7_8h_source_1l00187"/>00187 &#32;&#32;&#32;&#32;
<anchor xml:id="_mpu__armv7_8h_source_1l00191"/>00191 __STATIC_INLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;ARM_MPU_Enable(uint32_t&#32;MPU_Control)
<anchor xml:id="_mpu__armv7_8h_source_1l00192"/>00192 {
<anchor xml:id="_mpu__armv7_8h_source_1l00193"/>00193 &#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga671101179b5943990785f36f8c1e2269">__DMB</link>();
<anchor xml:id="_mpu__armv7_8h_source_1l00194"/>00194 &#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>-&gt;CTRL&#32;=&#32;MPU_Control&#32;|&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>;
<anchor xml:id="_mpu__armv7_8h_source_1l00195"/>00195 <emphasis role="preprocessor">#ifdef&#32;SCB_SHCSR_MEMFAULTENA_Msk</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00196"/>00196 &#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;SHCSR&#32;|=&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</link>;
<anchor xml:id="_mpu__armv7_8h_source_1l00197"/>00197 <emphasis role="preprocessor">#endif</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00198"/>00198 &#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_mpu__armv7_8h_source_1l00199"/>00199 &#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_mpu__armv7_8h_source_1l00200"/>00200 }
<anchor xml:id="_mpu__armv7_8h_source_1l00201"/>00201 
<anchor xml:id="_mpu__armv7_8h_source_1l00204"/>00204 __STATIC_INLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;ARM_MPU_Disable(<emphasis role="keywordtype">void</emphasis>)
<anchor xml:id="_mpu__armv7_8h_source_1l00205"/>00205 {
<anchor xml:id="_mpu__armv7_8h_source_1l00206"/>00206 &#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga671101179b5943990785f36f8c1e2269">__DMB</link>();
<anchor xml:id="_mpu__armv7_8h_source_1l00207"/>00207 <emphasis role="preprocessor">#ifdef&#32;SCB_SHCSR_MEMFAULTENA_Msk</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00208"/>00208 &#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>-&gt;SHCSR&#32;&amp;=&#32;~SCB_SHCSR_MEMFAULTENA_Msk;
<anchor xml:id="_mpu__armv7_8h_source_1l00209"/>00209 <emphasis role="preprocessor">#endif</emphasis>
<anchor xml:id="_mpu__armv7_8h_source_1l00210"/>00210 &#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>-&gt;CTRL&#32;&#32;&amp;=&#32;~MPU_CTRL_ENABLE_Msk;
<anchor xml:id="_mpu__armv7_8h_source_1l00211"/>00211 &#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1ga067d257a2b34565410acefb5afef2203">__DSB</link>();
<anchor xml:id="_mpu__armv7_8h_source_1l00212"/>00212 &#32;&#32;<link linkend="_group___c_m_s_i_s___core___instruction_interface_1gaad233022e850a009fc6f7602be1182f6">__ISB</link>();
<anchor xml:id="_mpu__armv7_8h_source_1l00213"/>00213 }
<anchor xml:id="_mpu__armv7_8h_source_1l00214"/>00214 
<anchor xml:id="_mpu__armv7_8h_source_1l00218"/>00218 __STATIC_INLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;ARM_MPU_ClrRegion(uint32_t&#32;rnr)
<anchor xml:id="_mpu__armv7_8h_source_1l00219"/>00219 {
<anchor xml:id="_mpu__armv7_8h_source_1l00220"/>00220 &#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>-&gt;RNR&#32;=&#32;rnr;
<anchor xml:id="_mpu__armv7_8h_source_1l00221"/>00221 &#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>-&gt;RASR&#32;=&#32;0U;
<anchor xml:id="_mpu__armv7_8h_source_1l00222"/>00222 }
<anchor xml:id="_mpu__armv7_8h_source_1l00223"/>00223 
<anchor xml:id="_mpu__armv7_8h_source_1l00228"/>00228 __STATIC_INLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;ARM_MPU_SetRegion(uint32_t&#32;rbar,&#32;uint32_t&#32;rasr)
<anchor xml:id="_mpu__armv7_8h_source_1l00229"/>00229 {
<anchor xml:id="_mpu__armv7_8h_source_1l00230"/>00230 &#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>-&gt;RBAR&#32;=&#32;rbar;
<anchor xml:id="_mpu__armv7_8h_source_1l00231"/>00231 &#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>-&gt;RASR&#32;=&#32;rasr;
<anchor xml:id="_mpu__armv7_8h_source_1l00232"/>00232 }
<anchor xml:id="_mpu__armv7_8h_source_1l00233"/>00233 
<anchor xml:id="_mpu__armv7_8h_source_1l00239"/>00239 __STATIC_INLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;ARM_MPU_SetRegionEx(uint32_t&#32;rnr,&#32;uint32_t&#32;rbar,&#32;uint32_t&#32;rasr)
<anchor xml:id="_mpu__armv7_8h_source_1l00240"/>00240 {
<anchor xml:id="_mpu__armv7_8h_source_1l00241"/>00241 &#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>-&gt;RNR&#32;=&#32;rnr;
<anchor xml:id="_mpu__armv7_8h_source_1l00242"/>00242 &#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>-&gt;RBAR&#32;=&#32;rbar;
<anchor xml:id="_mpu__armv7_8h_source_1l00243"/>00243 &#32;&#32;<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>-&gt;RASR&#32;=&#32;rasr;
<anchor xml:id="_mpu__armv7_8h_source_1l00244"/>00244 }
<anchor xml:id="_mpu__armv7_8h_source_1l00245"/>00245 
<anchor xml:id="_mpu__armv7_8h_source_1l00251"/>00251 __STATIC_INLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;ARM_MPU_OrderedMemcpy(<emphasis role="keyword">volatile</emphasis>&#32;uint32_t*&#32;dst,&#32;<emphasis role="keyword">const</emphasis>&#32;uint32_t*&#32;__RESTRICT&#32;src,&#32;uint32_t&#32;len)
<anchor xml:id="_mpu__armv7_8h_source_1l00252"/>00252 {
<anchor xml:id="_mpu__armv7_8h_source_1l00253"/>00253 &#32;&#32;uint32_t&#32;i;
<anchor xml:id="_mpu__armv7_8h_source_1l00254"/>00254 &#32;&#32;<emphasis role="keywordflow">for</emphasis>&#32;(i&#32;=&#32;0U;&#32;i&#32;&lt;&#32;len;&#32;++i)&#32;
<anchor xml:id="_mpu__armv7_8h_source_1l00255"/>00255 &#32;&#32;{
<anchor xml:id="_mpu__armv7_8h_source_1l00256"/>00256 &#32;&#32;&#32;&#32;dst[i]&#32;=&#32;src[i];
<anchor xml:id="_mpu__armv7_8h_source_1l00257"/>00257 &#32;&#32;}
<anchor xml:id="_mpu__armv7_8h_source_1l00258"/>00258 }
<anchor xml:id="_mpu__armv7_8h_source_1l00259"/>00259 
<anchor xml:id="_mpu__armv7_8h_source_1l00264"/>00264 __STATIC_INLINE&#32;<emphasis role="keywordtype">void</emphasis>&#32;ARM_MPU_Load(<link linkend="_struct_a_r_m___m_p_u___region__t">ARM_MPU_Region_t</link>&#32;<emphasis role="keyword">const</emphasis>*&#32;table,&#32;uint32_t&#32;cnt)&#32;
<anchor xml:id="_mpu__armv7_8h_source_1l00265"/>00265 {
<anchor xml:id="_mpu__armv7_8h_source_1l00266"/>00266 &#32;&#32;<emphasis role="keyword">const</emphasis>&#32;uint32_t&#32;rowWordSize&#32;=&#32;<emphasis role="keyword">sizeof</emphasis>(<link linkend="_struct_a_r_m___m_p_u___region__t">ARM_MPU_Region_t</link>)/4U;
<anchor xml:id="_mpu__armv7_8h_source_1l00267"/>00267 &#32;&#32;<emphasis role="keywordflow">while</emphasis>&#32;(cnt&#32;&gt;&#32;MPU_TYPE_RALIASES)&#32;{
<anchor xml:id="_mpu__armv7_8h_source_1l00268"/>00268 &#32;&#32;&#32;&#32;ARM_MPU_OrderedMemcpy(&amp;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>-&gt;RBAR),&#32;&amp;(table-&gt;<link linkend="_struct_a_r_m___m_p_u___region__t_1a0b30f076910cb037e031563046dd5e10">RBAR</link>),&#32;MPU_TYPE_RALIASES*rowWordSize);
<anchor xml:id="_mpu__armv7_8h_source_1l00269"/>00269 &#32;&#32;&#32;&#32;table&#32;+=&#32;MPU_TYPE_RALIASES;
<anchor xml:id="_mpu__armv7_8h_source_1l00270"/>00270 &#32;&#32;&#32;&#32;cnt&#32;-=&#32;MPU_TYPE_RALIASES;
<anchor xml:id="_mpu__armv7_8h_source_1l00271"/>00271 &#32;&#32;}
<anchor xml:id="_mpu__armv7_8h_source_1l00272"/>00272 &#32;&#32;ARM_MPU_OrderedMemcpy(&amp;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>-&gt;RBAR),&#32;&amp;(table-&gt;<link linkend="_struct_a_r_m___m_p_u___region__t_1a0b30f076910cb037e031563046dd5e10">RBAR</link>),&#32;cnt*rowWordSize);
<anchor xml:id="_mpu__armv7_8h_source_1l00273"/>00273 }
<anchor xml:id="_mpu__armv7_8h_source_1l00274"/>00274 
<anchor xml:id="_mpu__armv7_8h_source_1l00275"/>00275 <emphasis role="preprocessor">#endif</emphasis>
</programlisting></section>
