INFO-FLOW: Workspace /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution opened at Tue Jan 02 17:13:36 CST 2024
Execute   set_part xczu19eg-ffvc1760-2-i 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data single -quiet 
Command     ap_part_info done; 0.9 sec.
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xczu19eg 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -data single -name xczu19eg-ffvc1760-2-i 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data resources 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 65340} {LUT 522720} {FF 1045440} {DSP48E 1968} {BRAM 1968} {URAM 128} 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.2 sec.
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 1.27 sec.
Execute   create_clock -period 10 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'fuzzHLS.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fuzzHLS.c as C
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       is_encrypted fuzzHLS.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "fuzzHLS.c"   -I/home/jackie/csmith/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/jackie/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/jackie/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pp.0.c" 
INFO-FLOW: exec /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E fuzzHLS.c -I/home/jackie/csmith/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jackie/Xilinx/Vivado/2019.1/common/technology/autopilot -I /home/jackie/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pp.0.c
Command       clang done; 3.62 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pp.0.c std=gnu89 
INFO-FLOW: exec /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -I/home/jackie/csmith/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/jackie/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/jackie/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pp.0.c"  -o "/home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -I/home/jackie/csmith/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jackie/Xilinx/Vivado/2019.1/common/technology/autopilot -I /home/jackie/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pp.0.c -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from fuzzHLS.c:1:
fuzzHLS.c:51:61: warning: expression result unused [-Wunused-value]
            l_18 = (((safe_rshift_func_uint64_t_u_u(func_9((l_14 , 0x1EDD1EDB6B7BE2D3LL), l_2[6][1][4], g_6, g_5[3]), 5)) < g_4) || 0UL);
                                                            ^~~~
fuzzHLS.c:57:24: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
    for (g_6 = 0; (g_6 == (-11)); g_6 = safe_sub_func_uint32_t_u_u(g_6, 4))
                   ~~~~^~~~~~~~
fuzzHLS.c:57:24: note: remove extraneous parentheses around the comparison to silence this warning
    for (g_6 = 0; (g_6 == (-11)); g_6 = safe_sub_func_uint32_t_u_u(g_6, 4))
                  ~    ^       ~
fuzzHLS.c:57:24: note: use '=' to turn this equality comparison into an assignment
    for (g_6 = 0; (g_6 == (-11)); g_6 = safe_sub_func_uint32_t_u_u(g_6, 4))
                       ^~
                       =
fuzzHLS.c:72:32: warning: expression result unused [-Wunused-value]
            g_3 = ((l_2[0][0][5] , g_4) != 248UL);
                    ~~~~~~~~~ ~^
fuzzHLS.c:81:189: warning: expression result unused [-Wunused-value]
        g_5[5] = (((safe_rshift_func_uint8_t_u_u(func_58((((((safe_add_func_uint8_t_u_u((((((safe_mul_func_uint64_t_u_u((safe_mod_func_uint16_t_u_u((safe_lshift_func_uint64_t_u_u(((((l_18 > l_21[3][1]) , 0x3CL) >= 255UL) , l_22), l_18)), l_18)), g_6)) == g_6) != 0UL) > l_2[5][1][2]) > g_4), l_21[3][1])) && g_5[5]) == 0x10L) || g_4) ^ g_4)), g_6)) || 0UL) < 0xE80DCCF3L);
                                                                                                                                                                                       ~~~~ ^ ~~~~~~~~~~
fuzzHLS.c:81:212: warning: expression result unused [-Wunused-value]
        g_5[5] = (((safe_rshift_func_uint8_t_u_u(func_58((((((safe_add_func_uint8_t_u_u((((((safe_mul_func_uint64_t_u_u((safe_mod_func_uint16_t_u_u((safe_lshift_func_uint64_t_u_u(((((l_18 > l_21[3][1]) , 0x3CL) >= 255UL) , l_22), l_18)), l_18)), g_6)) == g_6) != 0UL) > l_2[5][1][2]) > g_4), l_21[3][1])) && g_5[5]) == 0x10L) || g_4) ^ g_4)), g_6)) || 0UL) < 0xE80DCCF3L);
                                                                                                                                                                                     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^  ~~~~~
fuzzHLS.c:39:56: warning: implicit conversion from 'unsigned long' to 'uint32_t' (aka 'unsigned int') changes value from 18446744073709551614 to 4294967294 [-Wconstant-conversion]
    uint32_t l_2[9][2][8] = {{{0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL},{3UL,0UL,0UL,0UL,3UL,0x8A137B18L,0UL,0x1D2250DBL}},{{0x9FB1C038L,3UL,0UL,0xDF251D69L,0UL,0x9FB1C038L,0x9FB1C038L,0UL},{0x6CCB0362L,0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL}},{{0UL,18446744073709551606UL,0UL,0x1D2250DBL,18446744073709551606UL,0x3EE32743L,0x9FB1C038L,0xFE4B2830L},{0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL,0UL,0x8A137B18L,0xDF251D69L}},{{0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL,18446744073709551615UL},{0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL}},{{0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL},{18446744073709551614UL,0x8A137B18L,18446744073709551615UL,0xFE4B2830L,0x8A137B18L,0UL,0x9FB1C038L,18446744073709551615UL}},{{0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL,0x1D2250DBL,0x9FB1C038L,0xDF251D69L},{0x3EE32743L,18446744073709551614UL,18446744073709551615UL,0UL,0UL,0x3EE32743L,0UL,0xFE4B2830L}},{{0UL,0x3EE32743L,0UL,0xFE4B2830L,0UL,0x3EE32743L,0UL,0UL},{0xDF251D69L,18446744073709551614UL,0x6CCB0362L,0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL}},{{0UL,0x9FB1C038L,18446744073709551615UL,18446744073709551615UL,0x9FB1C038L,0UL,0x8A137B18L,0xFE4B2830L},{0xDF251D69L,0x8A137B18L,0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL}},{{0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL,0UL,0UL,18446744073709551614UL,0xFE4B2830L},{0x3EE32743L,0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL}}};
                              ~                        ^~~~~~~~~~~~~~~~~~~~~~
fuzzHLS.c:39:87: warning: implicit conversion from 'unsigned long' to 'uint32_t' (aka 'unsigned int') changes value from 18446744073709551614 to 4294967294 [-Wconstant-conversion]
    uint32_t l_2[9][2][8] = {{{0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL},{3UL,0UL,0UL,0UL,3UL,0x8A137B18L,0UL,0x1D2250DBL}},{{0x9FB1C038L,3UL,0UL,0xDF251D69L,0UL,0x9FB1C038L,0x9FB1C038L,0UL},{0x6CCB0362L,0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL}},{{0UL,18446744073709551606UL,0UL,0x1D2250DBL,18446744073709551606UL,0x3EE32743L,0x9FB1C038L,0xFE4B2830L},{0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL,0UL,0x8A137B18L,0xDF251D69L}},{{0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL,18446744073709551615UL},{0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL}},{{0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL},{18446744073709551614UL,0x8A137B18L,18446744073709551615UL,0xFE4B2830L,0x8A137B18L,0UL,0x9FB1C038L,18446744073709551615UL}},{{0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL,0x1D2250DBL,0x9FB1C038L,0xDF251D69L},{0x3EE32743L,18446744073709551614UL,18446744073709551615UL,0UL,0UL,0x3EE32743L,0UL,0xFE4B2830L}},{{0UL,0x3EE32743L,0UL,0xFE4B2830L,0UL,0x3EE32743L,0UL,0UL},{0xDF251D69L,18446744073709551614UL,0x6CCB0362L,0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL}},{{0UL,0x9FB1C038L,18446744073709551615UL,18446744073709551615UL,0x9FB1C038L,0UL,0x8A137B18L,0xFE4B2830L},{0xDF251D69L,0x8A137B18L,0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL}},{{0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL,0UL,0UL,18446744073709551614UL,0xFE4B2830L},{0x3EE32743L,0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL}}};
                              ~                                                       ^~~~~~~~~~~~~~~~~~~~~~
fuzzHLS.c:39:110: warning: implicit conversion from 'unsigned long' to 'uint32_t' (aka 'unsigned int') changes value from 18446744073709551606 to 4294967286 [-Wconstant-conversion]
    uint32_t l_2[9][2][8] = {{{0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL},{3UL,0UL,0UL,0UL,3UL,0x8A137B18L,0UL,0x1D2250DBL}},{{0x9FB1C038L,3UL,0UL,0xDF251D69L,0UL,0x9FB1C038L,0x9FB1C038L,0UL},{0x6CCB0362L,0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL}},{{0UL,18446744073709551606UL,0UL,0x1D2250DBL,18446744073709551606UL,0x3EE32743L,0x9FB1C038L,0xFE4B2830L},{0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL,0UL,0x8A137B18L,0xDF251D69L}},{{0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL,18446744073709551615UL},{0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL}},{{0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL},{18446744073709551614UL,0x8A137B18L,18446744073709551615UL,0xFE4B2830L,0x8A137B18L,0UL,0x9FB1C038L,18446744073709551615UL}},{{0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL,0x1D2250DBL,0x9FB1C038L,0xDF251D69L},{0x3EE32743L,18446744073709551614UL,18446744073709551615UL,0UL,0UL,0x3EE32743L,0UL,0xFE4B2830L}},{{0UL,0x3EE32743L,0UL,0xFE4B2830L,0UL,0x3EE32743L,0UL,0UL},{0xDF251D69L,18446744073709551614UL,0x6CCB0362L,0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL}},{{0UL,0x9FB1C038L,18446744073709551615UL,18446744073709551615UL,0x9FB1C038L,0UL,0x8A137B18L,0xFE4B2830L},{0xDF251D69L,0x8A137B18L,0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL}},{{0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL,0UL,0UL,18446744073709551614UL,0xFE4B2830L},{0x3EE32743L,0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL}}};
                              ~                                                                              ^~~~~~~~~~~~~~~~~~~~~~
fuzzHLS.c:39:133: warning: implicit conversion from 'unsigned long' to 'uint32_t' (aka 'unsigned int') changes value from 18446744073709551614 to 4294967294 [-Wconstant-conversion]
    uint32_t l_2[9][2][8] = {{{0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL},{3UL,0UL,0UL,0UL,3UL,0x8A137B18L,0UL,0x1D2250DBL}},{{0x9FB1C038L,3UL,0UL,0xDF251D69L,0UL,0x9FB1C038L,0x9FB1C038L,0UL},{0x6CCB0362L,0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL}},{{0UL,18446744073709551606UL,0UL,0x1D2250DBL,18446744073709551606UL,0x3EE32743L,0x9FB1C038L,0xFE4B2830L},{0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL,0UL,0x8A137B18L,0xDF251D69L}},{{0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL,18446744073709551615UL},{0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL}},{{0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL},{18446744073709551614UL,0x8A137B18L,18446744073709551615UL,0xFE4B2830L,0x8A137B18L,0UL,0x9FB1C038L,18446744073709551615UL}},{{0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL,0x1D2250DBL,0x9FB1C038L,0xDF251D69L},{0x3EE32743L,18446744073709551614UL,18446744073709551615UL,0UL,0UL,0x3EE32743L,0UL,0xFE4B2830L}},{{0UL,0x3EE32743L,0UL,0xFE4B2830L,0UL,0x3EE32743L,0UL,0UL},{0xDF251D69L,18446744073709551614UL,0x6CCB0362L,0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL}},{{0UL,0x9FB1C038L,18446744073709551615UL,18446744073709551615UL,0x9FB1C038L,0UL,0x8A137B18L,0xFE4B2830L},{0xDF251D69L,0x8A137B18L,0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL}},{{0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL,0UL,0UL,18446744073709551614UL,0xFE4B2830L},{0x3EE32743L,0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL}}};
                              ~                                                                                                     ^~~~~~~~~~~~~~~~~~~~~~
fuzzHLS.c:39:320: warning: implicit conversion from 'unsigned long' to 'uint32_t' (aka 'unsigned int') changes value from 18446744073709551614 to 4294967294 [-Wconstant-conversion]
    uint32_t l_2[9][2][8] = {{{0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL},{3UL,0UL,0UL,0UL,3UL,0x8A137B18L,0UL,0x1D2250DBL}},{{0x9FB1C038L,3UL,0UL,0xDF251D69L,0UL,0x9FB1C038L,0x9FB1C038L,0UL},{0x6CCB0362L,0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL}},{{0UL,18446744073709551606UL,0UL,0x1D2250DBL,18446744073709551606UL,0x3EE32743L,0x9FB1C038L,0xFE4B2830L},{0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL,0UL,0x8A137B18L,0xDF251D69L}},{{0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL,18446744073709551615UL},{0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL}},{{0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL},{18446744073709551614UL,0x8A137B18L,18446744073709551615UL,0xFE4B2830L,0x8A137B18L,0UL,0x9FB1C038L,18446744073709551615UL}},{{0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL,0x1D2250DBL,0x9FB1C038L,0xDF251D69L},{0x3EE32743L,18446744073709551614UL,18446744073709551615UL,0UL,0UL,0x3EE32743L,0UL,0xFE4B2830L}},{{0UL,0x3EE32743L,0UL,0xFE4B2830L,0UL,0x3EE32743L,0UL,0UL},{0xDF251D69L,18446744073709551614UL,0x6CCB0362L,0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL}},{{0UL,0x9FB1C038L,18446744073709551615UL,18446744073709551615UL,0x9FB1C038L,0UL,0x8A137B18L,0xFE4B2830L},{0xDF251D69L,0x8A137B18L,0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL}},{{0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL,0UL,0UL,18446744073709551614UL,0xFE4B2830L},{0x3EE32743L,0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL}}};
                                                                                                                                                                                                                                                                                  ~                                            ^~~~~~~~~~~~~~~~~~~~~~
fuzzHLS.c:39:359: warning: implicit conversion from 'unsigned long' to 'uint32_t' (aka 'unsigned int') changes value from 18446744073709551606 to 4294967286 [-Wconstant-conversion]
    uint32_t l_2[9][2][8] = {{{0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL},{3UL,0UL,0UL,0UL,3UL,0x8A137B18L,0UL,0x1D2250DBL}},{{0x9FB1C038L,3UL,0UL,0xDF251D69L,0UL,0x9FB1C038L,0x9FB1C038L,0UL},{0x6CCB0362L,0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL}},{{0UL,18446744073709551606UL,0UL,0x1D2250DBL,18446744073709551606UL,0x3EE32743L,0x9FB1C038L,0xFE4B2830L},{0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL,0UL,0x8A137B18L,0xDF251D69L}},{{0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL,18446744073709551615UL},{0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL}},{{0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL},{18446744073709551614UL,0x8A137B18L,18446744073709551615UL,0xFE4B2830L,0x8A137B18L,0UL,0x9FB1C038L,18446744073709551615UL}},{{0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL,0x1D2250DBL,0x9FB1C038L,0xDF251D69L},{0x3EE32743L,18446744073709551614UL,18446744073709551615UL,0UL,0UL,0x3EE32743L,0UL,0xFE4B2830L}},{{0UL,0x3EE32743L,0UL,0xFE4B2830L,0UL,0x3EE32743L,0UL,0UL},{0xDF251D69L,18446744073709551614UL,0x6CCB0362L,0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL}},{{0UL,0x9FB1C038L,18446744073709551615UL,18446744073709551615UL,0x9FB1C038L,0UL,0x8A137B18L,0xFE4B2830L},{0xDF251D69L,0x8A137B18L,0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL}},{{0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL,0UL,0UL,18446744073709551614UL,0xFE4B2830L},{0x3EE32743L,0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL}}};
                                                                                                                                                                                                                                                                                                                                                                 ~    ^~~~~~~~~~~~~~~~~~~~~~
fuzzHLS.c:39:398: warning: implicit conversion from 'unsigned long' to 'uint32_t' (aka 'unsigned int') changes value from 18446744073709551606 to 4294967286 [-Wconstant-conversion]
    uint32_t l_2[9][2][8] = {{{0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL},{3UL,0UL,0UL,0UL,3UL,0x8A137B18L,0UL,0x1D2250DBL}},{{0x9FB1C038L,3UL,0UL,0xDF251D69L,0UL,0x9FB1C038L,0x9FB1C038L,0UL},{0x6CCB0362L,0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL}},{{0UL,18446744073709551606UL,0UL,0x1D2250DBL,18446744073709551606UL,0x3EE32743L,0x9FB1C038L,0xFE4B2830L},{0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL,0UL,0x8A137B18L,0xDF251D69L}},{{0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL,18446744073709551615UL},{0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL}},{{0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL},{18446744073709551614UL,0x8A137B18L,18446744073709551615UL,0xFE4B2830L,0x8A137B18L,0UL,0x9FB1C038L,18446744073709551615UL}},{{0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL,0x1D2250DBL,0x9FB1C038L,0xDF251D69L},{0x3EE32743L,18446744073709551614UL,18446744073709551615UL,0UL,0UL,0x3EE32743L,0UL,0xFE4B2830L}},{{0UL,0x3EE32743L,0UL,0xFE4B2830L,0UL,0x3EE32743L,0UL,0UL},{0xDF251D69L,18446744073709551614UL,0x6CCB0362L,0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL}},{{0UL,0x9FB1C038L,18446744073709551615UL,18446744073709551615UL,0x9FB1C038L,0UL,0x8A137B18L,0xFE4B2830L},{0xDF251D69L,0x8A137B18L,0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL}},{{0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL,0UL,0UL,18446744073709551614UL,0xFE4B2830L},{0x3EE32743L,0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL}}};
                                                                                                                                                                                                                                                                                                                                                                 ~                                           ^~~~~~~~~~~~~~~~~~~~~~
fuzzHLS.c:39:483: warning: implicit conversion from 'unsigned long' to 'uint32_t' (aka 'unsigned int') changes value from 18446744073709551614 to 4294967294 [-Wconstant-conversion]
    uint32_t l_2[9][2][8] = {{{0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL},{3UL,0UL,0UL,0UL,3UL,0x8A137B18L,0UL,0x1D2250DBL}},{{0x9FB1C038L,3UL,0UL,0xDF251D69L,0UL,0x9FB1C038L,0x9FB1C038L,0UL},{0x6CCB0362L,0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL}},{{0UL,18446744073709551606UL,0UL,0x1D2250DBL,18446744073709551606UL,0x3EE32743L,0x9FB1C038L,0xFE4B2830L},{0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL,0UL,0x8A137B18L,0xDF251D69L}},{{0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL,18446744073709551615UL},{0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL}},{{0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL},{18446744073709551614UL,0x8A137B18L,18446744073709551615UL,0xFE4B2830L,0x8A137B18L,0UL,0x9FB1C038L,18446744073709551615UL}},{{0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL,0x1D2250DBL,0x9FB1C038L,0xDF251D69L},{0x3EE32743L,18446744073709551614UL,18446744073709551615UL,0UL,0UL,0x3EE32743L,0UL,0xFE4B2830L}},{{0UL,0x3EE32743L,0UL,0xFE4B2830L,0UL,0x3EE32743L,0UL,0UL},{0xDF251D69L,18446744073709551614UL,0x6CCB0362L,0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL}},{{0UL,0x9FB1C038L,18446744073709551615UL,18446744073709551615UL,0x9FB1C038L,0UL,0x8A137B18L,0xFE4B2830L},{0xDF251D69L,0x8A137B18L,0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL}},{{0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL,0UL,0UL,18446744073709551614UL,0xFE4B2830L},{0x3EE32743L,0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL}}};
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ~                        ^~~~~~~~~~~~~~~~~~~~~~
fuzzHLS.c:39:546: warning: implicit conversion from 'unsigned long' to 'uint32_t' (aka 'unsigned int') changes value from 18446744073709551615 to 4294967295 [-Wconstant-conversion]
    uint32_t l_2[9][2][8] = {{{0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL},{3UL,0UL,0UL,0UL,3UL,0x8A137B18L,0UL,0x1D2250DBL}},{{0x9FB1C038L,3UL,0UL,0xDF251D69L,0UL,0x9FB1C038L,0x9FB1C038L,0UL},{0x6CCB0362L,0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL}},{{0UL,18446744073709551606UL,0UL,0x1D2250DBL,18446744073709551606UL,0x3EE32743L,0x9FB1C038L,0xFE4B2830L},{0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL,0UL,0x8A137B18L,0xDF251D69L}},{{0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL,18446744073709551615UL},{0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL}},{{0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL},{18446744073709551614UL,0x8A137B18L,18446744073709551615UL,0xFE4B2830L,0x8A137B18L,0UL,0x9FB1C038L,18446744073709551615UL}},{{0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL,0x1D2250DBL,0x9FB1C038L,0xDF251D69L},{0x3EE32743L,18446744073709551614UL,18446744073709551615UL,0UL,0UL,0x3EE32743L,0UL,0xFE4B2830L}},{{0UL,0x3EE32743L,0UL,0xFE4B2830L,0UL,0x3EE32743L,0UL,0UL},{0xDF251D69L,18446744073709551614UL,0x6CCB0362L,0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL}},{{0UL,0x9FB1C038L,18446744073709551615UL,18446744073709551615UL,0x9FB1C038L,0UL,0x8A137B18L,0xFE4B2830L},{0xDF251D69L,0x8A137B18L,0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL}},{{0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL,0UL,0UL,18446744073709551614UL,0xFE4B2830L},{0x3EE32743L,0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL}}};
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ~        ^~~~~~~~~~~~~~~~~~~~~~
fuzzHLS.c:39:569: warning: implicit conversion from 'unsigned long' to 'uint32_t' (aka 'unsigned int') changes value from 18446744073709551614 to 4294967294 [-Wconstant-conversion]
    uint32_t l_2[9][2][8] = {{{0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL},{3UL,0UL,0UL,0UL,3UL,0x8A137B18L,0UL,0x1D2250DBL}},{{0x9FB1C038L,3UL,0UL,0xDF251D69L,0UL,0x9FB1C038L,0x9FB1C038L,0UL},{0x6CCB0362L,0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL}},{{0UL,18446744073709551606UL,0UL,0x1D2250DBL,18446744073709551606UL,0x3EE32743L,0x9FB1C038L,0xFE4B2830L},{0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL,0UL,0x8A137B18L,0xDF251D69L}},{{0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL,18446744073709551615UL},{0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL}},{{0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL},{18446744073709551614UL,0x8A137B18L,18446744073709551615UL,0xFE4B2830L,0x8A137B18L,0UL,0x9FB1C038L,18446744073709551615UL}},{{0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL,0x1D2250DBL,0x9FB1C038L,0xDF251D69L},{0x3EE32743L,18446744073709551614UL,18446744073709551615UL,0UL,0UL,0x3EE32743L,0UL,0xFE4B2830L}},{{0UL,0x3EE32743L,0UL,0xFE4B2830L,0UL,0x3EE32743L,0UL,0UL},{0xDF251D69L,18446744073709551614UL,0x6CCB0362L,0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL}},{{0UL,0x9FB1C038L,18446744073709551615UL,18446744073709551615UL,0x9FB1C038L,0UL,0x8A137B18L,0xFE4B2830L},{0xDF251D69L,0x8A137B18L,0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL}},{{0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL,0UL,0UL,18446744073709551614UL,0xFE4B2830L},{0x3EE32743L,0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL}}};
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ~                               ^~~~~~~~~~~~~~~~~~~~~~
fuzzHLS.c:39:616: warning: implicit conversion from 'unsigned long' to 'uint32_t' (aka 'unsigned int') changes value from 18446744073709551614 to 4294967294 [-Wconstant-conversion]
    uint32_t l_2[9][2][8] = {{{0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL},{3UL,0UL,0UL,0UL,3UL,0x8A137B18L,0UL,0x1D2250DBL}},{{0x9FB1C038L,3UL,0UL,0xDF251D69L,0UL,0x9FB1C038L,0x9FB1C038L,0UL},{0x6CCB0362L,0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL}},{{0UL,18446744073709551606UL,0UL,0x1D2250DBL,18446744073709551606UL,0x3EE32743L,0x9FB1C038L,0xFE4B2830L},{0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL,0UL,0x8A137B18L,0xDF251D69L}},{{0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL,18446744073709551615UL},{0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL}},{{0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL},{18446744073709551614UL,0x8A137B18L,18446744073709551615UL,0xFE4B2830L,0x8A137B18L,0UL,0x9FB1C038L,18446744073709551615UL}},{{0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL,0x1D2250DBL,0x9FB1C038L,0xDF251D69L},{0x3EE32743L,18446744073709551614UL,18446744073709551615UL,0UL,0UL,0x3EE32743L,0UL,0xFE4B2830L}},{{0UL,0x3EE32743L,0UL,0xFE4B2830L,0UL,0x3EE32743L,0UL,0UL},{0xDF251D69L,18446744073709551614UL,0x6CCB0362L,0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL}},{{0UL,0x9FB1C038L,18446744073709551615UL,18446744073709551615UL,0x9FB1C038L,0UL,0x8A137B18L,0xFE4B2830L},{0xDF251D69L,0x8A137B18L,0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL}},{{0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL,0UL,0UL,18446744073709551614UL,0xFE4B2830L},{0x3EE32743L,0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL}}};
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ~                                                                              ^~~~~~~~~~~~~~~~~~~~~~
fuzzHLS.c:39:639: warning: implicit conversion from 'unsigned long' to 'uint32_t' (aka 'unsigned int') changes value from 18446744073709551615 to 4294967295 [-Wconstant-conversion]
    uint32_t l_2[9][2][8] = {{{0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL},{3UL,0UL,0UL,0UL,3UL,0x8A137B18L,0UL,0x1D2250DBL}},{{0x9FB1C038L,3UL,0UL,0xDF251D69L,0UL,0x9FB1C038L,0x9FB1C038L,0UL},{0x6CCB0362L,0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL}},{{0UL,18446744073709551606UL,0UL,0x1D2250DBL,18446744073709551606UL,0x3EE32743L,0x9FB1C038L,0xFE4B2830L},{0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL,0UL,0x8A137B18L,0xDF251D69L}},{{0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL,18446744073709551615UL},{0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL}},{{0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL},{18446744073709551614UL,0x8A137B18L,18446744073709551615UL,0xFE4B2830L,0x8A137B18L,0UL,0x9FB1C038L,18446744073709551615UL}},{{0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL,0x1D2250DBL,0x9FB1C038L,0xDF251D69L},{0x3EE32743L,18446744073709551614UL,18446744073709551615UL,0UL,0UL,0x3EE32743L,0UL,0xFE4B2830L}},{{0UL,0x3EE32743L,0UL,0xFE4B2830L,0UL,0x3EE32743L,0UL,0UL},{0xDF251D69L,18446744073709551614UL,0x6CCB0362L,0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL}},{{0UL,0x9FB1C038L,18446744073709551615UL,18446744073709551615UL,0x9FB1C038L,0UL,0x8A137B18L,0xFE4B2830L},{0xDF251D69L,0x8A137B18L,0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL}},{{0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL,0UL,0UL,18446744073709551614UL,0xFE4B2830L},{0x3EE32743L,0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL}}};
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ~                                                                                                     ^~~~~~~~~~~~~~~~~~~~~~
fuzzHLS.c:39:696: warning: implicit conversion from 'unsigned long' to 'uint32_t' (aka 'unsigned int') changes value from 18446744073709551614 to 4294967294 [-Wconstant-conversion]
    uint32_t l_2[9][2][8] = {{{0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL},{3UL,0UL,0UL,0UL,3UL,0x8A137B18L,0UL,0x1D2250DBL}},{{0x9FB1C038L,3UL,0UL,0xDF251D69L,0UL,0x9FB1C038L,0x9FB1C038L,0UL},{0x6CCB0362L,0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL}},{{0UL,18446744073709551606UL,0UL,0x1D2250DBL,18446744073709551606UL,0x3EE32743L,0x9FB1C038L,0xFE4B2830L},{0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL,0UL,0x8A137B18L,0xDF251D69L}},{{0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL,18446744073709551615UL},{0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL}},{{0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL},{18446744073709551614UL,0x8A137B18L,18446744073709551615UL,0xFE4B2830L,0x8A137B18L,0UL,0x9FB1C038L,18446744073709551615UL}},{{0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL,0x1D2250DBL,0x9FB1C038L,0xDF251D69L},{0x3EE32743L,18446744073709551614UL,18446744073709551615UL,0UL,0UL,0x3EE32743L,0UL,0xFE4B2830L}},{{0UL,0x3EE32743L,0UL,0xFE4B2830L,0UL,0x3EE32743L,0UL,0UL},{0xDF251D69L,18446744073709551614UL,0x6CCB0362L,0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL}},{{0UL,0x9FB1C038L,18446744073709551615UL,18446744073709551615UL,0x9FB1C038L,0UL,0x8A137B18L,0xFE4B2830L},{0xDF251D69L,0x8A137B18L,0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL}},{{0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL,0UL,0UL,18446744073709551614UL,0xFE4B2830L},{0x3EE32743L,0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL}}};
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ~                                ^~~~~~~~~~~~~~~~~~~~~~
fuzzHLS.c:39:727: warning: implicit conversion from 'unsigned long' to 'uint32_t' (aka 'unsigned int') changes value from 18446744073709551614 to 4294967294 [-Wconstant-conversion]
    uint32_t l_2[9][2][8] = {{{0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL},{3UL,0UL,0UL,0UL,3UL,0x8A137B18L,0UL,0x1D2250DBL}},{{0x9FB1C038L,3UL,0UL,0xDF251D69L,0UL,0x9FB1C038L,0x9FB1C038L,0UL},{0x6CCB0362L,0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL}},{{0UL,18446744073709551606UL,0UL,0x1D2250DBL,18446744073709551606UL,0x3EE32743L,0x9FB1C038L,0xFE4B2830L},{0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL,0UL,0x8A137B18L,0xDF251D69L}},{{0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL,18446744073709551615UL},{0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL}},{{0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL},{18446744073709551614UL,0x8A137B18L,18446744073709551615UL,0xFE4B2830L,0x8A137B18L,0UL,0x9FB1C038L,18446744073709551615UL}},{{0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL,0x1D2250DBL,0x9FB1C038L,0xDF251D69L},{0x3EE32743L,18446744073709551614UL,18446744073709551615UL,0UL,0UL,0x3EE32743L,0UL,0xFE4B2830L}},{{0UL,0x3EE32743L,0UL,0xFE4B2830L,0UL,0x3EE32743L,0UL,0UL},{0xDF251D69L,18446744073709551614UL,0x6CCB0362L,0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL}},{{0UL,0x9FB1C038L,18446744073709551615UL,18446744073709551615UL,0x9FB1C038L,0UL,0x8A137B18L,0xFE4B2830L},{0xDF251D69L,0x8A137B18L,0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL}},{{0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL,0UL,0UL,18446744073709551614UL,0xFE4B2830L},{0x3EE32743L,0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL}}};
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ~                                                               ^~~~~~~~~~~~~~~~~~~~~~
fuzzHLS.c:39:758: warning: implicit conversion from 'unsigned long' to 'uint32_t' (aka 'unsigned int') changes value from 18446744073709551614 to 4294967294 [-Wconstant-conversion]
    uint32_t l_2[9][2][8] = {{{0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL},{3UL,0UL,0UL,0UL,3UL,0x8A137B18L,0UL,0x1D2250DBL}},{{0x9FB1C038L,3UL,0UL,0xDF251D69L,0UL,0x9FB1C038L,0x9FB1C038L,0UL},{0x6CCB0362L,0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL}},{{0UL,18446744073709551606UL,0UL,0x1D2250DBL,18446744073709551606UL,0x3EE32743L,0x9FB1C038L,0xFE4B2830L},{0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL,0UL,0x8A137B18L,0xDF251D69L}},{{0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL,18446744073709551615UL},{0UL,0UL,0x6CCB0362L,0xFE4B2830L,18446744073709551614UL,0UL,0UL,18446744073709551614UL}},{{0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL,0UL,18446744073709551614UL},{18446744073709551614UL,0x8A137B18L,18446744073709551615UL,0xFE4B2830L,0x8A137B18L,0UL,0x9FB1C038L,18446744073709551615UL}},{{0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL,0x1D2250DBL,0x9FB1C038L,0xDF251D69L},{0x3EE32743L,18446744073709551614UL,18446744073709551615UL,0UL,0UL,0x3EE32743L,0UL,0xFE4B2830L}},{{0UL,0x3EE32743L,0UL,0xFE4B2830L,0UL,0x3EE32743L,0UL,0UL},{0xDF251D69L,18446744073709551614UL,0x6CCB0362L,0xDF251D69L,0x9FB1C038L,0x1D2250DBL,18446744073709551614UL,18446744073709551614UL}},{{0UL,0x9FB1C038L,18446744073709551615UL,18446744073709551615UL,0x9FB1C038L,0UL,0x8A137B18L,0xFE4B2830L},{0xDF251D69L,0x8A137B18L,0UL,18446744073709551614UL,0UL,0UL,0x9FB1C038L,0UL}},{{0UL,18446744073709551614UL,18446744073709551606UL,18446744073709551614UL,0UL,0UL,18446744073709551614UL,0xFE4B2830L},{0x3EE32743L,0UL,0UL,18446744073709551615UL,18446744073709551614UL,0x3EE32743L,0x3EE32743L,18446744073709551614UL}}};
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ~    ^~~~~~~~~~~~~~~~~~~~~~
20 warnings generated.
Command       clang done; 4.48 sec.
INFO-FLOW: Done: GCC PP time: 8.2 seconds per iteration
Execute       source /home/jackie/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/jackie/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pp.0.c std=gnu89 -directive=/home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pp.0.c std=gnu89 -directive=/home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/all.directive.json -quiet -fix-errors /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/xilinx-dataflow-lawyer.fuzzHLS.pp.0.c.diag.yml /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/xilinx-dataflow-lawyer.fuzzHLS.pp.0.c.out.log 2> /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/xilinx-dataflow-lawyer.fuzzHLS.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/tidy-3.1.fuzzHLS.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/tidy-3.1.fuzzHLS.pp.0.c.out.log 2> /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/tidy-3.1.fuzzHLS.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/xilinx-legacy-rewriter.fuzzHLS.pp.0.c.out.log 2> /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/xilinx-legacy-rewriter.fuzzHLS.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pragma.1.c std=gnu89 
INFO-FLOW: exec /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pragma.2.c"  -I/home/jackie/csmith/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/jackie/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/home/jackie/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.bc" 
INFO-FLOW: exec /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.pragma.2.c -I/home/jackie/csmith/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jackie/Xilinx/Vivado/2019.1/common/technology/autopilot -I /home/jackie/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.bc
Command       clang done; 2.68 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/fuzzHLS.g.bc -hls-opt -except-internalize hls_top -L/home/jackie/Xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.g 
Command       llvm-ld done; 1.89 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 804.449 ; gain = 128.000 ; free physical = 940 ; free virtual = 30164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 804.449 ; gain = 128.000 ; free physical = 940 ; free virtual = 30164
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.pp.bc -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/home/jackie/Xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.65 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top hls_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.g.0.bc -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 804.449 ; gain = 128.000 ; free physical = 987 ; free virtual = 30163
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.g.1.bc -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'func_9' into 'func_30' (fuzzHLS.c:149) automatically.
INFO: [XFORM 203-602] Inlining function 'func_9' into 'func_26' (fuzzHLS.c:116) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_mod_func_uint8_t_u_u' into 'func_26' (fuzzHLS.c:116) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_mul_func_uint32_t_u_u' into 'func_26' (fuzzHLS.c:125) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_add_func_uint32_t_u_u' into 'func_26' (fuzzHLS.c:130) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_mod_func_uint32_t_u_u' into 'func_26' (fuzzHLS.c:130) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_lshift_func_uint16_t_u_u' into 'func_26' (fuzzHLS.c:130) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_div_func_uint64_t_u_u' into 'func_26' (fuzzHLS.c:130) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_sub_func_uint16_t_u_u' into 'func_58' (fuzzHLS.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_mod_func_uint64_t_u_u' into 'func_58' (fuzzHLS.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_rshift_func_uint8_t_u_u' into 'func_58' (fuzzHLS.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_mul_func_uint16_t_u_u' into 'func_58' (fuzzHLS.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_sub_func_uint64_t_u_u' into 'func_58' (fuzzHLS.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_rshift_func_uint16_t_u_u' into 'func_58' (fuzzHLS.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_mod_func_uint32_t_u_u' into 'func_58' (fuzzHLS.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_sub_func_uint8_t_u_u' into 'func_58' (fuzzHLS.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_lshift_func_uint8_t_u_u' into 'func_58' (fuzzHLS.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_mul_func_uint32_t_u_u' into 'func_58' (fuzzHLS.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'func_9' into 'func_1' (fuzzHLS.c:51) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_rshift_func_uint64_t_u_u' into 'func_1' (fuzzHLS.c:51) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_lshift_func_uint8_t_u_u' into 'func_1' (fuzzHLS.c:66) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_lshift_func_uint64_t_u_u' into 'func_1' (fuzzHLS.c:81) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_mod_func_uint16_t_u_u' into 'func_1' (fuzzHLS.c:81) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_mul_func_uint64_t_u_u' into 'func_1' (fuzzHLS.c:81) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_add_func_uint8_t_u_u' into 'func_1' (fuzzHLS.c:81) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_rshift_func_uint8_t_u_u' into 'func_1' automatically.
INFO: [XFORM 203-602] Inlining function 'safe_sub_func_uint32_t_u_u' into 'func_1' (fuzzHLS.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'crc32_byte' into 'crc32_8bytes' (/home/jackie/csmith/include/csmith.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'crc32_8bytes' into 'transparent_crc' (/home/jackie/csmith/include/csmith.h:112) automatically.
INFO: [XFORM 203-602] Inlining function 'platform_main_begin' into 'hls_top' (fuzzHLS.c:238) automatically.
Command         transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.g.2.prechk.bc -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-62] fuzzHLS.c:148: warning: out of bound array access on variable 'l_38'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 804.449 ; gain = 128.000 ; free physical = 976 ; free virtual = 30162
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.g.1.bc to /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.o.1.bc -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (fuzzHLS.c:97) in function 'func_9' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (fuzzHLS.c:84) in function 'func_1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (fuzzHLS.c:57) in function 'func_1' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fuzzHLS.c:97) in function 'func_9' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (fuzzHLS.c:84) in function 'func_1' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (fuzzHLS.c:57) in function 'func_1' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'func_9' into 'func_1' (fuzzHLS.c:51) automatically.
INFO: [XFORM 203-602] Inlining function 'safe_rshift_func_uint64_t_u_u' into 'func_1' (fuzzHLS.c:51) automatically.
INFO: [XFORM 203-602] Inlining function 'crc32_byte' into 'crc32_8bytes' (/home/jackie/csmith/include/csmith.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'crc32_8bytes' into 'transparent_crc' (/home/jackie/csmith/include/csmith.h:112) automatically.
INFO: [XFORM 203-602] Inlining function 'crc32_gentab' into 'hls_top' (fuzzHLS.c:239) automatically.
INFO: [XFORM 203-602] Inlining function 'func_1' into 'hls_top' (fuzzHLS.c:240) automatically.
Command         transform done; 0.27 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.o.1.tmp.bc -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 804.449 ; gain = 128.000 ; free physical = 950 ; free virtual = 30151
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.o.2.bc -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.35 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 804.449 ; gain = 128.000 ; free physical = 952 ; free virtual = 30151
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.95 sec.
Command     elaborate done; 16.02 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'hls_top' ...
Execute       ap_set_top_model hls_top 
Execute       get_model_list hls_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model hls_top 
Execute       preproc_iomode -model transparent_crc 
Execute       get_model_list hls_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: transparent_crc hls_top
INFO-FLOW: Configuring Module : transparent_crc ...
Execute       set_default_model transparent_crc 
Execute       apply_spec_resource_limit transparent_crc 
INFO-FLOW: Configuring Module : hls_top ...
Execute       set_default_model hls_top 
Execute       apply_spec_resource_limit hls_top 
INFO-FLOW: Model list for preprocess: transparent_crc hls_top
INFO-FLOW: Preprocessing Module: transparent_crc ...
Execute       set_default_model transparent_crc 
Execute       cdfg_preprocess -model transparent_crc 
Execute       rtl_gen_preprocess transparent_crc 
INFO-FLOW: Preprocessing Module: hls_top ...
Execute       set_default_model hls_top 
Execute       cdfg_preprocess -model hls_top 
Execute       rtl_gen_preprocess hls_top 
INFO-FLOW: Model list for synthesis: transparent_crc hls_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transparent_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model transparent_crc 
Execute       schedule -model transparent_crc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 18.19 seconds; current allocated memory: 113.296 MB.
Execute       syn_report -verbosereport -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/transparent_crc.verbose.sched.rpt 
Execute       db_write -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/transparent_crc.sched.adb -f 
INFO-FLOW: Finish scheduling transparent_crc.
Execute       set_default_model transparent_crc 
Execute       bind -model transparent_crc 
BIND OPTION: model=transparent_crc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 113.624 MB.
Execute       syn_report -verbosereport -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/transparent_crc.verbose.bind.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/transparent_crc.bind.adb -f 
INFO-FLOW: Finish binding transparent_crc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_top 
Execute       schedule -model hls_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 113.919 MB.
Execute       syn_report -verbosereport -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
Execute       db_write -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.sched.adb -f 
INFO-FLOW: Finish scheduling hls_top.
Execute       set_default_model hls_top 
Execute       bind -model hls_top 
BIND OPTION: model=hls_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 114.217 MB.
Execute       syn_report -verbosereport -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.verbose.bind.rpt 
Command       syn_report done; 0.3 sec.
Execute       db_write -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.bind.adb -f 
INFO-FLOW: Finish binding hls_top.
Execute       get_model_list hls_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess transparent_crc 
Execute       rtl_gen_preprocess hls_top 
INFO-FLOW: Model list for RTL generation: transparent_crc hls_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transparent_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model transparent_crc -vendor xilinx -mg_file /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/transparent_crc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'transparent_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 114.869 MB.
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl transparent_crc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/syn/systemc/transparent_crc -synmodules transparent_crc hls_top 
Execute       gen_rtl transparent_crc -style xilinx -f -lang vhdl -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/syn/vhdl/transparent_crc 
Execute       gen_rtl transparent_crc -style xilinx -f -lang vlog -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/syn/verilog/transparent_crc 
Execute       syn_report -csynth -model transparent_crc -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/syn/report/transparent_crc_csynth.rpt 
Execute       syn_report -rtlxml -model transparent_crc -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/syn/report/transparent_crc_csynth.xml 
Execute       syn_report -verbosereport -model transparent_crc -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/transparent_crc.verbose.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -model transparent_crc -f -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/transparent_crc.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info transparent_crc -p /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/transparent_crc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model hls_top -vendor xilinx -mg_file /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'checksum_hercules' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'crc32_context' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_top'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 116.882 MB.
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/syn/systemc/hls_top -synmodules transparent_crc hls_top 
Execute       gen_rtl hls_top -istop -style xilinx -f -lang vhdl -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/syn/vhdl/hls_top 
Execute       gen_rtl hls_top -istop -style xilinx -f -lang vlog -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/syn/verilog/hls_top 
Execute       syn_report -csynth -model hls_top -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/syn/report/hls_top_csynth.rpt 
Execute       syn_report -rtlxml -model hls_top -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/syn/report/hls_top_csynth.xml 
Execute       syn_report -verbosereport -model hls_top -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.verbose.rpt 
Command       syn_report done; 0.25 sec.
Execute       db_write -model hls_top -f -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info hls_top -p /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top 
Execute       export_constraint_db -f -tool general -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.constraint.tcl 
Execute       syn_report -designview -model hls_top -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.design.xml 
Command       syn_report done; 0.15 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model hls_top -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model hls_top -o /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks hls_top 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain hls_top 
INFO-FLOW: Model list for RTL component generation: transparent_crc hls_top
INFO-FLOW: Handling components in module [transparent_crc] ... 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/transparent_crc.compgen.tcl 
INFO-FLOW: Handling components in module [hls_top] ... 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.compgen.tcl 
INFO-FLOW: Found component hls_top_crc32_tab.
INFO-FLOW: Append model hls_top_crc32_tab
INFO-FLOW: Found component hls_top_g_5.
INFO-FLOW: Append model hls_top_g_5
INFO-FLOW: Append model transparent_crc
INFO-FLOW: Append model hls_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: hls_top_crc32_tab hls_top_g_5 transparent_crc hls_top
INFO-FLOW: To file: write model hls_top_crc32_tab
INFO-FLOW: To file: write model hls_top_g_5
INFO-FLOW: To file: write model transparent_crc
INFO-FLOW: To file: write model hls_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.35 sec.
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.48 sec.
Command       ap_source done; 0.48 sec.
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/transparent_crc.compgen.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'hls_top_crc32_tab_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
WARNING: [RTMG 210-274] Memory 'hls_top_g_5' is read-only, switch it to a ROM.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'hls_top_g_5_rom' using distributed ROMs.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.32 sec.
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.45 sec.
Command       ap_source done; 0.45 sec.
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=hls_top xml_exists=0
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.rtl_wrap.cfg.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.rtl_wrap.cfg.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.rtl_wrap.cfg.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.tbgen.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/transparent_crc.compgen.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/transparent_crc.compgen.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Command       ap_source done; 0.23 sec.
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/transparent_crc.compgen.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.compgen.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.constraint.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=1
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=4
Execute       source /home/jackie/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.tbgen.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.tbgen.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.tbgen.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.rtl_wrap.cfg.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.compgen.dataonly.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.constraint.tcl 
Execute       sc_get_clocks hls_top 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/transparent_crc.tbgen.tcl 
Execute       source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 804.449 ; gain = 128.000 ; free physical = 948 ; free virtual = 30125
INFO: [VHDL 208-304] Generating VHDL RTL for hls_top.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_top.
Command     autosyn done; 4.91 sec.
Command   csynth_design done; 20.93 sec.
Execute   cosim_design -rtl verilog -trace_level none 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl
Execute     source /home/jackie/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/jackie/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/jackie/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/jackie/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/jackie/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.rtl_wrap.cfg.tcl 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.tbgen.tcl 
Execute     is_encrypted /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/testbench.c 
Execute     is_encrypted /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS.c 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.tbgen.tcl 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
INFO-FLOW: TB processing: /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/testbench.c /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/./sim/autowrap/testbench/testbench.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/./sim/autowrap/testbench/testbench.c_pre.c std=gnu89 
INFO-FLOW: exec /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/./sim/autowrap/testbench/testbench.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/./sim/autowrap/testbench/testbench.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/./sim/autowrap/testbench/testbench.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
INFO-FLOW: TB processing: /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS.c /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/./sim/autowrap/testbench/fuzzHLS.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/./sim/autowrap/testbench/fuzzHLS.c_pre.c std=gnu89 
INFO-FLOW: exec /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/./sim/autowrap/testbench/fuzzHLS.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/./sim/autowrap/testbench/fuzzHLS.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /home/jackie/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/./sim/autowrap/testbench/fuzzHLS.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.rtl_wrap.cfg.tcl 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.rtl_wrap.cfg.tcl 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.rtl_wrap.cfg.tcl 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.tbgen.tcl 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.tbgen.tcl 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute     source /home/jackie/RISC-V_Research/fuzzHLS/hercules_test/fuzzHLS_syn/solution/.autopilot/db/hls_top.rtl_wrap.cfg.tcl 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 12.72 sec.
Command ap_source done; error code: 1; 35 sec.
Execute cleanup_all 
