tarted
grid
device USSMMUX_TEST
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (

    );
    port
    (
// configuration_body_def_on
// configuration_body_def_end

        input SIG_FR_SRB[3:0] = 4'b1111,
        input CLK_IN_T[7:0] = 8'b1111_1111,
        output CLK_TEST
    );
};
//grid device end

//grid device structure netlist started
structure netlist of USSMMUX_TEST
{

};
//grid device structure netlist end

timing ussmmux_test_tnl of USSMMUX_TEST
{
    wire nt_mux4_0_z;
    wire nt_mux4_1_z;
    wire nt_mux4_2_z;

    operator V_MUX4 V_MUX4_0
        port map
        (
            I0    => 1'b1       ,
            I1    => CLK_IN_T[0],
            I2    => CLK_IN_T[1],
            I3    => CLK_IN_T[2],
            S0    => SIG_FR_SRB[0],
            S1    => SIG_FR_SRB[1],
            Z     => nt_mux4_0_z 
        );
    operator V_MUX4 V_MUX4_1
        port map
        (
            I0    => CLK_IN_T[3],
            I1    => CLK_IN_T[4],
            I2    => CLK_IN_T[5],
            I3    => CLK_IN_T[6],
            S0    => SIG_FR_SRB[0],
            S1    => SIG_FR_SRB[1],
            Z     => nt_mux4_1_z 
        );
    operator V_MUX4 V_MUX4_2
        port map
        (
            I0    => CLK_IN_T[7] ,
            I1    => 1'b1 ,
            I2    => 1'b1 ,
            I3    => 1'b1,
            S0    => SIG_FR_SRB[0],
            S1    => SIG_FR_SRB[1],
            Z     => nt_mux4_2_z 
        );
    operator V_MUX4 V_MUX4_3
        port map
        (
            I0    => nt_mux4_0_z,
            I1    => nt_mux4_1_z,
            I2    => nt_mux4_2_z,
            I3    => 1'b1,
            S0    => SIG_FR_SRB[2],
            S1    => SIG_FR_SRB[3],
            Z     => CLK_TEST 
        );
};
