Analysis & Synthesis report for MIPS
Tue Nov 28 20:11:44 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_0|altsyncram_0ag1:auto_generated
 17. Source assignments for fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_1|altsyncram_usg1:auto_generated
 18. Source assignments for fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated
 19. Source assignments for fluxoDeDados:FD|RAM:InstMem|altsyncram:ram_rtl_0|altsyncram_8761:auto_generated
 20. Source assignments for fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_1|altsyncram_qsg1:auto_generated
 21. Source assignments for fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_2|altsyncram_qsg1:auto_generated
 22. Parameter Settings for User Entity Instance: fluxoDeDados:FD|registradorGenerico:PC
 23. Parameter Settings for User Entity Instance: fluxoDeDados:FD|RAM:InstMem
 24. Parameter Settings for User Entity Instance: fluxoDeDados:FD|MUX:MuxRtRd
 25. Parameter Settings for User Entity Instance: fluxoDeDados:FD|bancoRegistradores:BancoReg
 26. Parameter Settings for User Entity Instance: fluxoDeDados:FD|MUX:muxRtImm
 27. Parameter Settings for User Entity Instance: fluxoDeDados:FD|RAM:MemDados
 28. Parameter Settings for User Entity Instance: fluxoDeDados:FD|MUX:MuxULAMem
 29. Parameter Settings for User Entity Instance: fluxoDeDados:FD|MUX:MuxBEQ
 30. Parameter Settings for User Entity Instance: fluxoDeDados:FD|shifter:ShifterImm
 31. Parameter Settings for User Entity Instance: fluxoDeDados:FD|MUX:MuxJUMP
 32. Parameter Settings for User Entity Instance: fluxoDeDados:FD|shifter:ShifterInst
 33. Parameter Settings for User Entity Instance: fluxoDeDados:FD|bancoPipeline:ifid
 34. Parameter Settings for User Entity Instance: fluxoDeDados:FD|bancoPipeline:idex
 35. Parameter Settings for User Entity Instance: fluxoDeDados:FD|bancoPipeline:exmem
 36. Parameter Settings for User Entity Instance: fluxoDeDados:FD|bancoPipeline:memwb
 37. Parameter Settings for Inferred Entity Instance: fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_0
 38. Parameter Settings for Inferred Entity Instance: fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_1
 39. Parameter Settings for Inferred Entity Instance: fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_0
 40. Parameter Settings for Inferred Entity Instance: fluxoDeDados:FD|RAM:InstMem|altsyncram:ram_rtl_0
 41. Parameter Settings for Inferred Entity Instance: fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_1
 42. Parameter Settings for Inferred Entity Instance: fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_2
 43. altsyncram Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "conversorHex7Seg:display8"
 45. Port Connectivity Checks: "conversorHex7Seg:display5"
 46. Port Connectivity Checks: "conversorHex7Seg:display3"
 47. Port Connectivity Checks: "conversorHex7Seg:display1"
 48. Port Connectivity Checks: "conversorHex7Seg:display7"
 49. Port Connectivity Checks: "conversorHex7Seg:display6"
 50. Port Connectivity Checks: "conversorHex7Seg:display4"
 51. Port Connectivity Checks: "conversorHex7Seg:display2"
 52. Port Connectivity Checks: "fluxoDeDados:FD|bancoPipeline:memwb"
 53. Port Connectivity Checks: "fluxoDeDados:FD|bancoPipeline:exmem"
 54. Port Connectivity Checks: "fluxoDeDados:FD|bancoPipeline:idex"
 55. Port Connectivity Checks: "fluxoDeDados:FD|bancoPipeline:ifid"
 56. Port Connectivity Checks: "fluxoDeDados:FD|shifter:ShifterInst"
 57. Port Connectivity Checks: "fluxoDeDados:FD|MUX:MuxJUMP"
 58. Port Connectivity Checks: "fluxoDeDados:FD|ULA:AdderPC"
 59. Port Connectivity Checks: "fluxoDeDados:FD|ULA:AdderBEQ"
 60. Port Connectivity Checks: "fluxoDeDados:FD|ULA:ULA"
 61. Port Connectivity Checks: "fluxoDeDados:FD|RAM:InstMem"
 62. Port Connectivity Checks: "fluxoDeDados:FD|registradorGenerico:PC"
 63. Port Connectivity Checks: "fluxoDeDados:FD"
 64. Post-Synthesis Netlist Statistics for Top Partition
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 28 20:11:44 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; MIPS                                        ;
; Top-level Entity Name              ; MIPS                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 815                                         ;
;     Total combinational functions  ; 605                                         ;
;     Dedicated logic registers      ; 398                                         ;
; Total registers                    ; 398                                         ;
; Total pins                         ; 262                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,976                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; MIPS               ; MIPS               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+-----------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                 ; Library ;
+-----------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; ../MIPS.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd                               ;         ;
; ../bancoPipeline.vhd              ; yes             ; User VHDL File                                        ; C:/Users/Rafael/Documents/GitHub/MIPS/bancoPipeline.vhd                      ;         ;
; ../ULA.vhd                        ; yes             ; User VHDL File                                        ; C:/Users/Rafael/Documents/GitHub/MIPS/ULA.vhd                                ;         ;
; ../UCULA.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/Rafael/Documents/GitHub/MIPS/UCULA.vhd                              ;         ;
; ../UCFD.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/Rafael/Documents/GitHub/MIPS/UCFD.vhd                               ;         ;
; ../signExtend.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/Rafael/Documents/GitHub/MIPS/signExtend.vhd                         ;         ;
; ../shifter.vhd                    ; yes             ; User VHDL File                                        ; C:/Users/Rafael/Documents/GitHub/MIPS/shifter.vhd                            ;         ;
; ../registradorGenerico.vhd        ; yes             ; User VHDL File                                        ; C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd                ;         ;
; ../RAM.vhd                        ; yes             ; User VHDL File                                        ; C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd                                ;         ;
; ../MUX.vhd                        ; yes             ; User VHDL File                                        ; C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd                                ;         ;
; ../fluxoDeDados.vhd               ; yes             ; User VHDL File                                        ; C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd                       ;         ;
; ../conversorHex7Seg.vhd           ; yes             ; User VHDL File                                        ; C:/Users/Rafael/Documents/GitHub/MIPS/conversorHex7Seg.vhd                   ;         ;
; ../bancoRegistradores.vhd         ; yes             ; User VHDL File                                        ; C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd                 ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_0ag1.tdf            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_0ag1.tdf            ;         ;
; db/MIPS.ram0_RAM_a35e8c36.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/MIPS.ram0_RAM_a35e8c36.hdl.mif ;         ;
; db/altsyncram_usg1.tdf            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_usg1.tdf            ;         ;
; db/altsyncram_00d1.tdf            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_00d1.tdf            ;         ;
; db/altsyncram_8761.tdf            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_8761.tdf            ;         ;
; db/altsyncram_qsg1.tdf            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_qsg1.tdf            ;         ;
+-----------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 815          ;
;                                             ;              ;
; Total combinational functions               ; 605          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 300          ;
;     -- 3 input functions                    ; 182          ;
;     -- <=2 input functions                  ; 123          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 444          ;
;     -- arithmetic mode                      ; 161          ;
;                                             ;              ;
; Total registers                             ; 398          ;
;     -- Dedicated logic registers            ; 398          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 262          ;
; Total memory bits                           ; 3976         ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 515          ;
; Total fan-out                               ; 5312         ;
; Average fan-out                             ; 3.12         ;
+---------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                  ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |MIPS                                        ; 605 (88)            ; 398 (62)                  ; 3976        ; 0            ; 0       ; 0         ; 262  ; 0            ; |MIPS                                                                                                 ; MIPS                ; work         ;
;    |conversorHex7Seg:display2|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|conversorHex7Seg:display2                                                                       ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:display4|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|conversorHex7Seg:display4                                                                       ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:display6|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|conversorHex7Seg:display6                                                                       ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:display7|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|conversorHex7Seg:display7                                                                       ; conversorHex7Seg    ; work         ;
;    |conversorHex7Seg:display8|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|conversorHex7Seg:display8                                                                       ; conversorHex7Seg    ; work         ;
;    |fluxoDeDados:FD|                         ; 482 (1)             ; 336 (0)                   ; 3976        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD                                                                                 ; fluxoDeDados        ; work         ;
;       |MUX:MuxRtRd|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|MUX:MuxRtRd                                                                     ; MUX                 ; work         ;
;       |MUX:MuxULAMem|                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|MUX:MuxULAMem                                                                   ; MUX                 ; work         ;
;       |MUX:muxRtImm|                         ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|MUX:muxRtImm                                                                    ; MUX                 ; work         ;
;       |RAM:InstMem|                          ; 0 (0)               ; 0 (0)                     ; 840         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|RAM:InstMem                                                                     ; RAM                 ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 840         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|RAM:InstMem|altsyncram:ram_rtl_0                                                ; altsyncram          ; work         ;
;             |altsyncram_8761:auto_generated| ; 0 (0)               ; 0 (0)                     ; 840         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|RAM:InstMem|altsyncram:ram_rtl_0|altsyncram_8761:auto_generated                 ; altsyncram_8761     ; work         ;
;       |RAM:MemDados|                         ; 43 (43)             ; 75 (75)                   ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|RAM:MemDados                                                                    ; RAM                 ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_0                                               ; altsyncram          ; work         ;
;             |altsyncram_0ag1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_0|altsyncram_0ag1:auto_generated                ; altsyncram_0ag1     ; work         ;
;          |altsyncram:ram_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_1                                               ; altsyncram          ; work         ;
;             |altsyncram_usg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_1|altsyncram_usg1:auto_generated                ; altsyncram_usg1     ; work         ;
;       |UCFD:UCFD|                            ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|UCFD:UCFD                                                                       ; UCFD                ; work         ;
;       |UCULA:UCULA|                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|UCULA:UCULA                                                                     ; UCULA               ; work         ;
;       |ULA:AdderPC|                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|ULA:AdderPC                                                                     ; ULA                 ; work         ;
;       |ULA:ULA|                              ; 176 (176)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|ULA:ULA                                                                         ; ULA                 ; work         ;
;       |bancoPipeline:exmem|                  ; 5 (5)               ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|bancoPipeline:exmem                                                             ; bancoPipeline       ; work         ;
;       |bancoPipeline:idex|                   ; 0 (0)               ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|bancoPipeline:idex                                                              ; bancoPipeline       ; work         ;
;       |bancoPipeline:ifid|                   ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|bancoPipeline:ifid                                                              ; bancoPipeline       ; work         ;
;       |bancoPipeline:memwb|                  ; 0 (0)               ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|bancoPipeline:memwb                                                             ; bancoPipeline       ; work         ;
;       |bancoRegistradores:BancoReg|          ; 161 (161)           ; 64 (64)                   ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|bancoRegistradores:BancoReg                                                     ; bancoRegistradores  ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_0                                ; altsyncram          ; work         ;
;             |altsyncram_00d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated ; altsyncram_00d1     ; work         ;
;          |altsyncram:ram_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_1                                ; altsyncram          ; work         ;
;             |altsyncram_qsg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_1|altsyncram_qsg1:auto_generated ; altsyncram_qsg1     ; work         ;
;          |altsyncram:ram_rtl_2|              ; 0 (0)               ; 0 (0)                     ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_2                                ; altsyncram          ; work         ;
;             |altsyncram_qsg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_2|altsyncram_qsg1:auto_generated ; altsyncram_qsg1     ; work         ;
;       |registradorGenerico:PC|               ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|fluxoDeDados:FD|registradorGenerico:PC                                                          ; registradorGenerico ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------+
; Name                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                               ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------+
; fluxoDeDados:FD|RAM:InstMem|altsyncram:ram_rtl_0|altsyncram_8761:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 28           ; 32           ; --           ; --           ; 896  ; db/MIPS.ram0_RAM_a35e8c36.hdl.mif ;
; fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_0|altsyncram_0ag1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 28           ; 32           ; 28           ; 32           ; 896  ; db/MIPS.ram0_RAM_a35e8c36.hdl.mif ;
; fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_1|altsyncram_usg1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 28           ; 32           ; 28           ; 32           ; 896  ; db/MIPS.ram0_RAM_a35e8c36.hdl.mif ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 28           ; 16           ; 28           ; 448  ; None                              ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_1|altsyncram_qsg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 28           ; 16           ; 28           ; 448  ; None                              ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_2|altsyncram_qsg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 28           ; 16           ; 28           ; 448  ; None                              ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                            ;
+-----------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                             ; Reason for Removal                                                ;
+-----------------------------------------------------------+-------------------------------------------------------------------+
; fluxoDeDados:FD|bancoPipeline:idex|signExtendtemp[11]     ; Merged with fluxoDeDados:FD|bancoPipeline:idex|instRdtemp[0]      ;
; fluxoDeDados:FD|bancoPipeline:idex|signExtendtemp[12]     ; Merged with fluxoDeDados:FD|bancoPipeline:idex|instRdtemp[1]      ;
; fluxoDeDados:FD|bancoPipeline:idex|signExtendtemp[13]     ; Merged with fluxoDeDados:FD|bancoPipeline:idex|instRdtemp[2]      ;
; fluxoDeDados:FD|bancoPipeline:idex|signExtendtemp[14]     ; Merged with fluxoDeDados:FD|bancoPipeline:idex|instRdtemp[3]      ;
; fluxoDeDados:FD|bancoPipeline:idex|signExtendtemp[16..31] ; Merged with fluxoDeDados:FD|bancoPipeline:idex|signExtendtemp[15] ;
; fluxoDeDados:FD|bancoPipeline:idex|extemp[3]              ; Merged with fluxoDeDados:FD|bancoPipeline:idex|extemp[2]          ;
; fluxoDeDados:FD|bancoPipeline:idex|mtemp[0]               ; Merged with fluxoDeDados:FD|bancoPipeline:idex|extemp[1]          ;
; fluxoDeDados:FD|bancoPipeline:idex|wbtemp[0]              ; Merged with fluxoDeDados:FD|bancoPipeline:idex|mtemp[2]           ;
; fluxoDeDados:FD|bancoPipeline:exmem|wbtemp[0]             ; Merged with fluxoDeDados:FD|bancoPipeline:exmem|mtemp[2]          ;
; fluxoDeDados:FD|registradorGenerico:PC|DOUT[5..31]        ; Lost fanout                                                       ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[5..31]          ; Lost fanout                                                       ;
; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[5..31]          ; Lost fanout                                                       ;
; Total Number of Removed Registers = 105                   ;                                                                   ;
+-----------------------------------------------------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                             ;
+-------------------------------------------------+--------------------+--------------------------------------------------+
; Register name                                   ; Reason for Removal ; Registers Removed due to This Register           ;
+-------------------------------------------------+--------------------+--------------------------------------------------+
; fluxoDeDados:FD|registradorGenerico:PC|DOUT[31] ; Lost Fanouts       ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[30], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[29], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[28], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[27], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[26], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[25], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[24], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[23], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[22], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[21], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[20], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[19], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[18], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[17], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[16], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[15], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[14], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[13], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[12], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[11], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[10], ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[9],  ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[8],  ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[7],  ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[6],  ;
;                                                 ;                    ; fluxoDeDados:FD|registradorGenerico:PC|DOUT[5],  ;
;                                                 ;                    ; fluxoDeDados:FD|bancoPipeline:idex|pctemp[31],   ;
;                                                 ;                    ; fluxoDeDados:FD|bancoPipeline:idex|pctemp[30],   ;
;                                                 ;                    ; fluxoDeDados:FD|bancoPipeline:idex|pctemp[29],   ;
;                                                 ;                    ; fluxoDeDados:FD|bancoPipeline:idex|pctemp[28],   ;
;                                                 ;                    ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[31],   ;
;                                                 ;                    ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[30],   ;
;                                                 ;                    ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[29],   ;
;                                                 ;                    ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[28]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[14]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[14]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[13]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[13]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[12]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[12]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[11]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[11]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[27]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[27]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[26]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[26]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[25]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[25]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[24]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[24]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[23]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[23]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[22]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[22]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[21]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[21]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[20]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[20]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[19]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[19]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[18]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[18]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[17]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[17]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[16]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[16]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[15]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[15]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[10]   ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[10]    ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[9]    ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[9]     ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[8]    ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[8]     ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[7]    ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[7]     ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[6]    ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[6]     ;
; fluxoDeDados:FD|bancoPipeline:idex|pctemp[5]    ; Lost Fanouts       ; fluxoDeDados:FD|bancoPipeline:ifid|pctemp[5]     ;
+-------------------------------------------------+--------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 398   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Inverted Register Statistics                                     ;
+--------------------------------------------------------+---------+
; Inverted Register                                      ; Fan out ;
+--------------------------------------------------------+---------+
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[3][1]  ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[6][1]  ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[2][1]  ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[7][1]  ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[10][1] ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[9][3]  ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[8][3]  ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[10][3] ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[3][0]  ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[9][0]  ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[1][0]  ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[7][0]  ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[5][0]  ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[6][2]  ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[4][2]  ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[7][2]  ; 3       ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[5][2]  ; 3       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[14]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[18]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[12]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[11]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[16]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[15]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[20]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[22]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[21]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[24]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[26]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[28]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[30]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[32]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[34]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[33]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[36]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[38]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[37]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[40]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[42]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[44]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[46]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[45]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[48]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[50]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[52]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[54]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[53]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[56]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[58]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[60]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[62]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[64]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[66]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[68]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[70]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[72]      ; 1       ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[74]      ; 1       ;
; Total number of inverted registers = 56                ;         ;
+--------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                 ;
+---------------------------------------------------+----------------------------------------+
; Register Name                                     ; RAM Name                               ;
+---------------------------------------------------+----------------------------------------+
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[0]  ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[1]  ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[2]  ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[3]  ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[4]  ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[5]  ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[6]  ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[7]  ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[8]  ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[9]  ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[10] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[11] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[12] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[13] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[14] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[15] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[16] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[17] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[18] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[19] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[20] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[21] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[22] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[23] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[24] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[25] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[26] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[27] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[28] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[29] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[30] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[31] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[32] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[33] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[34] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[35] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[36] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[37] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[38] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[39] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[40] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[41] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[42] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[43] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[44] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[45] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[46] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[47] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[48] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[49] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[50] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[51] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[52] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[53] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[54] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[55] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[56] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[57] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[58] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[59] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[60] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[61] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[62] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[63] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[64] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[65] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[66] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[67] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[68] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[69] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[70] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[71] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[72] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[73] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0_bypass[74] ; fluxoDeDados:FD|RAM:MemDados|ram_rtl_0 ;
+---------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                 ;
+---------------------------------------------------------------+-------------------------------------------------------+------+
; Register Name                                                 ; Megafunction                                          ; Type ;
+---------------------------------------------------------------+-------------------------------------------------------+------+
; fluxoDeDados:FD|bancoPipeline:ifid|insttemp[0..31]            ; fluxoDeDados:FD|RAM:InstMem|ram_rtl_0                 ; RAM  ;
; fluxoDeDados:FD|bancoPipeline:idex|readData2temp[4..31]       ; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram_rtl_1 ; RAM  ;
; fluxoDeDados:FD|bancoPipeline:idex|readData1temp[4..31]       ; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram_rtl_2 ; RAM  ;
; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram[0..15][4..31] ; fluxoDeDados:FD|bancoRegistradores:BancoReg|ram_rtl_2 ; RAM  ;
+---------------------------------------------------------------+-------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |MIPS|fluxoDeDados:FD|bancoPipeline:exmem|ulaouttemp[17]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIPS|fluxoDeDados:FD|registradorGenerico:PC|DOUT[27]     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |MIPS|fluxoDeDados:FD|registradorGenerico:PC|DOUT[10]     ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |MIPS|fluxoDeDados:FD|bancoPipeline:idex|readData2temp[0] ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |MIPS|fluxoDeDados:FD|bancoPipeline:idex|readData1temp[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS|fluxoDeDados:FD|UCULA:UCULA|Mux7                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS|fluxoDeDados:FD|ULA:ULA|Mux30                       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |MIPS|fluxoDeDados:FD|bancoRegistradores:BancoReg|Mux93   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_0|altsyncram_0ag1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_1|altsyncram_usg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for fluxoDeDados:FD|RAM:InstMem|altsyncram:ram_rtl_0|altsyncram_8761:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_1|altsyncram_qsg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_2|altsyncram_qsg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxoDeDados:FD|registradorGenerico:PC ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxoDeDados:FD|RAM:InstMem ;
+----------------+----------------------------------+----------------------+
; Parameter Name ; Value                            ; Type                 ;
+----------------+----------------------------------+----------------------+
; data_width     ; 32                               ; Signed Integer       ;
; addr_width     ; 32                               ; Signed Integer       ;
; inst           ; 00000000001000100010100000100101 ; Unsigned Binary      ;
; insttwo        ; 10001100101001110000000000010001 ; Unsigned Binary      ;
; instthree      ; 10101100101010100000000000000010 ; Unsigned Binary      ;
; instfour       ; 00010000011001010000000000000111 ; Unsigned Binary      ;
; instfive       ; 00001000000000000000000000010111 ; Unsigned Binary      ;
; instsix        ; 00000000101001100100100000101010 ; Unsigned Binary      ;
; instseven      ; 00001000000000000000000000011011 ; Unsigned Binary      ;
+----------------+----------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxoDeDados:FD|MUX:MuxRtRd ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; data_width     ; 5     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxoDeDados:FD|bancoRegistradores:BancoReg ;
+---------------------+-------+------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                       ;
+---------------------+-------+------------------------------------------------------------+
; larguradados        ; 32    ; Signed Integer                                             ;
; larguraendbancoregs ; 5     ; Signed Integer                                             ;
+---------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxoDeDados:FD|MUX:muxRtImm ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxoDeDados:FD|RAM:MemDados ;
+----------------+----------------------------------+-----------------------+
; Parameter Name ; Value                            ; Type                  ;
+----------------+----------------------------------+-----------------------+
; data_width     ; 32                               ; Signed Integer        ;
; addr_width     ; 32                               ; Signed Integer        ;
; inst           ; 00000000001000100010100000100101 ; Unsigned Binary       ;
; insttwo        ; 10001100101001110000000000010001 ; Unsigned Binary       ;
; instthree      ; 10101100101010100000000000000010 ; Unsigned Binary       ;
; instfour       ; 00010000011001010000000000000111 ; Unsigned Binary       ;
; instfive       ; 00001000000000000000000000010111 ; Unsigned Binary       ;
; instsix        ; 00000000101001100100100000101010 ; Unsigned Binary       ;
; instseven      ; 00001000000000000000000000011011 ; Unsigned Binary       ;
+----------------+----------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxoDeDados:FD|MUX:MuxULAMem ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxoDeDados:FD|MUX:MuxBEQ ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxoDeDados:FD|shifter:ShifterImm ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxoDeDados:FD|MUX:MuxJUMP ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxoDeDados:FD|shifter:ShifterInst ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 26    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxoDeDados:FD|bancoPipeline:ifid ;
+---------------------+-------+---------------------------------------------------+
; Parameter Name      ; Value ; Type                                              ;
+---------------------+-------+---------------------------------------------------+
; larguradados        ; 32    ; Signed Integer                                    ;
; larguraendbancoregs ; 5     ; Signed Integer                                    ;
+---------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxoDeDados:FD|bancoPipeline:idex ;
+---------------------+-------+---------------------------------------------------+
; Parameter Name      ; Value ; Type                                              ;
+---------------------+-------+---------------------------------------------------+
; larguradados        ; 32    ; Signed Integer                                    ;
; larguraendbancoregs ; 5     ; Signed Integer                                    ;
+---------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxoDeDados:FD|bancoPipeline:exmem ;
+---------------------+-------+----------------------------------------------------+
; Parameter Name      ; Value ; Type                                               ;
+---------------------+-------+----------------------------------------------------+
; larguradados        ; 32    ; Signed Integer                                     ;
; larguraendbancoregs ; 5     ; Signed Integer                                     ;
+---------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxoDeDados:FD|bancoPipeline:memwb ;
+---------------------+-------+----------------------------------------------------+
; Parameter Name      ; Value ; Type                                               ;
+---------------------+-------+----------------------------------------------------+
; larguradados        ; 32    ; Signed Integer                                     ;
; larguraendbancoregs ; 5     ; Signed Integer                                     ;
+---------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------+---------------------------+
; Parameter Name                     ; Value                             ; Type                      ;
+------------------------------------+-----------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT                         ; Untyped                   ;
; WIDTH_A                            ; 32                                ; Untyped                   ;
; WIDTHAD_A                          ; 5                                 ; Untyped                   ;
; NUMWORDS_A                         ; 28                                ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                   ;
; WIDTH_B                            ; 32                                ; Untyped                   ;
; WIDTHAD_B                          ; 5                                 ; Untyped                   ;
; NUMWORDS_B                         ; 28                                ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0                            ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                   ;
; BYTE_SIZE                          ; 8                                 ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                   ;
; INIT_FILE                          ; db/MIPS.ram0_RAM_a35e8c36.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_0ag1                   ; Untyped                   ;
+------------------------------------+-----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_1 ;
+------------------------------------+-----------------------------------+---------------------------+
; Parameter Name                     ; Value                             ; Type                      ;
+------------------------------------+-----------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT                         ; Untyped                   ;
; WIDTH_A                            ; 32                                ; Untyped                   ;
; WIDTHAD_A                          ; 5                                 ; Untyped                   ;
; NUMWORDS_A                         ; 28                                ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                   ;
; WIDTH_B                            ; 32                                ; Untyped                   ;
; WIDTHAD_B                          ; 5                                 ; Untyped                   ;
; NUMWORDS_B                         ; 28                                ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                   ;
; BYTE_SIZE                          ; 8                                 ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                   ;
; INIT_FILE                          ; db/MIPS.ram0_RAM_a35e8c36.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_usg1                   ; Untyped                   ;
+------------------------------------+-----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 28                   ; Untyped                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 28                   ; Untyped                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                               ;
; NUMWORDS_B                         ; 16                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_00d1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fluxoDeDados:FD|RAM:InstMem|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------+--------------------------+
; Parameter Name                     ; Value                             ; Type                     ;
+------------------------------------+-----------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                  ;
; OPERATION_MODE                     ; ROM                               ; Untyped                  ;
; WIDTH_A                            ; 32                                ; Untyped                  ;
; WIDTHAD_A                          ; 5                                 ; Untyped                  ;
; NUMWORDS_A                         ; 28                                ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                  ;
; WIDTH_B                            ; 1                                 ; Untyped                  ;
; WIDTHAD_B                          ; 1                                 ; Untyped                  ;
; NUMWORDS_B                         ; 1                                 ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                  ;
; BYTE_SIZE                          ; 8                                 ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                  ;
; INIT_FILE                          ; db/MIPS.ram0_RAM_a35e8c36.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_8761                   ; Untyped                  ;
+------------------------------------+-----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_1 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 28                   ; Untyped                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 28                   ; Untyped                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                               ;
; NUMWORDS_B                         ; 16                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_qsg1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_2 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 28                   ; Untyped                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 28                   ; Untyped                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                               ;
; NUMWORDS_B                         ; 16                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_qsg1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                ;
; Entity Instance                           ; fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 28                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 28                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_1                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 28                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 28                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 28                                                               ;
;     -- NUMWORDS_A                         ; 16                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 28                                                               ;
;     -- NUMWORDS_B                         ; 16                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; fluxoDeDados:FD|RAM:InstMem|altsyncram:ram_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 28                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 28                                                               ;
;     -- NUMWORDS_A                         ; 16                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 28                                                               ;
;     -- NUMWORDS_B                         ; 16                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 28                                                               ;
;     -- NUMWORDS_A                         ; 16                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 28                                                               ;
;     -- NUMWORDS_B                         ; 16                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
+-------------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display8" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
; apaga    ; Input ; Info     ; Stuck at GND            ;
+----------+-------+----------+-------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display5" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; dadohex  ; Input ; Info     ; Stuck at VCC            ;
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
; apaga    ; Input ; Info     ; Stuck at VCC            ;
+----------+-------+----------+-------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display3" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; dadohex  ; Input ; Info     ; Stuck at VCC            ;
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
; apaga    ; Input ; Info     ; Stuck at VCC            ;
+----------+-------+----------+-------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display1" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; dadohex  ; Input ; Info     ; Stuck at VCC            ;
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
; apaga    ; Input ; Info     ; Stuck at VCC            ;
+----------+-------+----------+-------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display7" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
; apaga    ; Input ; Info     ; Stuck at GND            ;
+----------+-------+----------+-------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display6" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
; apaga    ; Input ; Info     ; Stuck at GND            ;
+----------+-------+----------+-------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display4" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
; apaga    ; Input ; Info     ; Stuck at GND            ;
+----------+-------+----------+-------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:display2" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; negativo ; Input ; Info     ; Stuck at GND            ;
; overflow ; Input ; Info     ; Stuck at GND            ;
; apaga    ; Input ; Info     ; Stuck at GND            ;
+----------+-------+----------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxoDeDados:FD|bancoPipeline:memwb"                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; inst          ; Input  ; Info     ; Stuck at GND                                                                        ;
; readdata1     ; Input  ; Info     ; Stuck at GND                                                                        ;
; readdata2     ; Input  ; Info     ; Stuck at GND                                                                        ;
; signextend    ; Input  ; Info     ; Stuck at GND                                                                        ;
; m             ; Input  ; Info     ; Stuck at GND                                                                        ;
; ex            ; Input  ; Info     ; Stuck at GND                                                                        ;
; pc            ; Input  ; Info     ; Stuck at GND                                                                        ;
; instrt        ; Input  ; Info     ; Stuck at GND                                                                        ;
; instrd        ; Input  ; Info     ; Stuck at GND                                                                        ;
; addimm        ; Input  ; Info     ; Stuck at GND                                                                        ;
; zeroflag      ; Input  ; Info     ; Stuck at GND                                                                        ;
; instout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata1out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata2out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signextendout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mout          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; exout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instrtout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instrdout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; addimmout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zeroflagout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxoDeDados:FD|bancoPipeline:exmem"                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; inst          ; Input  ; Info     ; Stuck at GND                                                                        ;
; readdata1     ; Input  ; Info     ; Stuck at GND                                                                        ;
; signextend    ; Input  ; Info     ; Stuck at GND                                                                        ;
; ex            ; Input  ; Info     ; Stuck at GND                                                                        ;
; pc            ; Input  ; Info     ; Stuck at GND                                                                        ;
; instrt        ; Input  ; Info     ; Stuck at GND                                                                        ;
; instrd        ; Input  ; Info     ; Stuck at GND                                                                        ;
; memdata       ; Input  ; Info     ; Stuck at GND                                                                        ;
; instout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata1out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signextendout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; exout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instrtout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instrdout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memdataout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxoDeDados:FD|bancoPipeline:idex"                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; inst        ; Input  ; Info     ; Stuck at GND                                                                        ;
; addimm      ; Input  ; Info     ; Stuck at GND                                                                        ;
; zeroflag    ; Input  ; Info     ; Stuck at GND                                                                        ;
; ulaout      ; Input  ; Info     ; Stuck at GND                                                                        ;
; muxrtrd     ; Input  ; Info     ; Stuck at GND                                                                        ;
; memdata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; instout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; addimmout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zeroflagout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ulaoutout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; muxrtrdout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memdataout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxoDeDados:FD|bancoPipeline:ifid"                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; readdata1     ; Input  ; Info     ; Stuck at GND                                                                        ;
; readdata2     ; Input  ; Info     ; Stuck at GND                                                                        ;
; signextend    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb            ; Input  ; Info     ; Stuck at GND                                                                        ;
; m             ; Input  ; Info     ; Stuck at GND                                                                        ;
; ex            ; Input  ; Info     ; Stuck at GND                                                                        ;
; instrt        ; Input  ; Info     ; Stuck at GND                                                                        ;
; instrd        ; Input  ; Info     ; Stuck at GND                                                                        ;
; addimm        ; Input  ; Info     ; Stuck at GND                                                                        ;
; zeroflag      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ulaout        ; Input  ; Info     ; Stuck at GND                                                                        ;
; muxrtrd       ; Input  ; Info     ; Stuck at GND                                                                        ;
; memdata       ; Input  ; Info     ; Stuck at GND                                                                        ;
; readdata1out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata2out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signextendout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mout          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; exout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instrtout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instrdout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; addimmout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zeroflagout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ulaoutout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; muxrtrdout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memdataout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxoDeDados:FD|shifter:ShifterInst"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "fluxoDeDados:FD|MUX:MuxJUMP" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; b[27..26] ; Input ; Info     ; Stuck at GND             ;
+-----------+-------+----------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxoDeDados:FD|ULA:AdderPC"                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sel[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; sel[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sel[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; zeroflag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxoDeDados:FD|ULA:AdderBEQ"                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; sel[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; sel[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sel[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; zeroflag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxoDeDados:FD|ULA:ULA"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; v    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxoDeDados:FD|RAM:InstMem"                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; data[27..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; we           ; Input  ; Info     ; Stuck at GND                                                                        ;
; re           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; endteste     ; Input  ; Info     ; Stuck at GND                                                                        ;
; saidateste   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "fluxoDeDados:FD|registradorGenerico:PC" ;
+--------+-------+----------+----------------------------------------+
; Port   ; Type  ; Severity ; Details                                ;
+--------+-------+----------+----------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                           ;
; rst    ; Input ; Info     ; Stuck at GND                           ;
+--------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxoDeDados:FD"                                                                                  ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; memtestend[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; readdata1out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; readdata2out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; writedata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcoutteste[31..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ulaina             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ulainb             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ulaoutteste        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ulaoutteste1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; beqadder           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; beqadder2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; beqadderout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signextendoutteste ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; word               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ulasel             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; exteste            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbteste            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mteste             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rt                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 262                         ;
; cycloneiii_ff         ; 398                         ;
;     ENA               ; 64                          ;
;     SCLR              ; 32                          ;
;     SLD               ; 32                          ;
;     plain             ; 270                         ;
; cycloneiii_lcell_comb ; 613                         ;
;     arith             ; 161                         ;
;         2 data inputs ; 64                          ;
;         3 data inputs ; 97                          ;
;     normal            ; 452                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 85                          ;
;         4 data inputs ; 300                         ;
; cycloneiii_ram_block  ; 178                         ;
;                       ;                             ;
; Max LUT depth         ; 10.70                       ;
; Average LUT depth     ; 4.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Nov 28 20:11:29 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ramc.vhd
    Info (12022): Found design unit 1: RAMC-behaviour File: C:/Users/Rafael/Documents/GitHub/MIPS/RAMC.vhd Line: 46
    Info (12023): Found entity 1: RAMC File: C:/Users/Rafael/Documents/GitHub/MIPS/RAMC.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file mipsc.vhd
    Info (12022): Found design unit 1: MIPSC-MIPSCarch File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd Line: 21
    Info (12023): Found entity 1: MIPSC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/fluxodedadosc.vhd
    Info (12022): Found design unit 1: fluxoDeDadosC-fluxoDeDadosCarch File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd Line: 20
    Info (12023): Found entity 1: fluxoDeDadosC File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/mips.vhd
    Info (12022): Found design unit 1: MIPS-MIPSarch File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 21
    Info (12023): Found entity 1: MIPS File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/bancopipeline.vhd
    Info (12022): Found design unit 1: bancoPipeline-behaviour File: C:/Users/Rafael/Documents/GitHub/MIPS/bancoPipeline.vhd Line: 55
    Info (12023): Found entity 1: bancoPipeline File: C:/Users/Rafael/Documents/GitHub/MIPS/bancoPipeline.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ula.vhd
    Info (12022): Found design unit 1: ULA-ULAarch File: C:/Users/Rafael/Documents/GitHub/MIPS/ULA.vhd Line: 16
    Info (12023): Found entity 1: ULA File: C:/Users/Rafael/Documents/GitHub/MIPS/ULA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ucula.vhd
    Info (12022): Found design unit 1: UCULA-UCULAarch File: C:/Users/Rafael/Documents/GitHub/MIPS/UCULA.vhd Line: 14
    Info (12023): Found entity 1: UCULA File: C:/Users/Rafael/Documents/GitHub/MIPS/UCULA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ucfd.vhd
    Info (12022): Found design unit 1: UCFD-UCFDarch File: C:/Users/Rafael/Documents/GitHub/MIPS/UCFD.vhd Line: 21
    Info (12023): Found entity 1: UCFD File: C:/Users/Rafael/Documents/GitHub/MIPS/UCFD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/signextend.vhd
    Info (12022): Found design unit 1: signExtend-signExtendarch File: C:/Users/Rafael/Documents/GitHub/MIPS/signExtend.vhd Line: 13
    Info (12023): Found entity 1: signExtend File: C:/Users/Rafael/Documents/GitHub/MIPS/signExtend.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/shifter.vhd
    Info (12022): Found design unit 1: shifter-shifterarch File: C:/Users/Rafael/Documents/GitHub/MIPS/shifter.vhd Line: 15
    Info (12023): Found entity 1: shifter File: C:/Users/Rafael/Documents/GitHub/MIPS/shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/registradorgenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd Line: 16
    Info (12023): Found entity 1: registradorGenerico File: C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ram.vhd
    Info (12022): Found design unit 1: RAM-behaviour File: C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd Line: 46
    Info (12023): Found entity 1: RAM File: C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd Line: 9
Warning (12090): Entity "MUX" obtained from "../MUX.vhd" instead of from Quartus Prime megafunction library File: C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/mux.vhd
    Info (12022): Found design unit 1: MUX-MUX_ARCH File: C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd Line: 19
    Info (12023): Found entity 1: MUX File: C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/fluxodedados.vhd
    Info (12022): Found design unit 1: fluxoDeDados-fluxoDeDadosarch File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd Line: 23
    Info (12023): Found entity 1: fluxoDeDados File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/conversorhex7seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: C:/Users/Rafael/Documents/GitHub/MIPS/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: C:/Users/Rafael/Documents/GitHub/MIPS/conversorHex7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/comparador.vhd
    Info (12022): Found design unit 1: comparador-comparadorarc File: C:/Users/Rafael/Documents/GitHub/MIPS/comparador.vhd Line: 14
    Info (12023): Found entity 1: comparador File: C:/Users/Rafael/Documents/GitHub/MIPS/comparador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/bancoregistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-behaviour File: C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd Line: 35
    Info (12023): Found entity 1: bancoRegistradores File: C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/adder.vhd
    Info (12022): Found design unit 1: ULAMIPS-comportamento File: C:/Users/Rafael/Documents/GitHub/MIPS/adder.vhd Line: 16
    Info (12023): Found entity 1: ULAMIPS File: C:/Users/Rafael/Documents/GitHub/MIPS/adder.vhd Line: 5
Info (12127): Elaborating entity "MIPS" for the top level hierarchy
Info (12128): Elaborating entity "fluxoDeDados" for hierarchy "fluxoDeDados:FD" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at fluxoDeDados.vhd(36): object "instShifterOut" assigned a value but never read File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd Line: 36
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "fluxoDeDados:FD|registradorGenerico:PC" File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd Line: 140
Info (12128): Elaborating entity "RAM" for hierarchy "fluxoDeDados:FD|RAM:InstMem" File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd Line: 145
Info (12128): Elaborating entity "MUX" for hierarchy "fluxoDeDados:FD|MUX:MuxRtRd" File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd Line: 149
Info (12128): Elaborating entity "bancoRegistradores" for hierarchy "fluxoDeDados:FD|bancoRegistradores:BancoReg" File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd Line: 153
Warning (10620): VHDL warning at bancoRegistradores.vhd(79): comparison between unequal length operands always returns FALSE File: C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd Line: 79
Info (12128): Elaborating entity "MUX" for hierarchy "fluxoDeDados:FD|MUX:muxRtImm" File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd Line: 159
Info (12128): Elaborating entity "ULA" for hierarchy "fluxoDeDados:FD|ULA:ULA" File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd Line: 163
Info (12128): Elaborating entity "signExtend" for hierarchy "fluxoDeDados:FD|signExtend:SigExt" File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd Line: 167
Info (12128): Elaborating entity "shifter" for hierarchy "fluxoDeDados:FD|shifter:ShifterImm" File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd Line: 191
Info (12128): Elaborating entity "shifter" for hierarchy "fluxoDeDados:FD|shifter:ShifterInst" File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd Line: 201
Info (12128): Elaborating entity "UCFD" for hierarchy "fluxoDeDados:FD|UCFD:UCFD" File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd Line: 205
Info (12128): Elaborating entity "UCULA" for hierarchy "fluxoDeDados:FD|UCULA:UCULA" File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd Line: 212
Info (12128): Elaborating entity "bancoPipeline" for hierarchy "fluxoDeDados:FD|bancoPipeline:ifid" File: C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd Line: 215
Info (12128): Elaborating entity "conversorHex7Seg" for hierarchy "conversorHex7Seg:display2" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 52
Warning (113028): 4 out of 32 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/MIPS.ram0_RAM_a35e8c36.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 28 to 31 are not initialized File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/MIPS.ram0_RAM_a35e8c36.hdl.mif Line: 1
Warning (276020): Inferred RAM node "fluxoDeDados:FD|RAM:MemDados|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "fluxoDeDados:FD|RAM:MemDados|ram_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "fluxoDeDados:FD|bancoRegistradores:BancoReg|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fluxoDeDados:FD|RAM:MemDados|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 28
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 28
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPS.ram0_RAM_a35e8c36.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fluxoDeDados:FD|RAM:MemDados|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 28
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 28
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPS.ram0_RAM_a35e8c36.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fluxoDeDados:FD|bancoRegistradores:BancoReg|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 28
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 28
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fluxoDeDados:FD|RAM:InstMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 28
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPS.ram0_RAM_a35e8c36.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fluxoDeDados:FD|bancoRegistradores:BancoReg|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 28
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 28
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fluxoDeDados:FD|bancoRegistradores:BancoReg|ram_rtl_2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 28
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 28
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "28"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "28"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPS.ram0_RAM_a35e8c36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ag1.tdf
    Info (12023): Found entity 1: altsyncram_0ag1 File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_0ag1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_1"
Info (12133): Instantiated megafunction "fluxoDeDados:FD|RAM:MemDados|altsyncram:ram_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "28"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "28"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPS.ram0_RAM_a35e8c36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_usg1.tdf
    Info (12023): Found entity 1: altsyncram_usg1 File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_usg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "28"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "28"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_00d1.tdf
    Info (12023): Found entity 1: altsyncram_00d1 File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_00d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fluxoDeDados:FD|RAM:InstMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "fluxoDeDados:FD|RAM:InstMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "28"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPS.ram0_RAM_a35e8c36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8761.tdf
    Info (12023): Found entity 1: altsyncram_8761 File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_8761.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_1"
Info (12133): Instantiated megafunction "fluxoDeDados:FD|bancoRegistradores:BancoReg|altsyncram:ram_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "28"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "28"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsg1.tdf
    Info (12023): Found entity 1: altsyncram_qsg1 File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_qsg1.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fluxoDeDados:FD|RAM:InstMem|altsyncram:ram_rtl_0|altsyncram_8761:auto_generated|ram_block1a20" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_8761.tdf Line: 455
        Warning (14320): Synthesized away node "fluxoDeDados:FD|RAM:InstMem|altsyncram:ram_rtl_0|altsyncram_8761:auto_generated|ram_block1a25" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_8761.tdf Line: 560
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 11
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 11
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 11
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 11
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 11
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX1[1]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 14
    Warning (13410): Pin "regTestEndOut[31]" is stuck at GND File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 17
    Warning (13410): Pin "memTestEndOut[31]" is stuck at GND File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (17049): 81 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "Relogio" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Relogio -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Relogio -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 65 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 8
    Warning (15610): No output dependent on input pin "regEnd[0]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[1]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[2]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[3]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[4]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[5]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[6]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[7]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[8]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[9]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[10]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[11]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[12]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[13]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[14]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[15]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[16]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[17]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[18]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[19]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[20]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[21]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[22]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[23]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[24]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[25]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[26]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[27]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[28]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[29]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[30]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "regEnd[31]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[0]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[1]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[2]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[3]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[4]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[5]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[6]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[7]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[8]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[9]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[10]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[11]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[12]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[13]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[14]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[15]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[16]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[17]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[18]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[19]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[20]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[21]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[22]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[23]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[24]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[25]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[26]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[27]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[28]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[29]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[30]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
    Warning (15610): No output dependent on input pin "memEnd[31]" File: C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd Line: 10
Info (21057): Implemented 1279 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 69 input pins
    Info (21059): Implemented 193 output pins
    Info (21061): Implemented 839 logic cells
    Info (21064): Implemented 178 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 132 warnings
    Info: Peak virtual memory: 710 megabytes
    Info: Processing ended: Tue Nov 28 20:11:44 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:30


