// Seed: 1554833689
module module_0;
  assign id_1 = id_1;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_9 :
  assert property (@(posedge 1) id_8) begin : LABEL_0
    id_2 <= -1'b0;
  end
  module_0 modCall_1 ();
endmodule
