# digital-lock-verilog
A 4-bit Digital Lock System implemented using Verilog and simulated in Vivado. The system compares user input with a preset password, activates an unlock signal for correct entries, and triggers an alarm for incorrect attempts. Includes a reset feature and testbench for functional verification.
