<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   5468, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  11612, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   8579, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   7743, user inline pragmas are applied</column>
            <column name="">(4) simplification,   6833, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 320394 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  14019, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  14039, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  15579, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  15641, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  15617, loop and instruction simplification</column>
            <column name="">(2) parallelization,  15575, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  15575, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  15575, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  15569, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  15987, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp_slr0" col1="slr0.cpp:824" col2="5468" col3="6833" col4="15641" col5="15575" col6="15987">
                    <row id="19" col0="load_vp_for_task3" col1="slr0.cpp:9" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="15" col0="load_vA_for_task3" col1="slr0.cpp:44" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="16" col0="load_vA_for_task1" col1="slr0.cpp:79" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="13" col0="load_vr_for_task1" col1="slr0.cpp:114" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="12" col0="FT0_level0" col1="slr0.cpp:236" col2="3042" col3="4249" col4="9507" col5="9469" col6="9712">
                        <row id="1" col0="read_r_FT0" col1="slr0.cpp:407" col2="344" col3="77" col4="138" col5="137" col6="172"/>
                        <row id="7" col0="read_A_FT0" col1="slr0.cpp:476" col2="438" col3="83" col4="1391" col5="1390" col6="1425"/>
                        <row id="18" col0="compute_FT0_level0" col1="slr0.cpp:223" col2="1846" col2_disp="1,846 (2 calls)" col3="3982" col3_disp="3,982 (2 calls)" col4="6742" col4_disp="6,742 (2 calls)" col5="6642" col5_disp="6,642 (2 calls)" col6="6784" col6_disp="6,784 (2 calls)">
                            <row id="7" col0="read_A_FT0" col1="slr0.cpp:476" col2="876" col2_disp=" 876 (2 calls)" col3="166" col3_disp=" 166 (2 calls)" col4="2788" col4_disp="2,788 (2 calls)" col5="2784" col5_disp="2,784 (2 calls)" col6="2856" col6_disp="2,856 (2 calls)"/>
                            <row id="9" col0="task0_intra" col1="slr0.cpp:325" col2="32" col2_disp="  32 (2 calls)" col3="66" col3_disp="  66 (2 calls)" col4="66" col4_disp="   66 (2 calls)" col5="66" col5_disp="   66 (2 calls)" col6="68" col6_disp="   68 (2 calls)"/>
                            <row id="4" col0="task1_intra" col1="slr0.cpp:335" col2="218" col2_disp=" 218 (2 calls)" col3="3572" col3_disp="3,572 (2 calls)" col4="3604" col4_disp="3,604 (2 calls)" col5="3572" col5_disp="3,572 (2 calls)" col6="3582" col6_disp="3,582 (2 calls)"/>
                            <row id="20" col0="write_s_FT0" col1="slr0.cpp:711" col2="690" col2_disp=" 690 (2 calls)" col3="148" col3_disp=" 148 (2 calls)" col4="270" col4_disp="  270 (2 calls)" col5="206" col5_disp="  206 (2 calls)" col6="260" col6_disp="  260 (2 calls)"/>
                        </row>
                        <row id="20" col0="write_s_FT0" col1="slr0.cpp:711" col2="345" col3="74" col4="132" col5="100" col6="127"/>
                    </row>
                    <row id="17" col0="FT1_level0" col1="slr0.cpp:287" col2="2202" col3="2449" col4="5253" col5="5225" col6="5407">
                        <row id="3" col0="read_p_FT1" col1="slr0.cpp:559" col2="344" col3="77" col4="138" col5="137" col6="172"/>
                        <row id="2" col0="read_A_FT1" col1="slr0.cpp:628" col2="438" col3="85" col4="749" col5="748" col6="786"/>
                        <row id="10" col0="compute_FT1_level0" col1="slr0.cpp:274" col2="1286" col2_disp="1,286 (2 calls)" col3="2230" col3_disp="2,230 (2 calls)" col4="3614" col4_disp="3,614 (2 calls)" col5="3548" col5_disp="3,548 (2 calls)" col6="3650" col6_disp="3,650 (2 calls)">
                            <row id="2" col0="read_A_FT1" col1="slr0.cpp:628" col2="876" col2_disp=" 876 (2 calls)" col3="170" col3_disp=" 170 (2 calls)" col4="1504" col4_disp="1,504 (2 calls)" col5="1500" col5_disp="1,500 (2 calls)" col6="1578" col6_disp="1,578 (2 calls)"/>
                            <row id="8" col0="task2_intra" col1="slr0.cpp:366" col2="32" col2_disp="  32 (2 calls)" col3="42" col3_disp="  42 (2 calls)" col4="42" col4_disp="   42 (2 calls)" col5="42" col5_disp="   42 (2 calls)" col6="44" col6_disp="   44 (2 calls)"/>
                            <row id="14" col0="task3_intra" col1="slr0.cpp:376" col2="218" col2_disp=" 218 (2 calls)" col3="1940" col3_disp="1,940 (2 calls)" col4="1960" col4_disp="1,960 (2 calls)" col5="1940" col5_disp="1,940 (2 calls)" col6="1950" col6_disp="1,950 (2 calls)"/>
                            <row id="6" col0="write_q_FT1" col1="slr0.cpp:788" col2="130" col2_disp=" 130 (2 calls)" col3="48" col3_disp="  48 (2 calls)" col4="94" col4_disp="   94 (2 calls)" col5="52" col5_disp="   52 (2 calls)" col6="60" col6_disp="   60 (2 calls)"/>
                        </row>
                        <row id="6" col0="write_q_FT1" col1="slr0.cpp:788" col2="65" col3="24" col4="44" col5="24" col6="27"/>
                    </row>
                    <row id="5" col0="store_vs_for_task1" col1="slr0.cpp:149" col2="26" col3="10" col4="160" col5="160" col6="156"/>
                    <row id="11" col0="store_vq_for_task3" col1="slr0.cpp:200" col2="26" col3="10" col4="34" col5="34" col6="30"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

