#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 14 18:54:31 2022
# Process ID: 10600
# Current directory: C:/Users/zy/Desktop/Comple_Divide
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9900 C:\Users\zy\Desktop\Comple_Divide\Comple_Divide.xpr
# Log file: C:/Users/zy/Desktop/Comple_Divide/vivado.log
# Journal file: C:/Users/zy/Desktop/Comple_Divide\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.xprSScanning sources...
Finished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 1INFO: [IP_Flow 19-234] Refreshing IP reposINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 758.715 ; gain = 135.94exexit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 14 18:56:28 2022...
op/cordic_div.v C:/Users/zy/Desktop/cordic_arctan.v C:/Users/zy/Desktop/Cordic_sim.v C:/Users/zy/Desktop/Cordic_Sin_Cos.v}
update_compile_order -fileset sources_1
import_files C:/Users/zy/Desktop/Cordic_sim.v
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim/xsim.dir/Cordic_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 14 18:56:42 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 769.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cordic_sim_behav -key {Behavioral:sim_1:Functional:Cordic_sim} -tclbatch {Cordic_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cordic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cordic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 793.727 ; gain = 23.949
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Cordic_sim/inst1/LV2/tan}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 813.570 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 813.570 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 813.570 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 813.570 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
ERROR: [VRFC 10-4982] syntax error near 'non-printable character with the hex value '0xd3'' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:101]
ERROR: [VRFC 10-2865] module 'cordic_div' ignored due to previous errors [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 813.570 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 819.578 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Cordic_sim/inst1/LV2/y_1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Cordic_sim/inst1/LV2/x_1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 854.781 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 860.285 ; gain = 0.000
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" Line 30
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" Line 30
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 82
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 84
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 85
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 88
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 81
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 95
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 103
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 112
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 113
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 114
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 94
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 128
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 133
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 139
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 140
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 141
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 126
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 146
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 151
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 152
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 153
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 154
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 145
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 164
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 169
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 175
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 176
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 177
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 163
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 182
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 187
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 193
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 194
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 195
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 181
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 200
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 205
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 211
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 212
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 213
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 199
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 218
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 223
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 229
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 230
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 231
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 217
add_bp {C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v} 69
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 236
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 241
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 247
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 248
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 249
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 235
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 254
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 259
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 260
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 261
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 262
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 253
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 272
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 277
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 278
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 279
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 280
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 271
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 290
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 295
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 296
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 297
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 298
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 289
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 308
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 313
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 314
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 315
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 316
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 307
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 326
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 331
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 332
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 333
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 334
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 325
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 344
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 349
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 355
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 356
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 357
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 343
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 362
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 367
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 368
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 369
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 370
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 361
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 380
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 385
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 391
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 392
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 393
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 379
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 398
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 403
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 404
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 405
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 406
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 397
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 423
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 429
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 431
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 462
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 463
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 464
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 465
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 466
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 467
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 468
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" Line 422
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" Line 127
step
Stopped at time : 1005 ns : File "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" Line 129
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 69 in file 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v' not restored because it is no longer a breakable line.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1509.141 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1595.707 ; gain = 0.059
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1595.707 ; gain = 0.000
save_wave_config {C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg
set_property xsim.view C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cordic_sim_behav -key {Behavioral:sim_1:Functional:Cordic_sim} -tclbatch {Cordic_sim.tcl} -view {C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg
source Cordic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cordic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1595.707 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.520 ; gain = 0.000
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/LV2/tan}} 
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/LV2/x_1}} {{/Cordic_sim/inst1/LV2/y_1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.520 ; gain = 0.000
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/LV2/shift_y}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.520 ; gain = 0.000
add_bp {C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v} 77
remove_bps -file {C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v} -line 77
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:126]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:126]
ERROR: [VRFC 10-2865] module 'cordic_div' ignored due to previous errors [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.520 ; gain = 0.000
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/LV2/start}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.520 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.520 ; gain = 0.000
save_wave_config {C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cordic_sim_behav -key {Behavioral:sim_1:Functional:Cordic_sim} -tclbatch {Cordic_sim.tcl} -view {C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg
source Cordic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cordic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.520 ; gain = 0.000
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/CR/Sin}} {{/Cordic_sim/inst1/CR/Cos}} 
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/CV/angle}} 
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/LV2/tan}} 
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/LV_1/tan}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.520 ; gain = 0.000
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/tmp_real}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.520 ; gain = 0.000
save_wave_config {C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'a' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v:52]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'b' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v:53]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'p' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v:54]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'q' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v:55]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'Real' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v:56]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'Imaginary' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v:57]
WARNING: [VRFC 10-3705] select index 64 into 'y' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cordic_sim_behav -key {Behavioral:sim_1:Functional:Cordic_sim} -tclbatch {Cordic_sim.tcl} -view {C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg
source Cordic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cordic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'a' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v:52]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'b' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v:53]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'p' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v:54]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'q' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v:55]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'Real' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v:56]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'Imaginary' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v:57]
WARNING: [VRFC 10-3705] select index 64 into 'y' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 64 into 'y' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 64 into 'y' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.520 ; gain = 0.000
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/CV/mozhi}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 64 into 'x' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:74]
WARNING: [VRFC 10-3705] select index 64 into 'y' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1634.520 ; gain = 0.000
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/CR/angle}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
WARNING: [VRFC 10-3705] select index 64 into 'x' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:74]
WARNING: [VRFC 10-3705] select index 64 into 'y' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
WARNING: [VRFC 10-3705] select index 64 into 'x' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:74]
WARNING: [VRFC 10-3705] select index 64 into 'y' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
WARNING: [VRFC 10-3705] select index 64 into 'x' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:74]
WARNING: [VRFC 10-3705] select index 64 into 'y' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
WARNING: [VRFC 10-3705] select index 64 into 'x' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:74]
WARNING: [VRFC 10-3705] select index 64 into 'y' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.520 ; gain = 0.000
save_wave_config {C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
WARNING: [VRFC 10-3705] select index 64 into 'x' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:74]
WARNING: [VRFC 10-3705] select index 64 into 'y' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cordic_sim_behav -key {Behavioral:sim_1:Functional:Cordic_sim} -tclbatch {Cordic_sim.tcl} -view {C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg
source Cordic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cordic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
WARNING: [VRFC 10-3705] select index 64 into 'x' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:74]
WARNING: [VRFC 10-3705] select index 64 into 'y' is out of bounds [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1634.520 ; gain = 0.000
save_wave_config {C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 14 21:23:49 2022...
