/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [18:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [17:0] celloutsig_0_18z;
  reg [13:0] celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  reg [5:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  reg [18:0] celloutsig_0_24z;
  wire [16:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_29z;
  wire [22:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [20:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire [8:0] celloutsig_0_38z;
  wire [18:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_43z;
  wire [6:0] celloutsig_0_48z;
  wire [13:0] celloutsig_0_4z;
  wire [16:0] celloutsig_0_50z;
  wire [3:0] celloutsig_0_51z;
  wire [5:0] celloutsig_0_53z;
  wire [3:0] celloutsig_0_55z;
  wire [6:0] celloutsig_0_59z;
  wire [8:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_62z;
  wire [5:0] celloutsig_0_65z;
  wire [10:0] celloutsig_0_66z;
  reg [3:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_79z;
  wire [26:0] celloutsig_0_7z;
  wire [30:0] celloutsig_0_80z;
  wire [14:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire [23:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_13z;
  reg [37:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[90:79] + in_data[86:75];
  assign celloutsig_0_3z = celloutsig_0_0z[6:1] + celloutsig_0_1z[14:9];
  assign celloutsig_0_32z = celloutsig_0_13z[8:6] + celloutsig_0_1z[11:9];
  assign celloutsig_0_33z = celloutsig_0_3z[3:0] + celloutsig_0_29z[5:2];
  assign celloutsig_0_34z = celloutsig_0_20z[8:6] + celloutsig_0_27z[5:3];
  assign celloutsig_0_35z = { celloutsig_0_19z[11:0], celloutsig_0_23z, celloutsig_0_3z } + { celloutsig_0_19z[8:0], celloutsig_0_0z };
  assign celloutsig_0_36z = celloutsig_0_24z[17:14] + celloutsig_0_33z;
  assign celloutsig_0_38z = { celloutsig_0_15z[3:1], celloutsig_0_32z, celloutsig_0_34z } + { celloutsig_0_4z[4], celloutsig_0_29z };
  assign celloutsig_0_39z = { celloutsig_0_3z[5:2], celloutsig_0_9z } + { celloutsig_0_26z[10:4], celloutsig_0_0z };
  assign celloutsig_0_40z = celloutsig_0_26z[15:10] + celloutsig_0_3z;
  assign celloutsig_0_41z = celloutsig_0_14z[4:2] + celloutsig_0_12z[9:7];
  assign celloutsig_0_4z = celloutsig_0_2z[15:2] + { celloutsig_0_0z[7:0], celloutsig_0_3z };
  assign celloutsig_0_43z = celloutsig_0_8z[6:1] + celloutsig_0_38z[5:0];
  assign celloutsig_0_48z = celloutsig_0_26z[15:9] + { in_data[59], celloutsig_0_40z };
  assign celloutsig_0_50z = { celloutsig_0_43z[2:0], celloutsig_0_41z, celloutsig_0_14z, celloutsig_0_23z } + { celloutsig_0_10z[3:0], celloutsig_0_48z, celloutsig_0_43z };
  assign celloutsig_0_51z = celloutsig_0_24z[8:5] + { celloutsig_0_9z[11], celloutsig_0_32z };
  assign celloutsig_0_5z = in_data[32:24] + celloutsig_0_2z[18:10];
  assign celloutsig_0_53z = { celloutsig_0_20z[4:3], celloutsig_0_36z } + { celloutsig_0_1z[1:0], celloutsig_0_6z };
  assign celloutsig_0_55z = celloutsig_0_48z[5:2] + celloutsig_0_17z[7:4];
  assign celloutsig_0_59z = celloutsig_0_9z[8:2] + { celloutsig_0_41z[0], celloutsig_0_22z };
  assign celloutsig_0_62z = { celloutsig_0_20z[6:0], celloutsig_0_11z } + celloutsig_0_50z[12:3];
  assign celloutsig_0_65z = celloutsig_0_2z[22:17] + celloutsig_0_27z;
  assign celloutsig_0_66z = { celloutsig_0_26z[13:12], celloutsig_0_17z } + { celloutsig_0_35z[1], celloutsig_0_65z, celloutsig_0_55z };
  assign celloutsig_0_7z = in_data[80:54] + in_data[78:52];
  assign celloutsig_0_79z = celloutsig_0_39z[17:15] + celloutsig_0_53z[3:1];
  assign celloutsig_0_80z = { celloutsig_0_50z[14:3], celloutsig_0_39z } + { celloutsig_0_66z[7:5], celloutsig_0_62z, celloutsig_0_34z, celloutsig_0_51z, celloutsig_0_36z, celloutsig_0_59z };
  assign celloutsig_1_0z = in_data[178:155] + in_data[129:106];
  assign celloutsig_1_1z = celloutsig_1_0z[22:16] + in_data[138:132];
  assign celloutsig_1_2z = celloutsig_1_1z[5:1] + in_data[143:139];
  assign celloutsig_1_3z = celloutsig_1_0z[18:6] + in_data[166:154];
  assign celloutsig_0_8z = { celloutsig_0_5z[6:4], celloutsig_0_0z } + celloutsig_0_2z[15:1];
  assign celloutsig_1_4z = celloutsig_1_0z[18:10] + celloutsig_1_3z[11:3];
  assign celloutsig_1_5z = celloutsig_1_0z[13:8] + celloutsig_1_4z[6:1];
  assign celloutsig_1_6z = celloutsig_1_4z[7:2] + celloutsig_1_0z[5:0];
  assign celloutsig_1_7z = { celloutsig_1_4z[8:7], celloutsig_1_6z } + celloutsig_1_0z[14:7];
  assign celloutsig_1_8z = celloutsig_1_6z[5:3] + in_data[185:183];
  assign celloutsig_1_9z = celloutsig_1_2z[4:1] + celloutsig_1_0z[8:5];
  assign celloutsig_1_10z = in_data[165:151] + in_data[189:175];
  assign celloutsig_1_11z = { celloutsig_1_7z[0], celloutsig_1_9z } + celloutsig_1_10z[7:3];
  assign celloutsig_1_13z = celloutsig_1_10z[12:7] + celloutsig_1_5z;
  assign celloutsig_0_9z = { celloutsig_0_8z[7:2], celloutsig_0_5z } + in_data[59:45];
  assign celloutsig_1_18z = { celloutsig_1_2z[4:1], celloutsig_1_9z } + celloutsig_1_16z[26:19];
  assign celloutsig_1_19z = celloutsig_1_18z + { celloutsig_1_5z[5:1], celloutsig_1_8z };
  assign celloutsig_0_10z = celloutsig_0_5z[6:1] + celloutsig_0_8z[11:6];
  assign celloutsig_0_11z = celloutsig_0_0z[3:1] + celloutsig_0_4z[10:8];
  assign celloutsig_0_12z = celloutsig_0_2z[17:6] + celloutsig_0_1z[12:1];
  assign celloutsig_0_1z = in_data[54:39] + { celloutsig_0_0z[10:7], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_1z[5:0], celloutsig_0_5z } + celloutsig_0_7z[25:11];
  assign celloutsig_0_14z = celloutsig_0_7z[14:7] + celloutsig_0_4z[9:2];
  assign celloutsig_0_15z = in_data[48:30] + { celloutsig_0_0z[2:1], celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_16z = { celloutsig_0_6z[2:0], celloutsig_0_11z } + celloutsig_0_9z[9:4];
  assign celloutsig_0_17z = in_data[44:36] + { celloutsig_0_2z[22:20], celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_1z[12:1], celloutsig_0_16z } + { celloutsig_0_8z[9:5], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_20z = celloutsig_0_5z + celloutsig_0_9z[14:6];
  assign celloutsig_0_21z = celloutsig_0_15z[17:11] + { celloutsig_0_10z[3:0], celloutsig_0_11z };
  assign celloutsig_0_2z = in_data[74:52] + { in_data[29:19], celloutsig_0_0z };
  assign celloutsig_0_23z = celloutsig_0_13z[9:7] + celloutsig_0_3z[5:3];
  assign celloutsig_0_26z = { celloutsig_0_16z[3:2], celloutsig_0_13z } + celloutsig_0_18z[16:0];
  assign celloutsig_0_27z = celloutsig_0_12z[7:2] + in_data[74:69];
  assign celloutsig_0_29z = { celloutsig_0_11z[2], celloutsig_0_21z } + celloutsig_0_8z[11:4];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_6z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_6z = celloutsig_0_0z[5:2];
  always_latch
    if (clkin_data[128]) celloutsig_1_16z = 38'h0000000000;
    else if (!clkin_data[64]) celloutsig_1_16z = { celloutsig_1_13z[2], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_5z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_19z = 14'h0000;
    else if (!clkin_data[32]) celloutsig_0_19z = { in_data[28:21], celloutsig_0_10z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_22z = 6'h00;
    else if (clkin_data[32]) celloutsig_0_22z = celloutsig_0_17z[5:0];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_24z = 19'h00000;
    else if (clkin_data[0]) celloutsig_0_24z = celloutsig_0_7z[19:1];
  assign { out_data[135:128], out_data[103:96], out_data[34:32], out_data[30:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
