\part{Design, Proof, Implementation, and Synthesis of Hierarchical Cache-Coherence Protocols}

\chapter{Case Studies: Hierarchical MSI and MESI Protocols}

\section{Design Principles}

\subsection{Topology as a parameter}

\subsection{Design and proof per-line}

\subsection{Nondeterministic invalidation/eviction}

\subsection{Directory-based cache coherence}

\subsection{Inclusive vs. Noninclusive protocols}

\section{The MSI Protocol}
\label{sec-msi-protocol}

\subsection{Protocol description}

\subsection{Correctness proof}
\label{sec-msi-proof}

\section{The MESI Protocol}
\label{sec-mesi-protocol}

\subsection{Protocol description}

\subsection{Correctness proof}
\label{sec-mesi-proof}

\chapter{Compilation and Synthesis to Hardware}
\label{sec-comp-syn}

\section{Compilation of a \hemiola{} Protocol}
\label{sec-compiler}

\subsection{Kami: the target register-transfer-level language}

\subsection{Preprocessing: reification}

\subsubsection{Reifying and compiling custom data structures}

\subsection{Prebuilt cache-related components}

\subsection{Pipelined cache controller}

\subsubsection{Blocking vs. Nonblocking protocols}

\section{Correctness of the Protocol Compiler}

\section{Synthesis of a \hemiola{} Protocol}
\label{sec-synthesis}

\chapter{Related Work II: Verification of Cache-Coherence Protocols}
