{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594266224787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594266224796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 08 21:43:44 2020 " "Processing started: Wed Jul 08 21:43:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594266224796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266224796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMD_Proc -c SIMD_Proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMD_Proc -c SIMD_Proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266224797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594266225429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594266225429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController_tb " "Found entity 1: VGAController_tb" {  } { { "VGAController_tb.sv" "" { Text "D:/ArquiII/Proyecto#2/VGAController_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGAController.sv" "" { Text "D:/ArquiII/Proyecto#2/VGAController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "umbral.sv 1 1 " "Found 1 design units, including 1 entities, in source file umbral.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Umbral " "Found entity 1: Umbral" {  } { { "Umbral.sv" "" { Text "D:/ArquiII/Proyecto#2/Umbral.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Pipeline " "Found entity 1: testbench_Pipeline" {  } { { "testbench_Pipeline.sv" "" { Text "D:/ArquiII/Proyecto#2/testbench_Pipeline.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Hazard_Unit " "Found entity 1: tb_Hazard_Unit" {  } { { "tb_Hazard_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/tb_Hazard_Unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "superalu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file superalu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SuperALU_tb " "Found entity 1: SuperALU_tb" {  } { { "SuperALU_tb.sv" "" { Text "D:/ArquiII/Proyecto#2/SuperALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "superalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file superalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SuperALU " "Found entity 1: SuperALU" {  } { { "SuperALU.sv" "" { Text "D:/ArquiII/Proyecto#2/SuperALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_completo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_Completo_tb " "Found entity 1: Sumador_Completo_tb" {  } { { "Sumador_Completo_tb.sv" "" { Text "D:/ArquiII/Proyecto#2/Sumador_Completo_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_Completo " "Found entity 1: Sumador_Completo" {  } { { "Sumador_Completo.sv" "" { Text "D:/ArquiII/Proyecto#2/Sumador_Completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_1bit " "Found entity 1: Sumador_1bit" {  } { { "Sumador_1bit.sv" "" { Text "D:/ArquiII/Proyecto#2/Sumador_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopcounter_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file stopcounter_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StopCounter_testbench " "Found entity 1: StopCounter_testbench" {  } { { "StopCounter_testbench.sv" "" { Text "D:/ArquiII/Proyecto#2/StopCounter_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file stopcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StopCounter " "Found entity 1: StopCounter" {  } { { "StopCounter.sv" "" { Text "D:/ArquiII/Proyecto#2/StopCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmw.sv 1 1 " "Found 1 design units, including 1 entities, in source file regmw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegMW " "Found entity 1: RegMW" {  } { { "RegMW.sv" "" { Text "D:/ArquiII/Proyecto#2/RegMW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfd.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFD " "Found entity 1: RegFD" {  } { { "RegFD.sv" "" { Text "D:/ArquiII/Proyecto#2/RegFD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regem.sv 1 1 " "Found 1 design units, including 1 entities, in source file regem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegEM " "Found entity 1: RegEM" {  } { { "RegEM.sv" "" { Text "D:/ArquiII/Proyecto#2/RegEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regde.sv 1 1 " "Found 1 design units, including 1 entities, in source file regde.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegDE " "Found entity 1: RegDE" {  } { { "RegDE.sv" "" { Text "D:/ArquiII/Proyecto#2/RegDE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/ArquiII/Proyecto#2/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixprom_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixprom_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PixProm_testbench " "Found entity 1: PixProm_testbench" {  } { { "PixProm_testbench.sv" "" { Text "D:/ArquiII/Proyecto#2/PixProm_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixprom.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixprom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PixProm " "Found entity 1: PixProm" {  } { { "PixProm.sv" "" { Text "D:/ArquiII/Proyecto#2/PixProm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_ARM " "Found entity 1: Pipeline_ARM" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCreg " "Found entity 1: PCreg" {  } { { "PCreg.sv" "" { Text "D:/ArquiII/Proyecto#2/PCreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra1d RA1D PasoDatos.sv(10) " "Verilog HDL Declaration information at PasoDatos.sv(10): object \"ra1d\" differs only in case from object \"RA1D\" in the same scope" {  } { { "PasoDatos.sv" "" { Text "D:/ArquiII/Proyecto#2/PasoDatos.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594266236687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra2d RA2D PasoDatos.sv(10) " "Verilog HDL Declaration information at PasoDatos.sv(10): object \"ra2d\" differs only in case from object \"RA2D\" in the same scope" {  } { { "PasoDatos.sv" "" { Text "D:/ArquiII/Proyecto#2/PasoDatos.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594266236688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pasodatos.sv 1 1 " "Found 1 design units, including 1 entities, in source file pasodatos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PasoDatos " "Found entity 1: PasoDatos" {  } { { "PasoDatos.sv" "" { Text "D:/ArquiII/Proyecto#2/PasoDatos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pasocontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file pasocontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PasoControl " "Found entity 1: PasoControl" {  } { { "PasoControl.sv" "" { Text "D:/ArquiII/Proyecto#2/PasoControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Found entity 1: Mux3" {  } { { "Mux3.sv" "" { Text "D:/ArquiII/Proyecto#2/Mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.sv" "" { Text "D:/ArquiII/Proyecto#2/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.sv" "" { Text "D:/ArquiII/Proyecto#2/Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file meminst_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst_testbench " "Found entity 1: MemInst_testbench" {  } { { "MemInst_testbench.sv" "" { Text "D:/ArquiII/Proyecto#2/MemInst_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst.sv 1 1 " "Found 1 design units, including 1 entities, in source file meminst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "MemInst.sv" "" { Text "D:/ArquiII/Proyecto#2/MemInst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdatos.sv 1 1 " "Found 1 design units, including 1 entities, in source file memdatos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemDatos " "Found entity 1: MemDatos" {  } { { "MemDatos.sv" "" { Text "D:/ArquiII/Proyecto#2/MemDatos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "Hazard_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Hazard_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "D:/ArquiII/Proyecto#2/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop_SR " "Found entity 1: FlipFlop_SR" {  } { { "FlipFlop_SR.sv" "" { Text "D:/ArquiII/Proyecto#2/FlipFlop_SR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_testbench " "Found entity 1: Fetch_testbench" {  } { { "Fetch_testbench.sv" "" { Text "D:/ArquiII/Proyecto#2/Fetch_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.sv" "" { Text "D:/ArquiII/Proyecto#2/Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend_TB " "Found entity 1: Extend_TB" {  } { { "Extend_TB.sv" "" { Text "D:/ArquiII/Proyecto#2/Extend_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236729 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.sv(21) " "Verilog HDL warning at Extend.sv(21): extended using \"x\" or \"z\"" {  } { { "Extend.sv" "" { Text "D:/ArquiII/Proyecto#2/Extend.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1594266236731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.sv" "" { Text "D:/ArquiII/Proyecto#2/Extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute.sv" "" { Text "D:/ArquiII/Proyecto#2/Execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra1d RA1D Decode.sv(12) " "Verilog HDL Declaration information at Decode.sv(12): object \"ra1d\" differs only in case from object \"RA1D\" in the same scope" {  } { { "Decode.sv" "" { Text "D:/ArquiII/Proyecto#2/Decode.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594266236737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra2d RA2D Decode.sv(12) " "Verilog HDL Declaration information at Decode.sv(12): object \"ra2d\" differs only in case from object \"RA2D\" in the same scope" {  } { { "Decode.sv" "" { Text "D:/ArquiII/Proyecto#2/Decode.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594266236737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.sv" "" { Text "D:/ArquiII/Proyecto#2/Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236738 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.sv(78) " "Verilog HDL warning at Control_Unit.sv(78): extended using \"x\" or \"z\"" {  } { { "Control_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Control_Unit.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1594266236740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorneg.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorneg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorNeg " "Found entity 1: ContadorNeg" {  } { { "ContadorNeg.sv" "" { Text "D:/ArquiII/Proyecto#2/ContadorNeg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file condition_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Unit " "Found entity 1: Condition_Unit" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236748 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistros.sv 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistros.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "BancoRegistros.sv" "" { Text "D:/ArquiII/Proyecto#2/BancoRegistros.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "D:/ArquiII/Proyecto#2/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/ArquiII/Proyecto#2/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266236757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266236757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StopCont Pipeline_ARM.sv(19) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(19): created implicit net for \"StopCont\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcW Pipeline_ARM.sv(62) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(62): created implicit net for \"PCSrcW\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchTakenE Pipeline_ARM.sv(62) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(62): created implicit net for \"BranchTakenE\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallF Pipeline_ARM.sv(62) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(62): created implicit net for \"StallF\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallD Pipeline_ARM.sv(62) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(62): created implicit net for \"StallD\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushD Pipeline_ARM.sv(62) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(62): created implicit net for \"FlushD\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteW Pipeline_ARM.sv(65) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(65): created implicit net for \"RegWriteW\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushE Pipeline_ARM.sv(65) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(65): created implicit net for \"FlushE\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcD Pipeline_ARM.sv(69) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(69): created implicit net for \"PCSrcD\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcE Pipeline_ARM.sv(69) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(69): created implicit net for \"PCSrcE\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteE Pipeline_ARM.sv(69) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(69): created implicit net for \"RegWriteE\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegE Pipeline_ARM.sv(69) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(69): created implicit net for \"MemtoRegE\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteE Pipeline_ARM.sv(69) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(69): created implicit net for \"MemWriteE\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchE Pipeline_ARM.sv(69) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(69): created implicit net for \"BranchE\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcE Pipeline_ARM.sv(69) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(69): created implicit net for \"ALUSrcE\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcM Pipeline_ARM.sv(78) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(78): created implicit net for \"PCSrcM\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteM Pipeline_ARM.sv(78) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(78): created implicit net for \"RegWriteM\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteM Pipeline_ARM.sv(78) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(78): created implicit net for \"MemWriteM\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegM Pipeline_ARM.sv(78) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(78): created implicit net for \"MemtoRegM\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegW Pipeline_ARM.sv(87) " "Verilog HDL Implicit Net warning at Pipeline_ARM.sv(87): created implicit net for \"MemtoRegW\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236758 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InstOut PasoDatos.sv(27) " "Verilog HDL Implicit Net warning at PasoDatos.sv(27): created implicit net for \"InstOut\"" {  } { { "PasoDatos.sv" "" { Text "D:/ArquiII/Proyecto#2/PasoDatos.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline_ARM " "Elaborating entity \"Pipeline_ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594266236837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pipeline_ARM.sv(21) " "Verilog HDL assignment warning at Pipeline_ARM.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594266236840 "|Pipeline_ARM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StopCounter StopCounter:stopcount " "Elaborating entity \"StopCounter\" for hierarchy \"StopCounter:stopcount\"" {  } { { "Pipeline_ARM.sv" "stopcount" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAController:vga " "Elaborating entity \"VGAController\" for hierarchy \"VGAController:vga\"" {  } { { "Pipeline_ARM.sv" "vga" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorNeg VGAController:vga\|ContadorNeg:HCount_Contador " "Elaborating entity \"ContadorNeg\" for hierarchy \"VGAController:vga\|ContadorNeg:HCount_Contador\"" {  } { { "VGAController.sv" "HCount_Contador" { Text "D:/ArquiII/Proyecto#2/VGAController.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop_SR VGAController:vga\|FlipFlop_SR:HSYNCOUT " "Elaborating entity \"FlipFlop_SR\" for hierarchy \"VGAController:vga\|FlipFlop_SR:HSYNCOUT\"" {  } { { "VGAController.sv" "HSYNCOUT" { Text "D:/ArquiII/Proyecto#2/VGAController.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:fetch " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:fetch\"" {  } { { "Pipeline_ARM.sv" "fetch" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCreg Fetch:fetch\|PCreg:PC " "Elaborating entity \"PCreg\" for hierarchy \"Fetch:fetch\|PCreg:PC\"" {  } { { "Fetch.sv" "PC" { Text "D:/ArquiII/Proyecto#2/Fetch.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Fetch:fetch\|Mux2:mux_pc4 " "Elaborating entity \"Mux2\" for hierarchy \"Fetch:fetch\|Mux2:mux_pc4\"" {  } { { "Fetch.sv" "mux_pc4" { Text "D:/ArquiII/Proyecto#2/Fetch.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInst Fetch:fetch\|MemInst:MI " "Elaborating entity \"MemInst\" for hierarchy \"Fetch:fetch\|MemInst:MI\"" {  } { { "Fetch.sv" "MI" { Text "D:/ArquiII/Proyecto#2/Fetch.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236887 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21 0 255 MemInst.sv(7) " "Verilog HDL warning at MemInst.sv(7): number of words (21) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "MemInst.sv" "" { Text "D:/ArquiII/Proyecto#2/MemInst.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1594266236888 "|Pipeline_ARM|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 MemInst.sv(4) " "Net \"RAM.data_a\" at MemInst.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "MemInst.sv" "" { Text "D:/ArquiII/Proyecto#2/MemInst.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594266236888 "|Pipeline_ARM|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 MemInst.sv(4) " "Net \"RAM.waddr_a\" at MemInst.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "MemInst.sv" "" { Text "D:/ArquiII/Proyecto#2/MemInst.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594266236888 "|Pipeline_ARM|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 MemInst.sv(4) " "Net \"RAM.we_a\" at MemInst.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "MemInst.sv" "" { Text "D:/ArquiII/Proyecto#2/MemInst.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594266236888 "|Pipeline_ARM|Fetch:fetch|MemInst:MI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFD Fetch:fetch\|RegFD:regfd " "Elaborating entity \"RegFD\" for hierarchy \"Fetch:fetch\|RegFD:regfd\"" {  } { { "Fetch.sv" "regfd" { Text "D:/ArquiII/Proyecto#2/Fetch.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:decode " "Elaborating entity \"Decode\" for hierarchy \"Decode:decode\"" {  } { { "Pipeline_ARM.sv" "decode" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Decode:decode\|Control_Unit:controlUnit " "Elaborating entity \"Control_Unit\" for hierarchy \"Decode:decode\|Control_Unit:controlUnit\"" {  } { { "Decode.sv" "controlUnit" { Text "D:/ArquiII/Proyecto#2/Decode.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Decode:decode\|Mux2:mux_ra1 " "Elaborating entity \"Mux2\" for hierarchy \"Decode:decode\|Mux2:mux_ra1\"" {  } { { "Decode.sv" "mux_ra1" { Text "D:/ArquiII/Proyecto#2/Decode.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistros Decode:decode\|BancoRegistros:BR " "Elaborating entity \"BancoRegistros\" for hierarchy \"Decode:decode\|BancoRegistros:BR\"" {  } { { "Decode.sv" "BR" { Text "D:/ArquiII/Proyecto#2/Decode.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend Decode:decode\|Extend:extend " "Elaborating entity \"Extend\" for hierarchy \"Decode:decode\|Extend:extend\"" {  } { { "Decode.sv" "extend" { Text "D:/ArquiII/Proyecto#2/Decode.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDE Decode:decode\|RegDE:regde " "Elaborating entity \"RegDE\" for hierarchy \"Decode:decode\|RegDE:regde\"" {  } { { "Decode.sv" "regde" { Text "D:/ArquiII/Proyecto#2/Decode.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:execute " "Elaborating entity \"Execute\" for hierarchy \"Execute:execute\"" {  } { { "Pipeline_ARM.sv" "execute" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 Execute:execute\|Mux3:mux_ra1E " "Elaborating entity \"Mux3\" for hierarchy \"Execute:execute\|Mux3:mux_ra1E\"" {  } { { "Execute.sv" "mux_ra1E" { Text "D:/ArquiII/Proyecto#2/Execute.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SuperALU Execute:execute\|SuperALU:alu " "Elaborating entity \"SuperALU\" for hierarchy \"Execute:execute\|SuperALU:alu\"" {  } { { "Execute.sv" "alu" { Text "D:/ArquiII/Proyecto#2/Execute.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute:execute\|SuperALU:alu\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Execute:execute\|SuperALU:alu\|ALU:alu\"" {  } { { "SuperALU.sv" "alu" { Text "D:/ArquiII/Proyecto#2/SuperALU.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_Completo Execute:execute\|SuperALU:alu\|ALU:alu\|Sumador_Completo:sumador " "Elaborating entity \"Sumador_Completo\" for hierarchy \"Execute:execute\|SuperALU:alu\|ALU:alu\|Sumador_Completo:sumador\"" {  } { { "ALU.sv" "sumador" { Text "D:/ArquiII/Proyecto#2/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_1bit Execute:execute\|SuperALU:alu\|ALU:alu\|Sumador_Completo:sumador\|Sumador_1bit:forloop\[0\].sumador " "Elaborating entity \"Sumador_1bit\" for hierarchy \"Execute:execute\|SuperALU:alu\|ALU:alu\|Sumador_Completo:sumador\|Sumador_1bit:forloop\[0\].sumador\"" {  } { { "Sumador_Completo.sv" "forloop\[0\].sumador" { Text "D:/ArquiII/Proyecto#2/Sumador_Completo.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixProm Execute:execute\|SuperALU:alu\|PixProm:pixprom " "Elaborating entity \"PixProm\" for hierarchy \"Execute:execute\|SuperALU:alu\|PixProm:pixprom\"" {  } { { "SuperALU.sv" "pixprom" { Text "D:/ArquiII/Proyecto#2/SuperALU.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PixProm.sv(6) " "Verilog HDL assignment warning at PixProm.sv(6): truncated value with size 32 to match size of target (8)" {  } { { "PixProm.sv" "" { Text "D:/ArquiII/Proyecto#2/PixProm.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594266236949 "|Pipeline_ARM|Execute:execute|SuperALU:alu|PixProm:pixprom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Umbral Execute:execute\|SuperALU:alu\|Umbral:umbral " "Elaborating entity \"Umbral\" for hierarchy \"Execute:execute\|SuperALU:alu\|Umbral:umbral\"" {  } { { "SuperALU.sv" "umbral" { Text "D:/ArquiII/Proyecto#2/SuperALU.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Unit Execute:execute\|Condition_Unit:condUnit " "Elaborating entity \"Condition_Unit\" for hierarchy \"Execute:execute\|Condition_Unit:condUnit\"" {  } { { "Execute.sv" "condUnit" { Text "D:/ArquiII/Proyecto#2/Execute.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr Execute:execute\|Condition_Unit:condUnit\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"Execute:execute\|Condition_Unit:condUnit\|flopenr:flagreg1\"" {  } { { "Condition_Unit.sv" "flagreg1" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck Execute:execute\|Condition_Unit:condUnit\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"Execute:execute\|Condition_Unit:condUnit\|condcheck:cc\"" {  } { { "Condition_Unit.sv" "cc" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236958 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(52) " "Verilog HDL Case Statement warning at Condition_Unit.sv(52): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 52 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594266236959 "|Pipeline_ARM|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(54) " "Verilog HDL Case Statement warning at Condition_Unit.sv(54): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 54 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594266236959 "|Pipeline_ARM|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(56) " "Verilog HDL Case Statement warning at Condition_Unit.sv(56): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 56 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594266236959 "|Pipeline_ARM|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(58) " "Verilog HDL Case Statement warning at Condition_Unit.sv(58): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 58 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594266236959 "|Pipeline_ARM|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(60) " "Verilog HDL Case Statement warning at Condition_Unit.sv(60): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594266236959 "|Pipeline_ARM|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(62) " "Verilog HDL Case Statement warning at Condition_Unit.sv(62): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594266236959 "|Pipeline_ARM|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(64) " "Verilog HDL Case Statement warning at Condition_Unit.sv(64): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594266236959 "|Pipeline_ARM|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(66) " "Verilog HDL Case Statement warning at Condition_Unit.sv(66): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594266236959 "|Pipeline_ARM|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(68) " "Verilog HDL Case Statement warning at Condition_Unit.sv(68): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 68 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594266236959 "|Pipeline_ARM|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(70) " "Verilog HDL Case Statement warning at Condition_Unit.sv(70): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 70 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594266236959 "|Pipeline_ARM|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(72) " "Verilog HDL Case Statement warning at Condition_Unit.sv(72): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594266236959 "|Pipeline_ARM|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(74) " "Verilog HDL Case Statement warning at Condition_Unit.sv(74): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 74 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594266236959 "|Pipeline_ARM|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Condition_Unit.sv(50) " "Verilog HDL Case Statement warning at Condition_Unit.sv(50): case item expression covers a value already covered by a previous case item" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/Proyecto#2/Condition_Unit.sv" 50 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1594266236959 "|Pipeline_ARM|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegEM Execute:execute\|RegEM:regem " "Elaborating entity \"RegEM\" for hierarchy \"Execute:execute\|RegEM:regem\"" {  } { { "Execute.sv" "regem" { Text "D:/ArquiII/Proyecto#2/Execute.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:memory\"" {  } { { "Pipeline_ARM.sv" "memory" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Memory:memory\|RAM:memdatos " "Elaborating entity \"RAM\" for hierarchy \"Memory:memory\|RAM:memdatos\"" {  } { { "Memory.sv" "memdatos" { Text "D:/ArquiII/Proyecto#2/Memory.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266236973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "D:/ArquiII/Proyecto#2/RAM.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266237050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "D:/ArquiII/Proyecto#2/RAM.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266237066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:\\ArquiII\\Pixeles\\RAM.mif " "Parameter \"init_file\" = \"D:\\ArquiII\\Pixeles\\RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594266237066 ""}  } { { "RAM.v" "" { Text "D:/ArquiII/Proyecto#2/RAM.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594266237066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6m2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6m2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6m2 " "Found entity 1: altsyncram_c6m2" {  } { { "db/altsyncram_c6m2.tdf" "" { Text "D:/ArquiII/Proyecto#2/db/altsyncram_c6m2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266237211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266237211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c6m2 Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_c6m2:auto_generated " "Elaborating entity \"altsyncram_c6m2\" for hierarchy \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_c6m2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266237212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/ArquiII/Proyecto#2/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266237279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266237279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_c6m2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_c6m2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_c6m2.tdf" "decode2" { Text "D:/ArquiII/Proyecto#2/db/altsyncram_c6m2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266237280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "D:/ArquiII/Proyecto#2/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266237341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266237341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_c6m2:auto_generated\|decode_61a:rden_decode_a " "Elaborating entity \"decode_61a\" for hierarchy \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_c6m2:auto_generated\|decode_61a:rden_decode_a\"" {  } { { "db/altsyncram_c6m2.tdf" "rden_decode_a" { Text "D:/ArquiII/Proyecto#2/db/altsyncram_c6m2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266237343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "D:/ArquiII/Proyecto#2/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594266237404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266237404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_c6m2:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_c6m2:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_c6m2.tdf" "mux4" { Text "D:/ArquiII/Proyecto#2/db/altsyncram_c6m2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266237406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegMW Memory:memory\|RegMW:regmw " "Elaborating entity \"RegMW\" for hierarchy \"Memory:memory\|RegMW:regmw\"" {  } { { "Memory.sv" "regmw" { Text "D:/ArquiII/Proyecto#2/Memory.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266237522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit Hazard_Unit:hazard " "Elaborating entity \"Hazard_Unit\" for hierarchy \"Hazard_Unit:hazard\"" {  } { { "Pipeline_ARM.sv" "hazard" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266237526 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/ArquiII/Proyecto#2/db/SIMD_Proc.ram0_MemInst_e11cf049.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/ArquiII/Proyecto#2/db/SIMD_Proc.ram0_MemInst_e11cf049.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1594266238367 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[0\] GND " "Pin \"InstrD\[0\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[1\] GND " "Pin \"InstrD\[1\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[2\] GND " "Pin \"InstrD\[2\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[3\] GND " "Pin \"InstrD\[3\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[4\] GND " "Pin \"InstrD\[4\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[5\] GND " "Pin \"InstrD\[5\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[6\] GND " "Pin \"InstrD\[6\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[7\] GND " "Pin \"InstrD\[7\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[9\] GND " "Pin \"InstrD\[9\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[10\] GND " "Pin \"InstrD\[10\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[13\] GND " "Pin \"InstrD\[13\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[14\] GND " "Pin \"InstrD\[14\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[15\] GND " "Pin \"InstrD\[15\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[16\] GND " "Pin \"InstrD\[16\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[18\] GND " "Pin \"InstrD\[18\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[19\] GND " "Pin \"InstrD\[19\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[22\] GND " "Pin \"InstrD\[22\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[24\] GND " "Pin \"InstrD\[24\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[25\] GND " "Pin \"InstrD\[25\]\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|InstrD[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Stuck GND " "Pin \"Stuck\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|Stuck"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594266239521 "|Pipeline_ARM|vga_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1594266239521 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594266239675 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594266240756 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "clk " "Logic cell \"clk\"" {  } { { "Pipeline_ARM.sv" "clk" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1594266240768 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1594266240768 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ArquiII/Proyecto#2/output_files/SIMD_Proc.map.smsg " "Generated suppressed messages file D:/ArquiII/Proyecto#2/output_files/SIMD_Proc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266240919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594266241367 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594266241367 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "go " "No output dependent on input pin \"go\"" {  } { { "Pipeline_ARM.sv" "" { Text "D:/ArquiII/Proyecto#2/Pipeline_ARM.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594266241603 "|Pipeline_ARM|go"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1594266241603 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1164 " "Implemented 1164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594266241606 ""} { "Info" "ICUT_CUT_TM_OPINS" "184 " "Implemented 184 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594266241606 ""} { "Info" "ICUT_CUT_TM_LCELLS" "720 " "Implemented 720 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594266241606 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1594266241606 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1594266241606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594266241606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594266241670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 08 21:44:01 2020 " "Processing ended: Wed Jul 08 21:44:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594266241670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594266241670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594266241670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594266241670 ""}
