0.7
2020.2
May 22 2025
00:13:55
C:/Users/rodri/Documents/Code/Verilog/4_bit_ALU/4_bit_ALU.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/rodri/Documents/Code/Verilog/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/alu_tb.v,1760649093,verilog,,,,alu_tb,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/rodri/Documents/Code/Verilog/4_bit_ALU/4_bit_ALU.srcs/sources_1/new/ALU.v,1760649267,verilog,,C:/Users/rodri/Documents/Code/Verilog/4_bit_ALU/4_bit_ALU.srcs/sim_1/new/alu_tb.v,,alu,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
