#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Tue Dec  1 17:55:00 2015
# Process ID: 13281
# Log file: /home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.runs/impl_1/system_wrapper.vdi
# Journal file: /home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.199980 which will be rounded to 0.200 to ensure it is an integer multiple of 1 picosecond [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:24]
WARNING: [Vivado 12-2489] -input_jitter contains time 2.446140 which will be rounded to 2.446 to ensure it is an integer multiple of 1 picosecond [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:27]
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/U0'
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/constrs_1/new/constraints.xdc] for cell 'system_i/CLK_test_0/U0'
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/ipshared/constrs_1/new/constraints.xdc] for cell 'system_i/CLK_test_0/U0'
Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_Jaxc_I2S_1_0/constrs_1/imports/constraints/i2s.xdc] for cell 'system_i/Jaxc_I2S_1/U0'
Finished Parsing XDC File [/home/jaxc/FPGA/zybo_base_system/source/vivado/hw/zybo_bsd/zybo_bsd.srcs/sources_1/bd/system/ip/system_Jaxc_I2S_1_0/constrs_1/imports/constraints/i2s.xdc] for cell 'system_i/Jaxc_I2S_1/U0'
Parsing XDC File [/home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [/home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1183.141 ; gain = 268.867 ; free physical = 335 ; free virtual = 5326
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1194.156 ; gain = 3.012 ; free physical = 335 ; free virtual = 5326
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-194] Inserted BUFG BCLK_OBUF_BUFG_inst to drive 224 load(s) on clock net BCLK_OBUF
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1760d53c2

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1638.664 ; gain = 0.000 ; free physical = 115 ; free virtual = 4982

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 134 cells.
Phase 2 Constant Propagation | Checksum: 198be88b7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.664 ; gain = 0.000 ; free physical = 115 ; free virtual = 4982

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 200 unconnected nets.
INFO: [Opt 31-11] Eliminated 542 unconnected cells.
Phase 3 Sweep | Checksum: 1cad5948f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1638.664 ; gain = 0.000 ; free physical = 114 ; free virtual = 4982

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1638.664 ; gain = 0.000 ; free physical = 114 ; free virtual = 4982
Ending Logic Optimization Task | Checksum: 1cad5948f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1638.664 ; gain = 0.000 ; free physical = 114 ; free virtual = 4982
Implement Debug Cores | Checksum: d7deb8ef
Logic Optimization | Checksum: d7deb8ef

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1cad5948f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1653.719 ; gain = 0.000 ; free physical = 139 ; free virtual = 4961
Ending Power Optimization Task | Checksum: 1cad5948f

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1653.719 ; gain = 15.055 ; free physical = 139 ; free virtual = 4961
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1653.719 ; gain = 470.578 ; free physical = 139 ; free virtual = 4961
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1685.734 ; gain = 0.000 ; free physical = 137 ; free virtual = 4961
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.runs/impl_1/system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[5]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[6]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[7]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[8]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[9]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[0]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[1]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[2]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[3]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[4]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 171993a3b

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1685.742 ; gain = 0.000 ; free physical = 137 ; free virtual = 4961

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1685.742 ; gain = 0.000 ; free physical = 137 ; free virtual = 4961
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1685.742 ; gain = 0.000 ; free physical = 137 ; free virtual = 4961

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 1a21261e

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1685.742 ; gain = 0.000 ; free physical = 136 ; free virtual = 4961
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 1a21261e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1692.734 ; gain = 6.992 ; free physical = 129 ; free virtual = 4959

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 1a21261e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1692.734 ; gain = 6.992 ; free physical = 129 ; free virtual = 4959

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 288a9044

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1692.734 ; gain = 6.992 ; free physical = 129 ; free virtual = 4959
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 110594e21

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1692.734 ; gain = 6.992 ; free physical = 129 ; free virtual = 4959

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 64dc963c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1692.734 ; gain = 6.992 ; free physical = 126 ; free virtual = 4958
Phase 2.2.1 Place Init Design | Checksum: d3f869df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1692.734 ; gain = 6.992 ; free physical = 117 ; free virtual = 4950
Phase 2.2 Build Placer Netlist Model | Checksum: d3f869df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1692.734 ; gain = 6.992 ; free physical = 117 ; free virtual = 4950

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: d3f869df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1692.734 ; gain = 6.992 ; free physical = 116 ; free virtual = 4950
Phase 2.3 Constrain Clocks/Macros | Checksum: d3f869df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1692.734 ; gain = 6.992 ; free physical = 116 ; free virtual = 4950
Phase 2 Placer Initialization | Checksum: d3f869df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1692.734 ; gain = 6.992 ; free physical = 116 ; free virtual = 4950

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: f1e51389

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 109 ; free virtual = 4943

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: f1e51389

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 109 ; free virtual = 4943

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1253fbffb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 108 ; free virtual = 4944

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1abe1ffa4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 108 ; free virtual = 4944

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1abe1ffa4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 108 ; free virtual = 4944

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: e0059b19

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 108 ; free virtual = 4944

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 161c4ea7a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 108 ; free virtual = 4944

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 10244c539

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 107 ; free virtual = 4943
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 10244c539

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 107 ; free virtual = 4943

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 10244c539

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 107 ; free virtual = 4943

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 10244c539

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 107 ; free virtual = 4943
Phase 4.6 Small Shape Detail Placement | Checksum: 10244c539

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 107 ; free virtual = 4943

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 10244c539

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 107 ; free virtual = 4943
Phase 4 Detail Placement | Checksum: 10244c539

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 107 ; free virtual = 4943

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1793438d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 107 ; free virtual = 4943

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1793438d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 107 ; free virtual = 4943

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.604. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1a432858f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 106 ; free virtual = 4943
Phase 5.2.2 Post Placement Optimization | Checksum: 1a432858f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 106 ; free virtual = 4943
Phase 5.2 Post Commit Optimization | Checksum: 1a432858f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 106 ; free virtual = 4943

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1a432858f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 106 ; free virtual = 4943

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1a432858f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 106 ; free virtual = 4943

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1a432858f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 106 ; free virtual = 4943
Phase 5.5 Placer Reporting | Checksum: 1a432858f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 106 ; free virtual = 4943

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1a297f2f6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 106 ; free virtual = 4943
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1a297f2f6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 106 ; free virtual = 4943
Ending Placer Task | Checksum: dc703390

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 106 ; free virtual = 4943
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.742 ; gain = 23.000 ; free physical = 106 ; free virtual = 4943
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1708.742 ; gain = 0.000 ; free physical = 101 ; free virtual = 4943
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1708.742 ; gain = 0.000 ; free physical = 125 ; free virtual = 4936
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1708.742 ; gain = 0.000 ; free physical = 124 ; free virtual = 4935
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1708.742 ; gain = 0.000 ; free physical = 124 ; free virtual = 4935
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12661bb45

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.730 ; gain = 4.988 ; free physical = 113 ; free virtual = 4889

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12661bb45

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1718.730 ; gain = 9.988 ; free physical = 113 ; free virtual = 4889

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12661bb45

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1732.730 ; gain = 23.988 ; free physical = 117 ; free virtual = 4874
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 204d389c7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 122 ; free virtual = 4859
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.800  | TNS=0.000  | WHS=-0.541 | THS=-53.729|

Phase 2 Router Initialization | Checksum: 1b0120398

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4859

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d7c0da4e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4859

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 256
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: f2f617c7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4859
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.729  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d42db3d7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4859
Phase 4 Rip-up And Reroute | Checksum: 1d42db3d7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4859

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 204973fc4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4859
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.729  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 204973fc4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4859

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 204973fc4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4859
Phase 5 Delay and Skew Optimization | Checksum: 204973fc4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4859

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1b9551b18

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4858
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.729  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1abd9fdc7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4858

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.45242 %
  Global Horizontal Routing Utilization  = 1.7608 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 273f8ec64

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4858

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 273f8ec64

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4858

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28a3101f6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4858

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.729  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 28a3101f6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4858
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 121 ; free virtual = 4858

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1743.730 ; gain = 34.988 ; free physical = 120 ; free virtual = 4858
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1751.734 ; gain = 0.000 ; free physical = 114 ; free virtual = 4858
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jaxc/FPGA/DJ-Jaxc/DJ/DJ.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[5]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[6]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[7]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[8]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[9]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[0]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[1]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[2]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[3]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[4]) which is driven by a register (system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2071.148 ; gain = 287.383 ; free physical = 102 ; free virtual = 4553
INFO: [Common 17-206] Exiting Vivado at Tue Dec  1 17:56:42 2015...
