// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_load_norms_Pipeline_ln16_for_block_dim_out (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        norm_bias,
        trunc_ln19_2,
        norm1_bias_address0,
        norm1_bias_ce0,
        norm1_bias_we0,
        norm1_bias_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [63:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [255:0] m_axi_weights_WDATA;
output  [31:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [63:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [255:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [8:0] m_axi_weights_RFIFONUM;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
input  [63:0] norm_bias;
input  [4:0] trunc_ln19_2;
output  [4:0] norm1_bias_address0;
output   norm1_bias_ce0;
output   norm1_bias_we0;
output  [127:0] norm1_bias_d0;

reg ap_idle;
reg m_axi_weights_ARVALID;
reg[63:0] m_axi_weights_ARADDR;
reg m_axi_weights_RREADY;
reg norm1_bias_ce0;
reg norm1_bias_we0;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
reg   [0:0] icmp_ln16_reg_875;
reg    ap_block_state8_io;
reg    ap_block_state16_pp0_stage7_iter1;
reg    ap_block_pp0_stage7_subdone;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    weights_blk_n_AR;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    weights_blk_n_R;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state17_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln16_fu_250_p2;
wire   [8:0] shl_ln_fu_265_p3;
reg   [8:0] shl_ln_reg_879;
wire   [3:0] trunc_ln19_fu_277_p1;
reg   [3:0] trunc_ln19_reg_890;
reg   [3:0] trunc_ln19_reg_890_pp0_iter1_reg;
reg   [58:0] trunc_ln19_6_reg_895;
reg   [4:0] lshr_ln_reg_900;
reg   [4:0] lshr_ln_reg_900_pp0_iter1_reg;
wire    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state2_io;
reg    ap_block_state10_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [58:0] trunc_ln_reg_911;
wire    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_state3_io;
reg    ap_block_state11_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_11001;
reg   [58:0] trunc_ln19_8_reg_922;
wire    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_state4_io;
reg    ap_block_state12_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_11001;
reg   [58:0] trunc_ln19_s_reg_933;
wire    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_state5_io;
reg    ap_block_state13_pp0_stage4_iter1;
reg    ap_block_pp0_stage4_11001;
reg   [58:0] trunc_ln19_9_reg_944;
wire    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state6_io;
reg    ap_block_state14_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
reg   [58:0] trunc_ln19_11_reg_955;
wire    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_state7_io;
reg    ap_block_state15_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_11001;
reg   [58:0] trunc_ln19_13_reg_966;
reg    ap_block_pp0_stage7_11001;
reg   [58:0] trunc_ln19_15_reg_977;
reg   [255:0] weights_addr_read_reg_982;
wire   [4:0] trunc_ln19_4_fu_571_p3;
reg   [4:0] trunc_ln19_4_reg_993;
wire   [15:0] trunc_ln19_1_fu_600_p1;
reg   [15:0] trunc_ln19_1_reg_1004;
reg   [255:0] weights_addr_24_read_reg_1009;
wire   [15:0] trunc_ln19_3_fu_631_p1;
reg   [15:0] trunc_ln19_3_reg_1014;
reg   [255:0] weights_addr_25_read_reg_1019;
wire   [15:0] trunc_ln19_5_fu_662_p1;
reg   [15:0] trunc_ln19_5_reg_1024;
reg   [255:0] weights_addr_26_read_reg_1029;
wire   [15:0] trunc_ln19_7_fu_693_p1;
reg   [15:0] trunc_ln19_7_reg_1034;
reg   [255:0] weights_addr_27_read_reg_1039;
wire   [15:0] trunc_ln19_10_fu_724_p1;
reg   [15:0] trunc_ln19_10_reg_1044;
reg   [255:0] weights_addr_28_read_reg_1049;
wire   [15:0] trunc_ln19_12_fu_755_p1;
reg   [15:0] trunc_ln19_12_reg_1054;
reg   [255:0] weights_addr_29_read_reg_1059;
wire   [15:0] trunc_ln19_14_fu_786_p1;
reg   [15:0] trunc_ln19_14_reg_1064;
reg   [255:0] weights_addr_30_read_reg_1069;
wire   [4:0] add_ln19_15_fu_795_p2;
reg   [4:0] add_ln19_15_reg_1074;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln22_fu_820_p1;
wire  signed [63:0] sext_ln19_fu_323_p1;
wire  signed [63:0] sext_ln19_1_fu_357_p1;
wire  signed [63:0] sext_ln19_2_fu_391_p1;
wire  signed [63:0] sext_ln19_3_fu_425_p1;
wire  signed [63:0] sext_ln19_4_fu_459_p1;
wire  signed [63:0] sext_ln19_5_fu_493_p1;
wire  signed [63:0] sext_ln19_6_fu_527_p1;
wire  signed [63:0] sext_ln19_7_fu_561_p1;
reg   [7:0] dim_out_fu_108;
wire   [7:0] add_ln16_fu_307_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_dim_out_load;
reg   [4:0] dim_out_block_fu_112;
wire   [4:0] add_ln16_8_fu_256_p2;
reg   [4:0] ap_sig_allocacmp_dim_out_block_3;
wire   [63:0] zext_ln19_fu_273_p1;
wire   [63:0] add_ln19_fu_281_p2;
wire   [8:0] or_ln19_fu_333_p2;
wire   [63:0] zext_ln19_2_fu_338_p1;
wire   [63:0] add_ln19_1_fu_342_p2;
wire   [8:0] or_ln19_1_fu_367_p2;
wire   [63:0] zext_ln19_4_fu_372_p1;
wire   [63:0] add_ln19_2_fu_376_p2;
wire   [8:0] or_ln19_2_fu_401_p2;
wire   [63:0] zext_ln19_6_fu_406_p1;
wire   [63:0] add_ln19_3_fu_410_p2;
wire   [8:0] or_ln19_3_fu_435_p2;
wire   [63:0] zext_ln19_8_fu_440_p1;
wire   [63:0] add_ln19_4_fu_444_p2;
wire   [8:0] or_ln19_4_fu_469_p2;
wire   [63:0] zext_ln19_10_fu_474_p1;
wire   [63:0] add_ln19_5_fu_478_p2;
wire   [8:0] or_ln19_5_fu_503_p2;
wire   [63:0] zext_ln19_12_fu_508_p1;
wire   [63:0] add_ln19_6_fu_512_p2;
wire   [8:0] or_ln19_6_fu_537_p2;
wire   [63:0] zext_ln19_14_fu_542_p1;
wire   [63:0] add_ln19_7_fu_546_p2;
wire   [4:0] add_ln19_8_fu_578_p2;
wire   [7:0] shl_ln19_1_fu_583_p3;
wire   [255:0] zext_ln19_1_fu_591_p1;
wire   [255:0] lshr_ln19_fu_595_p2;
wire   [4:0] or_ln19_7_fu_604_p2;
wire   [4:0] add_ln19_9_fu_609_p2;
wire   [7:0] shl_ln19_2_fu_614_p3;
wire   [255:0] zext_ln19_3_fu_622_p1;
wire   [255:0] lshr_ln19_1_fu_626_p2;
wire   [4:0] or_ln19_8_fu_635_p2;
wire   [4:0] add_ln19_10_fu_640_p2;
wire   [7:0] shl_ln19_3_fu_645_p3;
wire   [255:0] zext_ln19_5_fu_653_p1;
wire   [255:0] lshr_ln19_2_fu_657_p2;
wire   [4:0] or_ln19_9_fu_666_p2;
wire   [4:0] add_ln19_11_fu_671_p2;
wire   [7:0] shl_ln19_4_fu_676_p3;
wire   [255:0] zext_ln19_7_fu_684_p1;
wire   [255:0] lshr_ln19_3_fu_688_p2;
wire   [4:0] or_ln19_10_fu_697_p2;
wire   [4:0] add_ln19_12_fu_702_p2;
wire   [7:0] shl_ln19_5_fu_707_p3;
wire   [255:0] zext_ln19_9_fu_715_p1;
wire   [255:0] lshr_ln19_4_fu_719_p2;
wire   [4:0] or_ln19_11_fu_728_p2;
wire   [4:0] add_ln19_13_fu_733_p2;
wire   [7:0] shl_ln19_6_fu_738_p3;
wire   [255:0] zext_ln19_11_fu_746_p1;
wire   [255:0] lshr_ln19_5_fu_750_p2;
wire   [4:0] or_ln19_12_fu_759_p2;
wire   [4:0] add_ln19_14_fu_764_p2;
wire   [7:0] shl_ln19_7_fu_769_p3;
wire   [255:0] zext_ln19_13_fu_777_p1;
wire   [255:0] lshr_ln19_6_fu_781_p2;
wire   [4:0] or_ln19_13_fu_790_p2;
wire   [7:0] shl_ln19_8_fu_800_p3;
wire   [255:0] zext_ln19_15_fu_807_p1;
wire   [255:0] lshr_ln19_7_fu_811_p2;
wire   [15:0] trunc_ln19_16_fu_816_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage0;
reg    ap_idle_pp0_0to0;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

ViT_act_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage7)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln16_fu_250_p2 == 1'd0))) begin
            dim_out_block_fu_112 <= add_ln16_8_fu_256_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            dim_out_block_fu_112 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln16_fu_250_p2 == 1'd0))) begin
            dim_out_fu_108 <= add_ln16_fu_307_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            dim_out_fu_108 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        add_ln19_15_reg_1074 <= add_ln19_15_fu_795_p2;
        trunc_ln19_14_reg_1064 <= trunc_ln19_14_fu_786_p1;
        weights_addr_30_read_reg_1069 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln16_reg_875 <= icmp_ln16_fu_250_p2;
        lshr_ln_reg_900_pp0_iter1_reg <= lshr_ln_reg_900;
        trunc_ln19_reg_890_pp0_iter1_reg <= trunc_ln19_reg_890;
        weights_addr_read_reg_982 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_fu_250_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lshr_ln_reg_900 <= {{ap_sig_allocacmp_dim_out_load[7:3]}};
        shl_ln_reg_879[8 : 1] <= shl_ln_fu_265_p3[8 : 1];
        trunc_ln19_6_reg_895 <= {{add_ln19_fu_281_p2[63:5]}};
        trunc_ln19_reg_890 <= trunc_ln19_fu_277_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        trunc_ln19_10_reg_1044 <= trunc_ln19_10_fu_724_p1;
        weights_addr_28_read_reg_1049 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_875 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        trunc_ln19_11_reg_955 <= {{add_ln19_5_fu_478_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        trunc_ln19_12_reg_1054 <= trunc_ln19_12_fu_755_p1;
        weights_addr_29_read_reg_1059 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_875 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        trunc_ln19_13_reg_966 <= {{add_ln19_6_fu_512_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_875 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        trunc_ln19_15_reg_977 <= {{add_ln19_7_fu_546_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        trunc_ln19_1_reg_1004 <= trunc_ln19_1_fu_600_p1;
        trunc_ln19_4_reg_993[4 : 1] <= trunc_ln19_4_fu_571_p3[4 : 1];
        weights_addr_24_read_reg_1009 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        trunc_ln19_3_reg_1014 <= trunc_ln19_3_fu_631_p1;
        weights_addr_25_read_reg_1019 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        trunc_ln19_5_reg_1024 <= trunc_ln19_5_fu_662_p1;
        weights_addr_26_read_reg_1029 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        trunc_ln19_7_reg_1034 <= trunc_ln19_7_fu_693_p1;
        weights_addr_27_read_reg_1039 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_875 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        trunc_ln19_8_reg_922 <= {{add_ln19_2_fu_376_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_875 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        trunc_ln19_9_reg_944 <= {{add_ln19_4_fu_444_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_875 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        trunc_ln19_s_reg_933 <= {{add_ln19_3_fu_410_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_875 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        trunc_ln_reg_911 <= {{add_ln19_1_fu_342_p2[63:5]}};
    end
end

always @ (*) begin
    if (((icmp_ln16_reg_875 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln16_reg_875 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_dim_out_block_3 = 5'd0;
    end else begin
        ap_sig_allocacmp_dim_out_block_3 = dim_out_block_fu_112;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_dim_out_load = 8'd0;
    end else begin
        ap_sig_allocacmp_dim_out_load = dim_out_fu_108;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_weights_ARADDR = sext_ln19_7_fu_561_p1;
    end else if (((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        m_axi_weights_ARADDR = sext_ln19_6_fu_527_p1;
    end else if (((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        m_axi_weights_ARADDR = sext_ln19_5_fu_493_p1;
    end else if (((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        m_axi_weights_ARADDR = sext_ln19_4_fu_459_p1;
    end else if (((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        m_axi_weights_ARADDR = sext_ln19_3_fu_425_p1;
    end else if (((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        m_axi_weights_ARADDR = sext_ln19_2_fu_391_p1;
    end else if (((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        m_axi_weights_ARADDR = sext_ln19_1_fu_357_p1;
    end else if (((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        m_axi_weights_ARADDR = sext_ln19_fu_323_p1;
    end else begin
        m_axi_weights_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        m_axi_weights_ARVALID = 1'b1;
    end else begin
        m_axi_weights_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        m_axi_weights_RREADY = 1'b1;
    end else begin
        m_axi_weights_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm1_bias_ce0 = 1'b1;
    end else begin
        norm1_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        norm1_bias_we0 = 1'b1;
    end else begin
        norm1_bias_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((icmp_ln16_reg_875 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        weights_blk_n_AR = m_axi_weights_ARREADY;
    end else begin
        weights_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        weights_blk_n_R = m_axi_weights_RVALID;
    end else begin
        weights_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln16_8_fu_256_p2 = (ap_sig_allocacmp_dim_out_block_3 + 5'd1);

assign add_ln16_fu_307_p2 = (ap_sig_allocacmp_dim_out_load + 8'd8);

assign add_ln19_10_fu_640_p2 = (or_ln19_8_fu_635_p2 + trunc_ln19_2);

assign add_ln19_11_fu_671_p2 = (or_ln19_9_fu_666_p2 + trunc_ln19_2);

assign add_ln19_12_fu_702_p2 = (or_ln19_10_fu_697_p2 + trunc_ln19_2);

assign add_ln19_13_fu_733_p2 = (or_ln19_11_fu_728_p2 + trunc_ln19_2);

assign add_ln19_14_fu_764_p2 = (or_ln19_12_fu_759_p2 + trunc_ln19_2);

assign add_ln19_15_fu_795_p2 = (or_ln19_13_fu_790_p2 + trunc_ln19_2);

assign add_ln19_1_fu_342_p2 = (zext_ln19_2_fu_338_p1 + norm_bias);

assign add_ln19_2_fu_376_p2 = (zext_ln19_4_fu_372_p1 + norm_bias);

assign add_ln19_3_fu_410_p2 = (zext_ln19_6_fu_406_p1 + norm_bias);

assign add_ln19_4_fu_444_p2 = (zext_ln19_8_fu_440_p1 + norm_bias);

assign add_ln19_5_fu_478_p2 = (zext_ln19_10_fu_474_p1 + norm_bias);

assign add_ln19_6_fu_512_p2 = (zext_ln19_12_fu_508_p1 + norm_bias);

assign add_ln19_7_fu_546_p2 = (zext_ln19_14_fu_542_p1 + norm_bias);

assign add_ln19_8_fu_578_p2 = (trunc_ln19_4_fu_571_p3 + trunc_ln19_2);

assign add_ln19_9_fu_609_p2 = (or_ln19_7_fu_604_p2 + trunc_ln19_2);

assign add_ln19_fu_281_p2 = (zext_ln19_fu_273_p1 + norm_bias);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_weights_RVALID == 1'b0) | (m_axi_weights_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_weights_RVALID == 1'b0) | (m_axi_weights_ARREADY == 1'b0)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_io)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_io)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_io)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_io)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_io)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_io)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_io)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_io)));
end

always @ (*) begin
    ap_block_state10_pp0_stage1_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state11_pp0_stage2_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state12_pp0_stage3_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state13_pp0_stage4_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state14_pp0_stage5_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state15_pp0_stage6_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state16_pp0_stage7_iter1 = (m_axi_weights_RVALID == 1'b0);
end

assign ap_block_state17_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = ((icmp_ln16_reg_875 == 1'd0) & (m_axi_weights_ARREADY == 1'b0));
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((icmp_ln16_reg_875 == 1'd0) & (m_axi_weights_ARREADY == 1'b0));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((icmp_ln16_reg_875 == 1'd0) & (m_axi_weights_ARREADY == 1'b0));
end

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((icmp_ln16_reg_875 == 1'd0) & (m_axi_weights_ARREADY == 1'b0));
end

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = ((icmp_ln16_reg_875 == 1'd0) & (m_axi_weights_ARREADY == 1'b0));
end

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_io = ((icmp_ln16_reg_875 == 1'd0) & (m_axi_weights_ARREADY == 1'b0));
end

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_io = ((icmp_ln16_reg_875 == 1'd0) & (m_axi_weights_ARREADY == 1'b0));
end

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = (m_axi_weights_RVALID == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign icmp_ln16_fu_250_p2 = ((ap_sig_allocacmp_dim_out_block_3 == 5'd24) ? 1'b1 : 1'b0);

assign lshr_ln19_1_fu_626_p2 = weights_addr_24_read_reg_1009 >> zext_ln19_3_fu_622_p1;

assign lshr_ln19_2_fu_657_p2 = weights_addr_25_read_reg_1019 >> zext_ln19_5_fu_653_p1;

assign lshr_ln19_3_fu_688_p2 = weights_addr_26_read_reg_1029 >> zext_ln19_7_fu_684_p1;

assign lshr_ln19_4_fu_719_p2 = weights_addr_27_read_reg_1039 >> zext_ln19_9_fu_715_p1;

assign lshr_ln19_5_fu_750_p2 = weights_addr_28_read_reg_1049 >> zext_ln19_11_fu_746_p1;

assign lshr_ln19_6_fu_781_p2 = weights_addr_29_read_reg_1059 >> zext_ln19_13_fu_777_p1;

assign lshr_ln19_7_fu_811_p2 = weights_addr_30_read_reg_1069 >> zext_ln19_15_fu_807_p1;

assign lshr_ln19_fu_595_p2 = weights_addr_read_reg_982 >> zext_ln19_1_fu_591_p1;

assign m_axi_weights_ARBURST = 2'd0;

assign m_axi_weights_ARCACHE = 4'd0;

assign m_axi_weights_ARID = 1'd0;

assign m_axi_weights_ARLEN = 32'd1;

assign m_axi_weights_ARLOCK = 2'd0;

assign m_axi_weights_ARPROT = 3'd0;

assign m_axi_weights_ARQOS = 4'd0;

assign m_axi_weights_ARREGION = 4'd0;

assign m_axi_weights_ARSIZE = 3'd0;

assign m_axi_weights_ARUSER = 1'd0;

assign m_axi_weights_AWADDR = 64'd0;

assign m_axi_weights_AWBURST = 2'd0;

assign m_axi_weights_AWCACHE = 4'd0;

assign m_axi_weights_AWID = 1'd0;

assign m_axi_weights_AWLEN = 32'd0;

assign m_axi_weights_AWLOCK = 2'd0;

assign m_axi_weights_AWPROT = 3'd0;

assign m_axi_weights_AWQOS = 4'd0;

assign m_axi_weights_AWREGION = 4'd0;

assign m_axi_weights_AWSIZE = 3'd0;

assign m_axi_weights_AWUSER = 1'd0;

assign m_axi_weights_AWVALID = 1'b0;

assign m_axi_weights_BREADY = 1'b0;

assign m_axi_weights_WDATA = 256'd0;

assign m_axi_weights_WID = 1'd0;

assign m_axi_weights_WLAST = 1'b0;

assign m_axi_weights_WSTRB = 32'd0;

assign m_axi_weights_WUSER = 1'd0;

assign m_axi_weights_WVALID = 1'b0;

assign norm1_bias_address0 = zext_ln22_fu_820_p1;

assign norm1_bias_d0 = {{{{{{{{trunc_ln19_16_fu_816_p1}, {trunc_ln19_14_reg_1064}}, {trunc_ln19_12_reg_1054}}, {trunc_ln19_10_reg_1044}}, {trunc_ln19_7_reg_1034}}, {trunc_ln19_5_reg_1024}}, {trunc_ln19_3_reg_1014}}, {trunc_ln19_1_reg_1004}};

assign or_ln19_10_fu_697_p2 = (trunc_ln19_4_reg_993 | 5'd8);

assign or_ln19_11_fu_728_p2 = (trunc_ln19_4_reg_993 | 5'd10);

assign or_ln19_12_fu_759_p2 = (trunc_ln19_4_reg_993 | 5'd12);

assign or_ln19_13_fu_790_p2 = (trunc_ln19_4_reg_993 | 5'd14);

assign or_ln19_1_fu_367_p2 = (shl_ln_reg_879 | 9'd4);

assign or_ln19_2_fu_401_p2 = (shl_ln_reg_879 | 9'd6);

assign or_ln19_3_fu_435_p2 = (shl_ln_reg_879 | 9'd8);

assign or_ln19_4_fu_469_p2 = (shl_ln_reg_879 | 9'd10);

assign or_ln19_5_fu_503_p2 = (shl_ln_reg_879 | 9'd12);

assign or_ln19_6_fu_537_p2 = (shl_ln_reg_879 | 9'd14);

assign or_ln19_7_fu_604_p2 = (trunc_ln19_4_reg_993 | 5'd2);

assign or_ln19_8_fu_635_p2 = (trunc_ln19_4_reg_993 | 5'd4);

assign or_ln19_9_fu_666_p2 = (trunc_ln19_4_reg_993 | 5'd6);

assign or_ln19_fu_333_p2 = (shl_ln_reg_879 | 9'd2);

assign sext_ln19_1_fu_357_p1 = $signed(trunc_ln_reg_911);

assign sext_ln19_2_fu_391_p1 = $signed(trunc_ln19_8_reg_922);

assign sext_ln19_3_fu_425_p1 = $signed(trunc_ln19_s_reg_933);

assign sext_ln19_4_fu_459_p1 = $signed(trunc_ln19_9_reg_944);

assign sext_ln19_5_fu_493_p1 = $signed(trunc_ln19_11_reg_955);

assign sext_ln19_6_fu_527_p1 = $signed(trunc_ln19_13_reg_966);

assign sext_ln19_7_fu_561_p1 = $signed(trunc_ln19_15_reg_977);

assign sext_ln19_fu_323_p1 = $signed(trunc_ln19_6_reg_895);

assign shl_ln19_1_fu_583_p3 = {{add_ln19_8_fu_578_p2}, {3'd0}};

assign shl_ln19_2_fu_614_p3 = {{add_ln19_9_fu_609_p2}, {3'd0}};

assign shl_ln19_3_fu_645_p3 = {{add_ln19_10_fu_640_p2}, {3'd0}};

assign shl_ln19_4_fu_676_p3 = {{add_ln19_11_fu_671_p2}, {3'd0}};

assign shl_ln19_5_fu_707_p3 = {{add_ln19_12_fu_702_p2}, {3'd0}};

assign shl_ln19_6_fu_738_p3 = {{add_ln19_13_fu_733_p2}, {3'd0}};

assign shl_ln19_7_fu_769_p3 = {{add_ln19_14_fu_764_p2}, {3'd0}};

assign shl_ln19_8_fu_800_p3 = {{add_ln19_15_reg_1074}, {3'd0}};

assign shl_ln_fu_265_p3 = {{ap_sig_allocacmp_dim_out_load}, {1'd0}};

assign trunc_ln19_10_fu_724_p1 = lshr_ln19_4_fu_719_p2[15:0];

assign trunc_ln19_12_fu_755_p1 = lshr_ln19_5_fu_750_p2[15:0];

assign trunc_ln19_14_fu_786_p1 = lshr_ln19_6_fu_781_p2[15:0];

assign trunc_ln19_16_fu_816_p1 = lshr_ln19_7_fu_811_p2[15:0];

assign trunc_ln19_1_fu_600_p1 = lshr_ln19_fu_595_p2[15:0];

assign trunc_ln19_3_fu_631_p1 = lshr_ln19_1_fu_626_p2[15:0];

assign trunc_ln19_4_fu_571_p3 = {{trunc_ln19_reg_890_pp0_iter1_reg}, {1'd0}};

assign trunc_ln19_5_fu_662_p1 = lshr_ln19_2_fu_657_p2[15:0];

assign trunc_ln19_7_fu_693_p1 = lshr_ln19_3_fu_688_p2[15:0];

assign trunc_ln19_fu_277_p1 = ap_sig_allocacmp_dim_out_load[3:0];

assign zext_ln19_10_fu_474_p1 = or_ln19_4_fu_469_p2;

assign zext_ln19_11_fu_746_p1 = shl_ln19_6_fu_738_p3;

assign zext_ln19_12_fu_508_p1 = or_ln19_5_fu_503_p2;

assign zext_ln19_13_fu_777_p1 = shl_ln19_7_fu_769_p3;

assign zext_ln19_14_fu_542_p1 = or_ln19_6_fu_537_p2;

assign zext_ln19_15_fu_807_p1 = shl_ln19_8_fu_800_p3;

assign zext_ln19_1_fu_591_p1 = shl_ln19_1_fu_583_p3;

assign zext_ln19_2_fu_338_p1 = or_ln19_fu_333_p2;

assign zext_ln19_3_fu_622_p1 = shl_ln19_2_fu_614_p3;

assign zext_ln19_4_fu_372_p1 = or_ln19_1_fu_367_p2;

assign zext_ln19_5_fu_653_p1 = shl_ln19_3_fu_645_p3;

assign zext_ln19_6_fu_406_p1 = or_ln19_2_fu_401_p2;

assign zext_ln19_7_fu_684_p1 = shl_ln19_4_fu_676_p3;

assign zext_ln19_8_fu_440_p1 = or_ln19_3_fu_435_p2;

assign zext_ln19_9_fu_715_p1 = shl_ln19_5_fu_707_p3;

assign zext_ln19_fu_273_p1 = shl_ln_fu_265_p3;

assign zext_ln22_fu_820_p1 = lshr_ln_reg_900_pp0_iter1_reg;

always @ (posedge ap_clk) begin
    shl_ln_reg_879[0] <= 1'b0;
    trunc_ln19_4_reg_993[0] <= 1'b0;
end

endmodule //ViT_act_load_norms_Pipeline_ln16_for_block_dim_out
