<spirit:component xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1/component.xsd">
  <spirit:vendor>Microsemi</spirit:vendor>
  <spirit:library>SolutionCore</spirit:library>
  <spirit:name>dp_transmitter</spirit:name>
  <spirit:version>1.0.0</spirit:version>
  <spirit:busInterfaces>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
  </spirit:memoryMaps>
  <spirit:hwModel>
    <spirit:views>
      <spirit:view>
        <spirit:name>VHDLSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>fs-VHDLSource-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-O</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-O">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>Documentation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language></spirit:language>
        <spirit:fileSetRef>newFileSet</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="newFileSet"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
    </spirit:views>
    <spirit:signals>
      <spirit:signal>
        <spirit:name>vclk_i</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>vrst_n_i</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>dpclk_i</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>dprst_n_i</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>aux_clk_i</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>aux_rst_n_i</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>pclk_i</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>prst_n_i</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>paddr_i</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>15</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>pwrite_i</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>psel_i</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>penable_i</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>pwdata_i</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>31</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>prdata_o</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>31</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>pready_o</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>async_mvid_i</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>23</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>int_o</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>vsync_i</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>hsync_i</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>pixel_val_i</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left spirit:dependency="id('g_IN_PIXEL_NUM') - 1" spirit:resolve="dependent">3</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>pixel_data_i</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left spirit:dependency="(48 * id('g_IN_PIXEL_NUM')) - 1" spirit:resolve="dependent">191</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>hpd_i</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>aux_tx_en_o</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>aux_tx_io_o</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>aux_rx_io_i</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>dp_lane_k_o</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>15</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>dp_lane_data_o</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>127</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
    </spirit:signals>
    <spirit:hwParameters>
      <spirit:hwParameter spirit:id="g_IN_PIXEL_NUM" spirit:name="g_IN_PIXEL_NUM" spirit:prompt="g_IN_PIXEL_NUM:" spirit:dataType="int" spirit:choiceRef="choice of pixel in" spirit:resolve="user">4</spirit:hwParameter>
    </spirit:hwParameters>
    <spirit:deletedhwParameters>
    </spirit:deletedhwParameters>
  <spirit:vendorExtensions>
    <actel-cc:variantParameters>
      <actel-cc:variantParameter spirit:id="FAMILY" spirit:name="FAMILY" spirit:prompt="FPGA Family:" spirit:dataType="int" actel-cc:choiceRef="Choice_FamilyValue" spirit:choiceStyle="combo" spirit:configGroups="globalConfig" spirit:resolve="user">26</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="HDL_license" spirit:name="HDL_license" spirit:prompt="License:" spirit:dataType="string" actel-cc:choiceRef="Choice_HDL_license" spirit:choiceStyle="radio" spirit:resolve="user">O</actel-cc:variantParameter>
    </actel-cc:variantParameters></spirit:vendorExtensions>
  </spirit:hwModel>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>ChoiceFamilyValue</spirit:name>
      <spirit:enumeration spirit:text="SmartFusion2">19</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO2">24</spirit:enumeration>
      <spirit:enumeration spirit:text="PolarFire">26</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_DEBUG</spirit:name>
      <spirit:enumeration spirit:text="NO" spirit:help="Supports Synthesis">0</spirit:enumeration>
      <spirit:enumeration spirit:text="YES" spirit:help="Supports Simulation">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_FamilyValue</spirit:name>
      <spirit:enumeration spirit:text="SmartFusion2">19</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO2">24</spirit:enumeration>
      <spirit:enumeration spirit:text="PolarFire">26</spirit:enumeration>
      <spirit:enumeration spirit:text="RTG4">25</spirit:enumeration>
      <spirit:enumeration spirit:text="PolarFireSoC">27</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_HDL_license</spirit:name>
      <spirit:enumeration spirit:text="RTL">U</spirit:enumeration>
      <spirit:enumeration spirit:text="Obfuscated">O</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_testbench</spirit:name>
      <spirit:enumeration spirit:text="None">None</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice of BPC</spirit:name>
      <spirit:enumeration spirit:text="6">6</spirit:enumeration>
      <spirit:enumeration spirit:text="8">8</spirit:enumeration>
      <spirit:enumeration spirit:text="10">10</spirit:enumeration>
      <spirit:enumeration spirit:text="12">12</spirit:enumeration>
      <spirit:enumeration spirit:text="16">16</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice of pixel in</spirit:name>
      <spirit:enumeration spirit:text="1">1</spirit:enumeration>
      <spirit:enumeration spirit:text="2">2</spirit:enumeration>
      <spirit:enumeration spirit:text="4">4</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>RTL/aux_decoder.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/aux_encoder.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/aux_rx.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/aux_rx_debug.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/aux_tx.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dpram.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_aux_ch.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_buffer_rd_ctrl.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_hpd.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_lane_ctrl.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_lane_mux.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_lane_tx.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_pixel_fifo.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_pixel_seq.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_reg.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_scrambler.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_steering.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_steer_buffer.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_steer_buffer_wrctrl1.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_steer_buffer_wrctrl2.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_steer_buffer_wrctrl4.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dptx_training_pattern.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dp_afifo.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dp_afifo_gray_cnt.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dp_afifo_ram.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dp_dr_sync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dp_hp_sync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dp_transmitter.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/dp_tx.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/fifo_sync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/rc_cnt.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/rc_reg.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/ro_reg.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>RTL/rw_reg.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-O">
    <spirit:file>
      <spirit:name>Obfuscated/aux_decoder.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/aux_encoder.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/aux_rx.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/aux_rx_debug.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/aux_tx.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dpram.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_aux_ch.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_buffer_rd_ctrl.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_hpd.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_lane_ctrl.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_lane_mux.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_lane_tx.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_pixel_fifo.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_pixel_seq.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_reg.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_scrambler.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_steering.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_steer_buffer.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_steer_buffer_wrctrl1.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_steer_buffer_wrctrl2.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_steer_buffer_wrctrl4.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dptx_training_pattern.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dp_afifo.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dp_afifo_gray_cnt.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dp_afifo_ram.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dp_dr_sync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dp_hp_sync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dp_transmitter.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/dp_tx.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/fifo_sync.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/rc_cnt.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/rc_reg.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/ro_reg.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>Obfuscated/rw_reg.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="newFileSet">
    <spirit:file>
      <spirit:name>Document/Microsemi_DisplayPort_IP_User_Guide_UG0935.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  </spirit:fileSets>
  <spirit:vendorExtensions>
    <actel-cc:displayName>DisplayPort Tx</actel-cc:displayName>
    <actel-cc:description>Display port transmitter.</actel-cc:description>
    <actel-cc:packageTimestamp>20201123174739</actel-cc:packageTimestamp>
    <actel-cc:type typeName="IP"/>
    <actel-cc:instantiateOnCreation value="false"/>
    <actel-cc:diveInPermission value="READ_WRITE"/>
    <actel-cc:categories categoryName="OS" style="hidden">
      <actel-cc:category name="PC">
      </actel-cc:category>
      <actel-cc:category name="Linux">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="min_libero_version" style="hidden">
      <actel-cc:category name="12.200">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Core Provider">
      <actel-cc:category name="Actel">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Functional Category">
      <actel-cc:category name="Solutions-Video">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Market Segment">
      <actel-cc:category name="Aerospace">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Temperature Grade">
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
      <actel-cc:category name="Commercial">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Product Family" style="checkbox">
      <actel-cc:category name="SmartFusion2">
      </actel-cc:category>
      <actel-cc:category name="IGLOO2">
      </actel-cc:category>
      <actel-cc:category name="PolarFire">
      </actel-cc:category>
      <actel-cc:category name="RTG4">
      </actel-cc:category>
      <actel-cc:category name="PolarFireSoC">
      </actel-cc:category>
    </actel-cc:categories>
  </spirit:vendorExtensions>
</spirit:component>
