<reference anchor="I-D.yong-pwe3-trill-o-pw">
  <front>
    <title>TRILL Over Pseudo Wires</title>
    <author fullname="Lucy Yong" initials="L." surname="Yong">
      <organization>Huawei Technologies</organization>
    </author>
    <author fullname="Donald E. Eastlake 3rd" initials="D. E." surname="Eastlake">
      <organization>Huawei Technologies</organization>
    </author>
    <author fullname="Sam Aldrin" initials="S." surname="Aldrin">
      <organization>Huawei Technologies</organization>
    </author>
    <author fullname="Jon Hudson" initials="J." surname="Hudson">
      <organization>Brocade</organization>
    </author>
    <date year="2013" month="February" day="18"/>
    <abstract>
      <t>This document describes ways to interconnect a pair of TRILL (Transparent Interconnection of Lots of Links) switch ports with two types of pseudo wires under existing TRILL and PWE3 (pseudowire Emulation End-to-End) standards.</t>
    </abstract>
  </front>
  <seriesInfo name="Internet-Draft" value="draft-yong-pwe3-trill-o-pw-00"/>
  <format type="TXT" target="https://www.ietf.org/archive/id/draft-yong-pwe3-trill-o-pw-00.txt"/>
</reference>