Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus PROC/F/PC_INT<31 : 2> on block top_level
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PROC/F/int_control/next_state<8 : 0> on
   block top_level is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus PROC/if_id/if_instruction_in<31 : 0> on
   block top_level is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus spu/core1/cmpr/bitsA<127 : 11> on block
   top_level is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus spu/core1/cmpr/bitsB<127 : 10> on block
   top_level is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus spu/core1/penc_out<3 : 1> on block
   top_level is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus spu/core1/zerospenc_out<3 : 1> on block
   top_level is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 131024 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design spart_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to spart_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2 : 0> on block
   spart_fifo is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file spart_fifo.edif ...
ngc2edif: Total memory usage is 106640 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design inst_mem.ngc ...
WARNING:NetListWriters:298 - No output is written to inst_mem.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file inst_mem.edif ...
ngc2edif: Total memory usage is 106640 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design data_mem.ngc ...
WARNING:NetListWriters:298 - No output is written to data_mem.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file data_mem.edif ...
ngc2edif: Total memory usage is 131024 kilobytes

