               ramulator.active_cycles_0              368665                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0              368665                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0              623841                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            0.032769                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0              368665                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0             1002337                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0              623841                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            0.032769                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0               74479                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0               74479                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0              112235                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.005895                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0               16693                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0               16693                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0               22794                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.001197                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1               19774                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1               19774                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1               30587                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.001607                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2               23000                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2               23000                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2               33204                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.001744                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3               18107                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3               18107                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3               25650                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.001347                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1              128357                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1              128357                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1              178622                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.009382                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0               36565                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0               36565                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0               46759                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.002456                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1               22909                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1               22909                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1               36598                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.001922                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2               36273                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2               36273                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2               46166                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.002425                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3               39831                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3               39831                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3               49099                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.002579                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2               89343                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2               89343                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2              136167                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.007152                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0               25740                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0               25740                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0               33338                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.001751                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1               27330                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1               27330                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1               39030                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.002050                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2               21316                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2               21316                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2               34268                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.001800                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3               18751                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3               18751                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3               29531                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.001551                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3              141735                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3              141735                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3              196817                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.010338                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0               36468                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0               36468                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0               47634                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.002502                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1               33330                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1               33330                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1               45776                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.002404                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2               39847                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2               39847                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2               54287                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.002852                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3               41380                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3               41380                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3               49120                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.002580                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0             1347968                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0              178752                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core               12948                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core               10494                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core                 413                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core               12102                                      # Number of row hits for read requests per channel per core
                                     [0]             12102.0                                      # 
ramulator.read_row_misses_channel_0_core                8802                                      # Number of row misses for read requests per channel per core
                                     [0]              8802.0                                      # 
ramulator.read_row_conflicts_channel_0_core                 158                                      # Number of row conflicts for read requests per channel per core
                                     [0]               158.0                                      # 
 ramulator.write_row_hits_channel_0_core                 846                                      # Number of row hits for write requests per channel per core
                                     [0]               846.0                                      # 
ramulator.write_row_misses_channel_0_core                1692                                      # Number of row misses for write requests per channel per core
                                     [0]              1692.0                                      # 
ramulator.write_row_conflicts_channel_0_core                 255                                      # Number of row conflicts for write requests per channel per core
                                     [0]               255.0                                      # 
      ramulator.useless_activates_0_core                  76                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           50.884674                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0             1071733                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            0.075880                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0             1444581                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            0.048566                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0              924581                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            0.027314                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0              520000                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits             12102.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]             12102.0                                      # 
            ramulator.record_read_misses              8802.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]              8802.0                                      # 
         ramulator.record_read_conflicts               158.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]               158.0                                      # 
             ramulator.record_write_hits               846.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]               846.0                                      # 
           ramulator.record_write_misses              1692.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]              1692.0                                      # 
        ramulator.record_write_conflicts               255.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]               255.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            19037798                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests               23855                                      # Number of incoming requests to DRAM
                 ramulator.read_requests               21062                                      # Number of incoming read requests to DRAM per core
                                     [0]             21062.0                                      # 
                ramulator.write_requests                2793                                      # Number of incoming write requests to DRAM per core
                                     [0]              2793.0                                      # 
       ramulator.ramulator_active_cycles              368665                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel             23855.0                                      # Number of incoming requests to each DRAM channel
                                     [0]             23855.0                                      # 
ramulator.incoming_read_reqs_per_channel             21062.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]             21062.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum             1444581                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum              924581                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum              520000                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            0.075880                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            0.048566                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            0.027314                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests             21062.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]             21062.0                                      # 
         ramulator.record_write_requests              2793.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]              2793.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles            50767462                                      # cpu cycle number
            ramulator.record_cycs_core_0            50767462                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0              408201                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000002                                      # cpu instruction number
