0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/Vivado/LR_1/LR_1.srcs/sources_1/new/m.v,1663936206,verilog,,C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/ip/design_1_mult_0_0/sim/design_1_mult_0_0.v,,mult,,,,,,,,
C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/ip/design_1_mult_0_0/sim/design_1_mult_0_0.v,1663936206,verilog,,C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/ip/design_1_mult_0_1/sim/design_1_mult_0_1.v,,design_1_mult_0_0,,,,,,,,
C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/ip/design_1_mult_0_1/sim/design_1_mult_0_1.v,1663936206,verilog,,C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/ip/design_1_mult_0_2/sim/design_1_mult_0_2.v,,design_1_mult_0_1,,,,,,,,
C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/ip/design_1_mult_0_2/sim/design_1_mult_0_2.v,1663936206,verilog,,C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,,design_1_mult_0_2,,,,,,,,
C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,1663936206,verilog,,C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/sim/design_1.v,,design_1_xlconcat_0_0,,,,,,,,
C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.ip_user_files/bd/design_1/sim/design_1.v,1663937024,verilog,,C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.srcs/sim_1/new/testbench.v,,design_1,,,,,,,,
C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.sim/sim_1/behav/xsim/glbl.v,1529022456,verilog,,,,glbl,,,,,,,,
C:/Users/GAD/Documents/Учеба/5 семестр/ПЛИС/Vivado/LR_1/LR_1.srcs/sim_1/new/testbench.v,1663936320,verilog,,,,testbench,,,,,,,,
