INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2017_11_22_FIFO_IP_Core/Design/IP_Core/FIFO/FIFO/sim/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2017_11_22_FIFO_IP_Core/Design/Code/FIFO_Control_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Control_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2017_11_22_FIFO_IP_Core/TestBeach/tb_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2017_11_22_FIFO_IP_Core/FIFO_IP.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
