==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1761-2 
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_expression_balance -off bfs 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off bfs/loop_queue 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off bfs/loop_neighbors 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block bfs queue 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1wnr -impl bram -latency -1 bfs queue 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block bfs edges 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type cyclic bfs level 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type cyclic bfs level_counts 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block bfs level_counts 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 bfs/loop_queue dummy 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric -latency -1 bfs/loop_neighbors e 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric -latency -1 bfs/loop_neighbors tmp_level 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file 'local_support.c' ... 
INFO: [HLS 200-10] Analyzing design file 'bfs.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.55 seconds. CPU system time: 0.93 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'level_counts' may not commute. Partition is applied first.
INFO: [HLS 214-248] Applying array_partition to 'queue': Block partitioning with factor 2 on dimension 1. (bfs.c:17:16)
INFO: [HLS 214-248] Applying array_partition to 'edges': Block partitioning with factor 2 on dimension 1. (bfs.c:16:0)
INFO: [HLS 214-248] Applying array_partition to 'level_counts': Cyclic partitioning with factor 2 on dimension 1. (bfs.c:16:0)
INFO: [HLS 214-241] Aggregating bram variable 'nodes' with compact=bit mode in 128-bits
INFO: [HLS 214-248] Applying array_reshape to 'level': Cyclic reshaping with factor 2 on dimension 1. (bfs.c:16:0)
INFO: [HLS 214-248] Applying array_reshape to 'level_counts_0': Block reshaping with factor 2 on dimension 1. (bfs.c:16:0)
INFO: [HLS 214-248] Applying array_reshape to 'level_counts_1': Block reshaping with factor 2 on dimension 1. (bfs.c:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.35 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.93 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] bfs.c:30: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'queue' (bfs.c:32:35)
INFO: [HLS 200-472] Inferring partial write operation for 'queue' (bfs.c:49:41)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bfs' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bfs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.223 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'queue' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'queue_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bfs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/nodes' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/edges_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/edges_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/starting_node' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/level' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/level_counts_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bfs/level_counts_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bfs' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_7_11_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bfs'.
INFO: [RTMG 210-278] Implementing memory 'bfs_queue_RAM_1WNR_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.231 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for bfs.
INFO: [VLOG 209-307] Generating Verilog RTL for bfs.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.12 seconds. CPU system time: 1.53 seconds. Elapsed time: 5.98 seconds; current allocated memory: 35.562 MB.
INFO: [HLS 200-1510] Running: config_export -vivado_impl_strategy Flow_Quick -vivado_synth_strategy Flow_RuntimeOptimized 
INFO: [HLS 200-1510]