#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x561823c325d0 .scope module, "flip_flop_tb" "flip_flop_tb" 2 1;
 .timescale 0 0;
v0x561823c4f100_0 .var "clk", 0 0;
v0x561823c4f1c0_0 .net "d_out", 0 0, v0x561823c4d740_0;  1 drivers
v0x561823c4f280_0 .net "dft_out", 0 0, v0x561823c4ea90_0;  1 drivers
v0x561823c4f3a0_0 .var "inp1", 0 0;
v0x561823c4f440_0 .var "inp2", 0 0;
v0x561823c4f580_0 .net "jk_out", 0 0, v0x561823c4ddc0_0;  1 drivers
v0x561823c4f620_0 .var "rst", 0 0;
v0x561823c4f750_0 .net "sr_out", 0 0, v0x561823c4e1f0_0;  1 drivers
v0x561823c4f7f0_0 .net "t_out", 0 0, v0x561823c1ded0_0;  1 drivers
S_0x561823c32760 .scope module, "U0" "t_flip_flop" 2 30, 3 1 0, S_0x561823c325d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "t";
    .port_info 3 /OUTPUT 1 "q";
v0x561823c1ddd0_0 .net "clk", 0 0, v0x561823c4f100_0;  1 drivers
v0x561823c1ded0_0 .var "q", 0 0;
v0x561823c1d4c0_0 .net "rst", 0 0, v0x561823c4f620_0;  1 drivers
v0x561823c1bc40_0 .net "t", 0 0, v0x561823c4f3a0_0;  1 drivers
E_0x561823c29b00/0 .event anyedge, v0x561823c1d4c0_0;
E_0x561823c29b00/1 .event posedge, v0x561823c1ddd0_0;
E_0x561823c29b00 .event/or E_0x561823c29b00/0, E_0x561823c29b00/1;
S_0x561823c4d4a0 .scope module, "U1" "d_flip_flop" 2 37, 4 1 0, S_0x561823c325d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /OUTPUT 1 "q";
v0x561823c1bd40_0 .net "clk", 0 0, v0x561823c4f100_0;  alias, 1 drivers
v0x561823c4d6a0_0 .net "data", 0 0, v0x561823c4f3a0_0;  alias, 1 drivers
v0x561823c4d740_0 .var "q", 0 0;
v0x561823c4d7e0_0 .net "rst", 0 0, v0x561823c4f620_0;  alias, 1 drivers
S_0x561823c4d8d0 .scope module, "U2" "jk_flip_flop" 2 44, 5 1 0, S_0x561823c325d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "q";
v0x561823c4db00_0 .net "clk", 0 0, v0x561823c4f100_0;  alias, 1 drivers
v0x561823c4dc10_0 .net "j", 0 0, v0x561823c4f3a0_0;  alias, 1 drivers
v0x561823c4dd20_0 .net "k", 0 0, v0x561823c4f440_0;  1 drivers
v0x561823c4ddc0_0 .var "q", 0 0;
E_0x561823c29fe0 .event posedge, v0x561823c1ddd0_0;
S_0x561823c4dee0 .scope module, "U3" "sr_flip_flop" 2 51, 6 1 0, S_0x561823c325d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
v0x561823c4e130_0 .net "clk", 0 0, v0x561823c4f100_0;  alias, 1 drivers
v0x561823c4e1f0_0 .var "q", 0 0;
v0x561823c4e2b0_0 .net "rst", 0 0, v0x561823c4f440_0;  alias, 1 drivers
v0x561823c4e3b0_0 .net "set", 0 0, v0x561823c4f3a0_0;  alias, 1 drivers
S_0x561823c4e4c0 .scope module, "U4" "d_from_t" 2 58, 7 1 0, S_0x561823c325d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "out";
L_0x561823c4f920 .functor XOR 1, v0x561823c4ea90_0, v0x561823c4f3a0_0, C4<0>, C4<0>;
v0x561823c4ed40_0 .net "clk", 0 0, v0x561823c4f100_0;  alias, 1 drivers
v0x561823c4ee00_0 .net "data", 0 0, v0x561823c4f3a0_0;  alias, 1 drivers
v0x561823c4eec0_0 .net "med0", 0 0, L_0x561823c4f920;  1 drivers
v0x561823c4ef90_0 .net "out", 0 0, v0x561823c4ea90_0;  alias, 1 drivers
v0x561823c4f060_0 .net "rst", 0 0, v0x561823c4f620_0;  alias, 1 drivers
S_0x561823c4e760 .scope module, "U0" "t_flip_flop" 7 9, 3 1 0, S_0x561823c4e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "t";
    .port_info 3 /OUTPUT 1 "q";
v0x561823c4e9d0_0 .net "clk", 0 0, v0x561823c4f100_0;  alias, 1 drivers
v0x561823c4ea90_0 .var "q", 0 0;
v0x561823c4eb50_0 .net "rst", 0 0, v0x561823c4f620_0;  alias, 1 drivers
v0x561823c4ec20_0 .net "t", 0 0, L_0x561823c4f920;  alias, 1 drivers
    .scope S_0x561823c32760;
T_0 ;
    %wait E_0x561823c29b00;
    %load/vec4 v0x561823c1d4c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x561823c1d4c0_0;
    %inv;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x561823c1bc40_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x561823c1ded0_0;
    %inv;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x561823c1ded0_0;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x561823c1ded0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561823c4d4a0;
T_1 ;
    %wait E_0x561823c29b00;
    %load/vec4 v0x561823c4d7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x561823c4d7e0_0;
    %inv;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x561823c4d6a0_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x561823c4d740_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561823c4d8d0;
T_2 ;
    %wait E_0x561823c29fe0;
    %load/vec4 v0x561823c4dc10_0;
    %load/vec4 v0x561823c4dd20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v0x561823c4ddc0_0;
    %store/vec4 v0x561823c4ddc0_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x561823c4ddc0_0;
    %store/vec4 v0x561823c4ddc0_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561823c4ddc0_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561823c4ddc0_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x561823c4ddc0_0;
    %inv;
    %store/vec4 v0x561823c4ddc0_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561823c4dee0;
T_3 ;
    %wait E_0x561823c29fe0;
    %load/vec4 v0x561823c4e3b0_0;
    %load/vec4 v0x561823c4e2b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %load/vec4 v0x561823c4e1f0_0;
    %store/vec4 v0x561823c4e1f0_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x561823c4e1f0_0;
    %store/vec4 v0x561823c4e1f0_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561823c4e1f0_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561823c4e1f0_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561823c4e1f0_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561823c4e760;
T_4 ;
    %wait E_0x561823c29b00;
    %load/vec4 v0x561823c4eb50_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x561823c4eb50_0;
    %inv;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x561823c4ec20_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x561823c4ea90_0;
    %inv;
    %jmp/1 T_4.3, 9;
T_4.2 ; End of true expr.
    %load/vec4 v0x561823c4ea90_0;
    %jmp/0 T_4.3, 9;
 ; End of false expr.
    %blend;
T_4.3;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x561823c4ea90_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561823c325d0;
T_5 ;
    %vpi_call 2 6 "$monitor", "Inputs=%b %b :: T=%b D=%b JK=%b SR=%b DfT=%b :: rst=%b", v0x561823c4f3a0_0, v0x561823c4f440_0, v0x561823c4f7f0_0, v0x561823c4f1c0_0, v0x561823c4f580_0, v0x561823c4f750_0, v0x561823c4f280_0, v0x561823c4f620_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x561823c4f440_0, 0, 1;
    %store/vec4 v0x561823c4f3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561823c4f620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561823c4f100_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561823c4f620_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x561823c4f440_0, 0, 1;
    %store/vec4 v0x561823c4f3a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x561823c4f440_0, 0, 1;
    %store/vec4 v0x561823c4f3a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x561823c4f440_0, 0, 1;
    %store/vec4 v0x561823c4f3a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x561823c4f440_0, 0, 1;
    %store/vec4 v0x561823c4f3a0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 17 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x561823c325d0;
T_6 ;
    %vpi_call 2 21 "$dumpfile", "flip_flops.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561823c325d0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x561823c325d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x561823c4f100_0;
    %inv;
    %store/vec4 v0x561823c4f100_0, 0, 1;
    %jmp T_7.0;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "flip_flop_tb.v";
    "t_flip_flop.v";
    "d_flip_flop.v";
    "jk_flip_flop.v";
    "sr_flip_flop.v";
    "d_from_t.v";
