// Seed: 1166726718
module module_0 (
    output wire id_0,
    input tri id_1,
    output wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wire id_5,
    output wor id_6
);
  assign id_0 = id_1;
  and (id_0, id_1, id_3, id_4);
  module_2();
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output wand  id_3,
    output uwire id_4,
    output wire  id_5
);
  wire id_7;
  module_0(
      id_3, id_1, id_5, id_2, id_2, id_3, id_5
  );
endmodule
module module_2;
  wire id_1;
  tri0 id_2;
  assign id_2 = id_2;
  assign id_2 = 0;
  tri1 id_3 = 1;
endmodule
