Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc3sd3400a-4-fg676

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "complex_multiplier.v" in library work
Compiling verilog file "complex_adder_subtractor.v" in library work
Module <complex_multiplier> compiled
Compiling verilog file "cpu.v" in library work
Module <complex_adder_subtractor> compiled
Module <cpu> compiled
No errors in compilation
Analysis of file <"cpu.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <cpu> in library <work> with parameters.
	N = "00000000000000000000000000001000"

Analyzing hierarchy for module <complex_adder_subtractor> in library <work> with parameters.
	N = "00000000000000000000000000001000"

Analyzing hierarchy for module <complex_multiplier> in library <work> with parameters.
	N = "00000000000000000000000000001000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <cpu>.
	N = 32'sb00000000000000000000000000001000
Module <cpu> is correct for synthesis.
 
Analyzing module <complex_adder_subtractor> in library <work>.
	N = 32'sb00000000000000000000000000001000
Module <complex_adder_subtractor> is correct for synthesis.
 
Analyzing module <complex_multiplier> in library <work>.
	N = 32'sb00000000000000000000000000001000
Module <complex_multiplier> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <complex_adder_subtractor>.
    Related source file is "complex_adder_subtractor.v".
    Found 8-bit addsub for signal <resultreal>.
    Found 8-bit addsub for signal <resultimaginary>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <complex_adder_subtractor> synthesized.


Synthesizing Unit <complex_multiplier>.
    Related source file is "complex_multiplier.v".
    Found 16-bit subtractor for signal <resultreal>.
    Found 16-bit adder for signal <resultimaginary>.
    Found 8x8-bit multiplier for signal <resultimaginary$mult0000> created at line 16.
    Found 8x8-bit multiplier for signal <resultimaginary$mult0001> created at line 16.
    Found 8x8-bit multiplier for signal <resultreal$mult0000> created at line 15.
    Found 8x8-bit multiplier for signal <resultreal$mult0001> created at line 15.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
Unit <complex_multiplier> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "cpu.v".
WARNING:Xst:1780 - Signal <operandreal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <operandimaginary> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <operand> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult_resultreal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult_resultimaginary> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mult_breal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <mult_bimaginary> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <mult_areal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <mult_aimaginary> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <ir> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adder_resultreal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adder_resultimaginary> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <adder_breal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <adder_bimaginary> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <adder_areal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <adder_aimaginary> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <adder_add_subtract_bar> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 5-bit register for signal <ram_raddr>.
    Found 1-bit register for signal <ram_w>.
    Found 5-bit register for signal <ram_waddr>.
    Found 8-bit register for signal <ram_wdata>.
    Found 5-bit subtractor for signal <old_sp_1$sub0000> created at line 94.
    Found 5-bit up counter for signal <pc>.
    Found 5-bit adder for signal <ram_raddr$addsub0000> created at line 96.
    Found 5-bit register for signal <sp>.
    Found 5-bit subtractor for signal <sp$addsub0000> created at line 101.
    Summary:
	inferred   1 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <cpu> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <cas> of the block <complex_adder_subtractor> are unconnected in block <cpu>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <cm> of the block <complex_multiplier> are unconnected in block <cpu>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 5-bit adder                                           : 3
 5-bit subtractor                                      : 2
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 1
 5-bit register                                        : 3
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 5-bit adder                                           : 3
 5-bit subtractor                                      : 2
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpu> ...
WARNING:Xst:1710 - FF/Latch <sp_0> (without init value) has a constant value of 1 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram_wdata_6> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_wdata_7> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram_wdata_6> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_wdata_7> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram_wdata_6> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_wdata_7> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram_wdata_6> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ram_wdata_7> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu.ngr
Top Level Output File Name         : cpu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 49
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 7
#      LUT2_L                      : 1
#      LUT3                        : 5
#      LUT3_L                      : 5
#      LUT4                        : 23
#      LUT4_L                      : 3
#      MUXF5                       : 1
# FlipFlops/Latches                : 26
#      FDCE                        : 5
#      FDE                         : 17
#      FDPE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 10
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd3400afg676-4 

 Number of Slices:                       24  out of  23872     0%  
 Number of Slice Flip Flops:             25  out of  47744     0%  
 Number of 4 input LUTs:                 47  out of  47744     0%  
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    469     6%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset_inv(reset_inv1_INV_0:O)      | NONE(pc_0)             | 9     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.733ns (Maximum Frequency: 267.881MHz)
   Minimum input arrival time before clock: 5.863ns
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.733ns (frequency: 267.881MHz)
  Total number of paths / destination ports: 57 / 25
-------------------------------------------------------------------------
Delay:               3.733ns (Levels of Logic = 3)
  Source:            sp_1 (FF)
  Destination:       ram_raddr_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sp_1 to ram_raddr_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             9   0.591   0.900  sp_1 (sp_1)
     LUT2:I1->O            1   0.643   0.423  Madd__old_sp_3_Madd_cy<2>11 (Madd__old_sp_3_Madd_cy<2>)
     LUT4:I3->O            1   0.648   0.000  ram_raddr_mux0000<3>1 (ram_raddr_mux0000<3>1)
     MUXF5:I1->O           1   0.276   0.000  ram_raddr_mux0000<3>_f5 (ram_raddr_mux0000<3>)
     FDE:D                     0.252          ram_raddr_3
    ----------------------------------------
    Total                      3.733ns (2.410ns logic, 1.323ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 136 / 46
-------------------------------------------------------------------------
Offset:              5.863ns (Levels of Logic = 5)
  Source:            ram_rdata<2> (PAD)
  Destination:       ram_raddr_4 (FF)
  Destination Clock: clk rising

  Data Path: ram_rdata<2> to ram_raddr_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.730  ram_rdata_2_IBUF (Madd_ram_raddr_addsub0000_lut<2>)
     LUT3:I0->O            2   0.648   0.450  Madd_ram_raddr_addsub0000_cy<2>11 (Madd_ram_raddr_addsub0000_cy<2>)
     LUT4:I3->O            1   0.648   0.500  ram_raddr_mux0000<4>31 (ram_raddr_mux0000<4>31)
     LUT3:I1->O            1   0.643   0.500  ram_raddr_mux0000<4>47_SW0 (N14)
     LUT4:I1->O            1   0.643   0.000  ram_raddr_mux0000<4>57 (ram_raddr_mux0000<4>)
     FDE:D                     0.252          ram_raddr_4
    ----------------------------------------
    Total                      5.863ns (3.683ns logic, 2.180ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 1)
  Source:            ram_wdata_5 (FF)
  Destination:       ram_wdata<5> (PAD)
  Source Clock:      clk rising

  Data Path: ram_wdata_5 to ram_wdata<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  ram_wdata_5 (ram_wdata_5)
     OBUF:I->O                 4.520          ram_wdata_5_OBUF (ram_wdata<5>)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.17 secs
 
--> 

Total memory usage is 4514000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    1 (   0 filtered)

