<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/timo/Verilog/8sc_tang_nano_20k/src/alu.v<br>
/home/timo/Verilog/8sc_tang_nano_20k/src/d_register.v<br>
/home/timo/Verilog/8sc_tang_nano_20k/src/d_flipflop.v<br>
/home/timo/Verilog/8sc_tang_nano_20k/src/register_file.v<br>
/home/timo/Verilog/8sc_tang_nano_20k/src/negator.v<br>
/home/timo/Verilog/8sc_tang_nano_20k/src/control_unit.v<br>
/home/timo/Verilog/8sc_tang_nano_20k/src/instruction_rom.v<br>
/home/timo/Verilog/8sc_tang_nano_20k/src/memory.v<br>
/home/timo/Verilog/8sc_tang_nano_20k/src/top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri May  9 22:31:09 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.128s, Elapsed time = 0h 0m 0.119s, Peak memory usage = 582.582MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.036s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 582.582MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.011s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 582.582MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.018s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 582.582MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.174s, Elapsed time = 0h 0m 0.173s, Peak memory usage = 582.582MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.005s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 582.582MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.009s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 582.582MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.006s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 582.582MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.27s, Elapsed time = 0h 0m 0.269s, Peak memory usage = 582.582MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.032s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 582.582MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.035s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 582.582MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 33s, Elapsed time = 0h 0m 33s, Peak memory usage = 582.582MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.195s, Elapsed time = 0h 0m 0.194s, Peak memory usage = 582.582MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.193s, Elapsed time = 0h 0m 0.19s, Peak memory usage = 582.582MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 34s, Elapsed time = 0h 0m 34s, Peak memory usage = 582.582MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2079</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>2061</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3924</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>291</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>227</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3406</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>3937(3925 LUT, 12 ALU) / 20736</td>
<td>19%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2079 / 15750</td>
<td>14%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2079 / 15750</td>
<td>14%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>79.033(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>registers/data[0]_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>registers/data[2]_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>registers/data[0]_0_s4/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>registers/data[0]_0_s4/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_data_0_s1/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>w_data_0_s1/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_data_0_s0/I2</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>w_data_0_s0/F</td>
</tr>
<tr>
<td>3.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/read2_Z_0_s0/I0</td>
</tr>
<tr>
<td>3.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>registers/read2_Z_0_s0/F</td>
</tr>
<tr>
<td>4.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/read2_Z_0_s13/I0</td>
</tr>
<tr>
<td>4.530</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>966</td>
<td>registers/read2_Z_0_s13/F</td>
</tr>
<tr>
<td>5.004</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s449/I2</td>
</tr>
<tr>
<td>5.457</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s449/F</td>
</tr>
<tr>
<td>5.931</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s447/I3</td>
</tr>
<tr>
<td>6.302</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s447/F</td>
</tr>
<tr>
<td>6.776</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s396/I0</td>
</tr>
<tr>
<td>7.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s396/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s333/I3</td>
</tr>
<tr>
<td>8.138</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s333/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s492/I1</td>
</tr>
<tr>
<td>9.167</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s492/F</td>
</tr>
<tr>
<td>9.641</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s476/I1</td>
</tr>
<tr>
<td>9.744</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s476/O</td>
</tr>
<tr>
<td>10.218</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s468/I1</td>
</tr>
<tr>
<td>10.321</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s468/O</td>
</tr>
<tr>
<td>10.795</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s464/I1</td>
</tr>
<tr>
<td>10.898</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s464/O</td>
</tr>
<tr>
<td>11.372</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s257/I1</td>
</tr>
<tr>
<td>11.475</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n17_s257/O</td>
</tr>
<tr>
<td>11.949</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/data[2]_3_s6/I1</td>
</tr>
<tr>
<td>12.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>registers/data[2]_3_s6/F</td>
</tr>
<tr>
<td>12.978</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/data[2]_3_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>registers/data[2]_3_s2/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>registers/data[2]_3_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.276, 41.813%; route: 7.110, 56.348%; tC2Q: 0.232, 1.839%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>registers/data[0]_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>registers/data[2]_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>registers/data[0]_0_s4/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>registers/data[0]_0_s4/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_data_0_s1/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>w_data_0_s1/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_data_0_s0/I2</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>w_data_0_s0/F</td>
</tr>
<tr>
<td>3.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/read2_Z_0_s0/I0</td>
</tr>
<tr>
<td>3.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>registers/read2_Z_0_s0/F</td>
</tr>
<tr>
<td>4.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/read2_Z_0_s13/I0</td>
</tr>
<tr>
<td>4.530</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>966</td>
<td>registers/read2_Z_0_s13/F</td>
</tr>
<tr>
<td>5.004</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s447/I2</td>
</tr>
<tr>
<td>5.457</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s447/F</td>
</tr>
<tr>
<td>5.931</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s445/I3</td>
</tr>
<tr>
<td>6.302</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s445/F</td>
</tr>
<tr>
<td>6.776</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s381/I1</td>
</tr>
<tr>
<td>7.331</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s381/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s318/I3</td>
</tr>
<tr>
<td>8.176</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s318/F</td>
</tr>
<tr>
<td>8.650</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s477/I0</td>
</tr>
<tr>
<td>9.167</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s477/F</td>
</tr>
<tr>
<td>9.641</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s461/I1</td>
</tr>
<tr>
<td>9.744</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s461/O</td>
</tr>
<tr>
<td>10.218</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s453/I1</td>
</tr>
<tr>
<td>10.321</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s453/O</td>
</tr>
<tr>
<td>10.795</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s449/I1</td>
</tr>
<tr>
<td>10.898</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s449/O</td>
</tr>
<tr>
<td>11.372</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s257/I1</td>
</tr>
<tr>
<td>11.475</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n13_s257/O</td>
</tr>
<tr>
<td>11.949</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/data[2]_7_s6/I1</td>
</tr>
<tr>
<td>12.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>registers/data[2]_7_s6/F</td>
</tr>
<tr>
<td>12.978</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/data[2]_7_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>registers/data[2]_7_s2/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>registers/data[2]_7_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.276, 41.813%; route: 7.110, 56.348%; tC2Q: 0.232, 1.839%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>registers/data[0]_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>registers/data[2]_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>registers/data[0]_0_s4/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>registers/data[0]_0_s4/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_data_0_s1/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>w_data_0_s1/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_data_0_s0/I2</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>w_data_0_s0/F</td>
</tr>
<tr>
<td>3.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/read2_Z_0_s0/I0</td>
</tr>
<tr>
<td>3.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>registers/read2_Z_0_s0/F</td>
</tr>
<tr>
<td>4.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/read2_Z_0_s13/I0</td>
</tr>
<tr>
<td>4.530</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>966</td>
<td>registers/read2_Z_0_s13/F</td>
</tr>
<tr>
<td>5.004</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s447/I2</td>
</tr>
<tr>
<td>5.457</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s447/F</td>
</tr>
<tr>
<td>5.931</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s445/I3</td>
</tr>
<tr>
<td>6.302</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s445/F</td>
</tr>
<tr>
<td>6.776</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s381/I1</td>
</tr>
<tr>
<td>7.331</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s381/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s318/I3</td>
</tr>
<tr>
<td>8.176</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s318/F</td>
</tr>
<tr>
<td>8.650</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s477/I0</td>
</tr>
<tr>
<td>9.167</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s477/F</td>
</tr>
<tr>
<td>9.641</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s461/I1</td>
</tr>
<tr>
<td>9.744</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s461/O</td>
</tr>
<tr>
<td>10.218</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s453/I1</td>
</tr>
<tr>
<td>10.321</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s453/O</td>
</tr>
<tr>
<td>10.795</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s449/I1</td>
</tr>
<tr>
<td>10.898</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s449/O</td>
</tr>
<tr>
<td>11.372</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s257/I1</td>
</tr>
<tr>
<td>11.475</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n14_s257/O</td>
</tr>
<tr>
<td>11.949</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/data[2]_6_s6/I1</td>
</tr>
<tr>
<td>12.504</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>registers/data[2]_6_s6/F</td>
</tr>
<tr>
<td>12.978</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/data[2]_6_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>registers/data[2]_6_s2/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>registers/data[2]_6_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.276, 41.813%; route: 7.110, 56.348%; tC2Q: 0.232, 1.839%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>registers/data[0]_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>registers/data[2]_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>registers/data[0]_0_s4/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>registers/data[0]_0_s4/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_data_0_s1/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>w_data_0_s1/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_data_0_s0/I2</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>w_data_0_s0/F</td>
</tr>
<tr>
<td>3.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/read2_Z_0_s0/I0</td>
</tr>
<tr>
<td>3.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>registers/read2_Z_0_s0/F</td>
</tr>
<tr>
<td>4.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/read2_Z_0_s13/I0</td>
</tr>
<tr>
<td>4.530</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>966</td>
<td>registers/read2_Z_0_s13/F</td>
</tr>
<tr>
<td>5.004</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s446/I2</td>
</tr>
<tr>
<td>5.457</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s446/F</td>
</tr>
<tr>
<td>5.931</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s444/I3</td>
</tr>
<tr>
<td>6.302</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s444/F</td>
</tr>
<tr>
<td>6.776</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s381/I0</td>
</tr>
<tr>
<td>7.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s381/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s318/I3</td>
</tr>
<tr>
<td>8.138</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s318/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s477/I0</td>
</tr>
<tr>
<td>9.129</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s477/F</td>
</tr>
<tr>
<td>9.603</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s461/I1</td>
</tr>
<tr>
<td>9.706</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s461/O</td>
</tr>
<tr>
<td>10.180</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s453/I1</td>
</tr>
<tr>
<td>10.283</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s453/O</td>
</tr>
<tr>
<td>10.757</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s449/I1</td>
</tr>
<tr>
<td>10.860</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s449/O</td>
</tr>
<tr>
<td>11.334</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s257/I1</td>
</tr>
<tr>
<td>11.437</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n15_s257/O</td>
</tr>
<tr>
<td>11.911</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/data[2]_5_s6/I1</td>
</tr>
<tr>
<td>12.466</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>registers/data[2]_5_s6/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/data[2]_5_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>registers/data[2]_5_s2/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>registers/data[2]_5_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.238, 41.638%; route: 7.110, 56.518%; tC2Q: 0.232, 1.844%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>registers/data[0]_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>registers/data[2]_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>registers/data[0]_0_s4/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>registers/data[0]_0_s4/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_data_0_s1/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>w_data_0_s1/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_data_0_s0/I2</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>w_data_0_s0/F</td>
</tr>
<tr>
<td>3.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/read2_Z_0_s0/I0</td>
</tr>
<tr>
<td>3.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>registers/read2_Z_0_s0/F</td>
</tr>
<tr>
<td>4.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/read2_Z_0_s13/I0</td>
</tr>
<tr>
<td>4.530</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>966</td>
<td>registers/read2_Z_0_s13/F</td>
</tr>
<tr>
<td>5.004</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s447/I2</td>
</tr>
<tr>
<td>5.457</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s447/F</td>
</tr>
<tr>
<td>5.931</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s445/I3</td>
</tr>
<tr>
<td>6.302</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s445/F</td>
</tr>
<tr>
<td>6.776</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s396/I0</td>
</tr>
<tr>
<td>7.293</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s396/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s333/I3</td>
</tr>
<tr>
<td>8.138</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s333/F</td>
</tr>
<tr>
<td>8.612</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s492/I0</td>
</tr>
<tr>
<td>9.129</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s492/F</td>
</tr>
<tr>
<td>9.603</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s476/I1</td>
</tr>
<tr>
<td>9.706</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s476/O</td>
</tr>
<tr>
<td>10.180</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s468/I1</td>
</tr>
<tr>
<td>10.283</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s468/O</td>
</tr>
<tr>
<td>10.757</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s464/I1</td>
</tr>
<tr>
<td>10.860</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s464/O</td>
</tr>
<tr>
<td>11.334</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s257/I1</td>
</tr>
<tr>
<td>11.437</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>data_memory/n18_s257/O</td>
</tr>
<tr>
<td>11.911</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/data[2]_2_s6/I1</td>
</tr>
<tr>
<td>12.466</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>registers/data[2]_2_s6/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>registers/data[2]_2_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2079</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>registers/data[2]_2_s2/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>registers/data[2]_2_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.238, 41.638%; route: 7.110, 56.518%; tC2Q: 0.232, 1.844%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
