;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/03/2024 12:01:53
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF3D  	GOTO        122
_interrupt:
;LFC_P5B.c,3 :: 		void interrupt()
;LFC_P5B.c,5 :: 		if(!q)
0x0008	0x5215      	MOVF        _q, 1 
0x000A	0xE10B      	BNZ         L_interrupt0
;LFC_P5B.c,7 :: 		if(!PORTA.B0)
0x000C	0xB080      	BTFSC       PORTA, 0 
0x000E	0xD003      	BRA         L_interrupt1
;LFC_P5B.c,9 :: 		PORTA.B5=0;
0x0010	0x9A80      	BCF         PORTA, 5 
;LFC_P5B.c,10 :: 		q=0;
0x0012	0x6A15      	CLRF        _q 
;LFC_P5B.c,11 :: 		}else if (PORTA.B0)
0x0014	0xD005      	BRA         L_interrupt2
L_interrupt1:
0x0016	0xA080      	BTFSS       PORTA, 0 
0x0018	0xD003      	BRA         L_interrupt3
;LFC_P5B.c,13 :: 		PORTA.B5=0;
0x001A	0x9A80      	BCF         PORTA, 5 
;LFC_P5B.c,14 :: 		q=1;
0x001C	0x0E01      	MOVLW       1
0x001E	0x6E15      	MOVWF       _q 
;LFC_P5B.c,15 :: 		}
L_interrupt3:
L_interrupt2:
;LFC_P5B.c,16 :: 		} else if(q)
0x0020	0xD02A      	BRA         L_interrupt4
L_interrupt0:
0x0022	0x5215      	MOVF        _q, 1 
0x0024	0xE00C      	BZ          L_interrupt5
;LFC_P5B.c,18 :: 		if(!PORTA.B0)
0x0026	0xB080      	BTFSC       PORTA, 0 
0x0028	0xD004      	BRA         L_interrupt6
;LFC_P5B.c,20 :: 		PORTA.B5=1;
0x002A	0x8A80      	BSF         PORTA, 5 
;LFC_P5B.c,21 :: 		q=2;
0x002C	0x0E02      	MOVLW       2
0x002E	0x6E15      	MOVWF       _q 
;LFC_P5B.c,22 :: 		}else if (PORTA.B0)
0x0030	0xD005      	BRA         L_interrupt7
L_interrupt6:
0x0032	0xA080      	BTFSS       PORTA, 0 
0x0034	0xD003      	BRA         L_interrupt8
;LFC_P5B.c,24 :: 		PORTA.B5=0;
0x0036	0x9A80      	BCF         PORTA, 5 
;LFC_P5B.c,25 :: 		q=1;
0x0038	0x0E01      	MOVLW       1
0x003A	0x6E15      	MOVWF       _q 
;LFC_P5B.c,26 :: 		}
L_interrupt8:
L_interrupt7:
;LFC_P5B.c,27 :: 		} else if(q==2)
0x003C	0xD01C      	BRA         L_interrupt9
L_interrupt5:
0x003E	0x5015      	MOVF        _q, 0 
0x0040	0x0A02      	XORLW       2
0x0042	0xE10C      	BNZ         L_interrupt10
;LFC_P5B.c,29 :: 		if(!PORTA.B0)
0x0044	0xB080      	BTFSC       PORTA, 0 
0x0046	0xD004      	BRA         L_interrupt11
;LFC_P5B.c,31 :: 		PORTA.B5=1;
0x0048	0x8A80      	BSF         PORTA, 5 
;LFC_P5B.c,32 :: 		q=2;
0x004A	0x0E02      	MOVLW       2
0x004C	0x6E15      	MOVWF       _q 
;LFC_P5B.c,33 :: 		}else if (PORTA.B0)
0x004E	0xD005      	BRA         L_interrupt12
L_interrupt11:
0x0050	0xA080      	BTFSS       PORTA, 0 
0x0052	0xD003      	BRA         L_interrupt13
;LFC_P5B.c,35 :: 		PORTA.B5=1;
0x0054	0x8A80      	BSF         PORTA, 5 
;LFC_P5B.c,36 :: 		q=3;
0x0056	0x0E03      	MOVLW       3
0x0058	0x6E15      	MOVWF       _q 
;LFC_P5B.c,37 :: 		}
L_interrupt13:
L_interrupt12:
;LFC_P5B.c,38 :: 		} else if(q==3)
0x005A	0xD00D      	BRA         L_interrupt14
L_interrupt10:
0x005C	0x5015      	MOVF        _q, 0 
0x005E	0x0A03      	XORLW       3
0x0060	0xE10A      	BNZ         L_interrupt15
;LFC_P5B.c,40 :: 		if(!PORTA.B0)
0x0062	0xB080      	BTFSC       PORTA, 0 
0x0064	0xD003      	BRA         L_interrupt16
;LFC_P5B.c,42 :: 		PORTA.B5=0;
0x0066	0x9A80      	BCF         PORTA, 5 
;LFC_P5B.c,43 :: 		q=0;
0x0068	0x6A15      	CLRF        _q 
;LFC_P5B.c,44 :: 		}else if (PORTA.B0)
0x006A	0xD005      	BRA         L_interrupt17
L_interrupt16:
0x006C	0xA080      	BTFSS       PORTA, 0 
0x006E	0xD003      	BRA         L_interrupt18
;LFC_P5B.c,46 :: 		PORTA.B5=1;
0x0070	0x8A80      	BSF         PORTA, 5 
;LFC_P5B.c,47 :: 		q=3;
0x0072	0x0E03      	MOVLW       3
0x0074	0x6E15      	MOVWF       _q 
;LFC_P5B.c,48 :: 		}
L_interrupt18:
L_interrupt17:
;LFC_P5B.c,49 :: 		}
L_interrupt15:
L_interrupt14:
L_interrupt9:
L_interrupt4:
;LFC_P5B.c,51 :: 		INTCON.TMR0IF = 0;
0x0076	0x94F2      	BCF         INTCON, 2 
;LFC_P5B.c,52 :: 		}
L_end_interrupt:
L__interrupt22:
0x0078	0x0011      	RETFIE      1
; end of _interrupt
_main:
;LFC_P5B.c,54 :: 		void main()
;LFC_P5B.c,57 :: 		ADCON1 = 0x07;
0x007A	0x0E07      	MOVLW       7
0x007C	0x6EC1      	MOVWF       ADCON1 
;LFC_P5B.c,59 :: 		TRISA.B0 = 1;
0x007E	0x8092      	BSF         TRISA, 0 
;LFC_P5B.c,60 :: 		TRISA.B5 = 0;
0x0080	0x9A92      	BCF         TRISA, 5 
;LFC_P5B.c,62 :: 		PORTA.B5=0;
0x0082	0x9A80      	BCF         PORTA, 5 
;LFC_P5B.c,63 :: 		q=0;
0x0084	0x6A15      	CLRF        _q 
;LFC_P5B.c,65 :: 		T0CON = 0x81; //Prescaler = 4
0x0086	0x0E81      	MOVLW       129
0x0088	0x6ED5      	MOVWF       T0CON 
;LFC_P5B.c,67 :: 		INTCON.TMR0IF = 0; // se pone el flag a 0
0x008A	0x94F2      	BCF         INTCON, 2 
;LFC_P5B.c,68 :: 		INTCON.TMR0IE = 1; // se habilita la interrupción del Timer 0
0x008C	0x8AF2      	BSF         INTCON, 5 
;LFC_P5B.c,69 :: 		INTCON.GIE = 1; // se habilitan las interrupciones en general
0x008E	0x8EF2      	BSF         INTCON, 7 
;LFC_P5B.c,73 :: 		TMR0H = (15536 >> 8);
0x0090	0x0E3C      	MOVLW       60
0x0092	0x6ED7      	MOVWF       TMR0H 
;LFC_P5B.c,74 :: 		TMR0L = 15536;
0x0094	0x0EB0      	MOVLW       176
0x0096	0x6ED6      	MOVWF       TMR0L 
;LFC_P5B.c,76 :: 		while (1);
L_main19:
0x0098	0xD7FF      	BRA         L_main19
;LFC_P5B.c,77 :: 		}
L_end_main:
0x009A	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008     [114]    _interrupt
0x007A      [34]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [1]    _q
0x0F80       [1]    PORTA
0x0F92       [1]    TRISA
0x0FC1       [1]    ADCON1
0x0FD5       [1]    T0CON
0x0FD6       [1]    TMR0L
0x0FD7       [1]    TMR0H
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
