// Seed: 2597368343
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_6
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = 1 == id_5;
  assign module_1.type_4 = 0;
endmodule
module module_0 (
    input uwire id_0,
    input tri1 id_1
    , id_19,
    output tri0 id_2,
    input supply0 id_3,
    input tri id_4,
    input wand id_5,
    input tri1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri id_9,
    input wand id_10,
    input uwire id_11,
    input tri id_12,
    output wor id_13,
    input supply1 id_14,
    output supply1 id_15,
    input wire id_16,
    input wor id_17
);
  specify
    if (id_16) (id_20 => id_21) = (module_1 : id_3  : id_5, 1'b0);
    (id_22 => id_23) = (id_4, id_14);
  endspecify
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
endmodule
