// Seed: 1644647353
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_6 = 0;
endmodule
macromodule module_1 (
    output wand  id_0,
    output tri   id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  wire  id_5,
    output tri0  id_6,
    input  wand  id_7,
    output wand  id_8,
    input  tri   id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  wire id_12 = id_11;
  id_13(
      .id_0(id_3),
      .id_1({id_5{1}}),
      .id_2(id_3),
      .id_3(-1),
      .id_4(1'b0),
      .id_5("" <-> 1'b0 - 1),
      .id_6(-1),
      .id_7(-1),
      .id_8(-1)
  );
endmodule
