 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: O-2018.06-SP4
Date   : Sun Dec 20 18:20:47 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p75v125c   Library: saed32hvt_ss0p75v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  6.64%

  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe1/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.01 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)                       0.20       0.21 r
  ctl_u/U84/Y (NAND2X0_LVT)                               0.12 *     0.33 f
  ctl_u/U79/Y (INVX0_LVT)                                 0.09 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                               0.10 *     0.53 f
  ctl_u/U48/Y (INVX0_LVT)                                 0.09 *     0.61 r
  ctl_u/U17/Y (AND4X1_LVT)                                0.17 *     0.79 r
  ctl_u/NewDist[15] (control)                             0.00       0.79 r
  U6/Y (NBUFFX2_HVT)                                      0.43 *     1.22 r
  U7/Y (INVX0_HVT)                                        1.05 *     2.27 f
  pe1/IN1 (PE_14)                                         0.00       2.27 f
  pe1/U49/Y (NAND2X0_LVT)                                 0.26 *     2.53 r
  pe1/Accumulate_reg[7]/SETB (DFFSSRX1_HVT)               0.00 *     2.53 r
  data arrival time                                                  2.53

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (propagated)                        0.00       3.49
  pe1/Accumulate_reg[7]/CLK (DFFSSRX1_HVT)                0.00       3.49 r
  library setup time                                     -0.66       2.83
  data required time                                                 2.83
  --------------------------------------------------------------------------
  data required time                                                 2.83
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe8/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.01 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)        0.20       0.21 r
  ctl_u/U84/Y (NAND2X0_LVT)                0.12 *     0.33 f
  ctl_u/U79/Y (INVX0_LVT)                  0.09 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                0.10 *     0.53 f
  ctl_u/U48/Y (INVX0_LVT)                  0.09 *     0.61 r
  ctl_u/U17/Y (AND4X1_LVT)                 0.17 *     0.79 r
  ctl_u/NewDist[15] (control)              0.00       0.79 r
  U6/Y (NBUFFX2_HVT)                       0.43 *     1.22 r
  U7/Y (INVX0_HVT)                         1.05 *     2.27 f
  pe8/newDist (PE_7)                       0.00       2.27 f
  pe8/U13/Y (AND2X1_HVT)                   0.66 *     2.93 f
  pe8/U25/Y (OR2X1_LVT)                    0.13 *     3.05 f
  pe8/Accumulate_reg[6]/D (DFFX1_LVT)      0.00 *     3.05 f
  data arrival time                                   3.05

  clock ideal_clock1 (rise edge)           3.49       3.49
  clock network delay (propagated)         0.01       3.49
  pe8/Accumulate_reg[6]/CLK (DFFX1_LVT)
                                           0.00       3.49 r
  library setup time                      -0.09       3.41
  data required time                                  3.41
  -----------------------------------------------------------
  data required time                                  3.41
  data arrival time                                  -3.05
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe8/Accumulate_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.01 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)        0.20       0.21 r
  ctl_u/U84/Y (NAND2X0_LVT)                0.12 *     0.33 f
  ctl_u/U79/Y (INVX0_LVT)                  0.09 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                0.10 *     0.53 f
  ctl_u/U48/Y (INVX0_LVT)                  0.09 *     0.61 r
  ctl_u/U17/Y (AND4X1_LVT)                 0.17 *     0.79 r
  ctl_u/NewDist[15] (control)              0.00       0.79 r
  U6/Y (NBUFFX2_HVT)                       0.43 *     1.22 r
  U7/Y (INVX0_HVT)                         1.05 *     2.27 f
  pe8/newDist (PE_7)                       0.00       2.27 f
  pe8/U13/Y (AND2X1_HVT)                   0.66 *     2.93 f
  pe8/U28/Y (OR2X1_LVT)                    0.13 *     3.05 f
  pe8/Accumulate_reg[0]/D (DFFX1_LVT)      0.00 *     3.05 f
  data arrival time                                   3.05

  clock ideal_clock1 (rise edge)           3.49       3.49
  clock network delay (propagated)         0.01       3.50
  pe8/Accumulate_reg[0]/CLK (DFFX1_LVT)
                                           0.00       3.50 r
  library setup time                      -0.08       3.42
  data required time                                  3.42
  -----------------------------------------------------------
  data required time                                  3.42
  data arrival time                                  -3.05
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe8/Accumulate_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.01 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)        0.20       0.21 r
  ctl_u/U84/Y (NAND2X0_LVT)                0.12 *     0.33 f
  ctl_u/U79/Y (INVX0_LVT)                  0.09 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                0.10 *     0.53 f
  ctl_u/U48/Y (INVX0_LVT)                  0.09 *     0.61 r
  ctl_u/U17/Y (AND4X1_LVT)                 0.17 *     0.79 r
  ctl_u/NewDist[15] (control)              0.00       0.79 r
  U6/Y (NBUFFX2_HVT)                       0.43 *     1.22 r
  U7/Y (INVX0_HVT)                         1.05 *     2.27 f
  pe8/newDist (PE_7)                       0.00       2.27 f
  pe8/U13/Y (AND2X1_HVT)                   0.66 *     2.93 f
  pe8/U7/Y (OR2X1_LVT)                     0.12 *     3.05 f
  pe8/Accumulate_reg[4]/D (DFFX1_LVT)      0.00 *     3.05 f
  data arrival time                                   3.05

  clock ideal_clock1 (rise edge)           3.49       3.49
  clock network delay (propagated)         0.01       3.50
  pe8/Accumulate_reg[4]/CLK (DFFX1_LVT)
                                           0.00       3.50 r
  library setup time                      -0.08       3.42
  data required time                                  3.42
  -----------------------------------------------------------
  data required time                                  3.42
  data arrival time                                  -3.05
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe0/Accumulate_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.01 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)        0.20       0.21 r
  ctl_u/U84/Y (NAND2X0_LVT)                0.12 *     0.33 f
  ctl_u/U79/Y (INVX0_LVT)                  0.09 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                0.10 *     0.53 f
  ctl_u/U48/Y (INVX0_LVT)                  0.09 *     0.61 r
  ctl_u/U17/Y (AND4X1_LVT)                 0.17 *     0.79 r
  ctl_u/NewDist[15] (control)              0.00       0.79 r
  U6/Y (NBUFFX2_HVT)                       0.43 *     1.22 r
  U7/Y (INVX0_HVT)                         1.05 *     2.27 f
  pe0/IN0 (PE_15)                          0.00       2.27 f
  pe0/U13/Y (AND2X1_HVT)                   0.62 *     2.89 f
  pe0/U22/Y (OR2X1_LVT)                    0.12 *     3.01 f
  pe0/Accumulate_reg[0]/D (DFFX1_LVT)      0.00 *     3.01 f
  data arrival time                                   3.01

  clock ideal_clock1 (rise edge)           3.49       3.49
  clock network delay (propagated)         0.01       3.49
  pe0/Accumulate_reg[0]/CLK (DFFX1_LVT)
                                           0.00       3.49 r
  library setup time                      -0.09       3.41
  data required time                                  3.41
  -----------------------------------------------------------
  data required time                                  3.41
  data arrival time                                  -3.01
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe0/Accumulate_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.01 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)        0.20       0.21 r
  ctl_u/U84/Y (NAND2X0_LVT)                0.12 *     0.33 f
  ctl_u/U79/Y (INVX0_LVT)                  0.09 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                0.10 *     0.53 f
  ctl_u/U48/Y (INVX0_LVT)                  0.09 *     0.61 r
  ctl_u/U17/Y (AND4X1_LVT)                 0.17 *     0.79 r
  ctl_u/NewDist[15] (control)              0.00       0.79 r
  U6/Y (NBUFFX2_HVT)                       0.43 *     1.22 r
  U7/Y (INVX0_HVT)                         1.05 *     2.27 f
  pe0/IN0 (PE_15)                          0.00       2.27 f
  pe0/U13/Y (AND2X1_HVT)                   0.62 *     2.89 f
  pe0/U27/Y (OR2X1_LVT)                    0.12 *     3.01 f
  pe0/Accumulate_reg[3]/D (DFFX1_LVT)      0.00 *     3.01 f
  data arrival time                                   3.01

  clock ideal_clock1 (rise edge)           3.49       3.49
  clock network delay (propagated)         0.01       3.49
  pe0/Accumulate_reg[3]/CLK (DFFX1_LVT)
                                           0.00       3.49 r
  library setup time                      -0.09       3.41
  data required time                                  3.41
  -----------------------------------------------------------
  data required time                                  3.41
  data arrival time                                  -3.01
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe5/Accumulate_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.01 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)        0.20       0.21 r
  ctl_u/U84/Y (NAND2X0_LVT)                0.12 *     0.33 f
  ctl_u/U79/Y (INVX0_LVT)                  0.09 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                0.10 *     0.53 f
  ctl_u/U48/Y (INVX0_LVT)                  0.09 *     0.61 r
  ctl_u/U17/Y (AND4X1_LVT)                 0.17 *     0.79 r
  ctl_u/NewDist[15] (control)              0.00       0.79 r
  U6/Y (NBUFFX2_HVT)                       0.43 *     1.22 r
  U7/Y (INVX0_HVT)                         1.05 *     2.27 f
  pe5/IN0 (PE_10)                          0.00       2.27 f
  pe5/U4/Y (AND2X1_HVT)                    0.61 *     2.88 f
  pe5/U38/Y (OR2X1_LVT)                    0.12 *     3.00 f
  pe5/Accumulate_reg[4]/D (DFFX1_LVT)      0.00 *     3.00 f
  data arrival time                                   3.00

  clock ideal_clock1 (rise edge)           3.49       3.49
  clock network delay (propagated)         0.01       3.50
  pe5/Accumulate_reg[4]/CLK (DFFX1_LVT)
                                           0.00       3.50 r
  library setup time                      -0.08       3.42
  data required time                                  3.42
  -----------------------------------------------------------
  data required time                                  3.42
  data arrival time                                  -3.00
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe5/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.01 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)        0.20       0.21 r
  ctl_u/U84/Y (NAND2X0_LVT)                0.12 *     0.33 f
  ctl_u/U79/Y (INVX0_LVT)                  0.09 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                0.10 *     0.53 f
  ctl_u/U48/Y (INVX0_LVT)                  0.09 *     0.61 r
  ctl_u/U17/Y (AND4X1_LVT)                 0.17 *     0.79 r
  ctl_u/NewDist[15] (control)              0.00       0.79 r
  U6/Y (NBUFFX2_HVT)                       0.43 *     1.22 r
  U7/Y (INVX0_HVT)                         1.05 *     2.27 f
  pe5/IN0 (PE_10)                          0.00       2.27 f
  pe5/U4/Y (AND2X1_HVT)                    0.61 *     2.88 f
  pe5/U42/Y (OR2X1_LVT)                    0.12 *     2.99 f
  pe5/Accumulate_reg[6]/D (DFFX1_LVT)      0.00 *     2.99 f
  data arrival time                                   2.99

  clock ideal_clock1 (rise edge)           3.49       3.49
  clock network delay (propagated)         0.01       3.50
  pe5/Accumulate_reg[6]/CLK (DFFX1_LVT)
                                           0.00       3.50 r
  library setup time                      -0.08       3.42
  data required time                                  3.42
  -----------------------------------------------------------
  data required time                                  3.42
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe1/Accumulate_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.01 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)                       0.20       0.21 r
  ctl_u/U84/Y (NAND2X0_LVT)                               0.12 *     0.33 f
  ctl_u/U79/Y (INVX0_LVT)                                 0.09 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                               0.10 *     0.53 f
  ctl_u/U48/Y (INVX0_LVT)                                 0.09 *     0.61 r
  ctl_u/U17/Y (AND4X1_LVT)                                0.17 *     0.79 r
  ctl_u/NewDist[15] (control)                             0.00       0.79 r
  U6/Y (NBUFFX2_HVT)                                      0.43 *     1.22 r
  U7/Y (INVX0_HVT)                                        1.05 *     2.27 f
  pe1/IN1 (PE_14)                                         0.00       2.27 f
  pe1/U49/Y (NAND2X0_LVT)                                 0.26 *     2.53 r
  pe1/U15/Y (NAND2X0_HVT)                                 0.32 *     2.84 f
  pe1/Accumulate_reg[5]/RSTB (DFFSSRX1_LVT)               0.00 *     2.84 f
  data arrival time                                                  2.84

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (propagated)                        0.00       3.49
  pe1/Accumulate_reg[5]/CLK (DFFSSRX1_LVT)                0.00       3.49 r
  library setup time                                     -0.21       3.28
  data required time                                                 3.28
  --------------------------------------------------------------------------
  data required time                                                 3.28
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe13/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[2]/CLK (DFFSSRX1_LVT)                   0.00       0.01 r
  ctl_u/count_reg[2]/Q (DFFSSRX1_LVT)                     0.35       0.36 r
  ctl_u/U4/Y (NAND2X0_LVT)                                0.12 *     0.48 f
  ctl_u/U36/Y (NOR2X0_LVT)                                0.16 *     0.64 r
  ctl_u/S1S2mux[13] (control)                             0.00       0.64 r
  pe13/s1s2mux (PE_2)                                     0.00       0.64 r
  pe13/U36/Y (XNOR2X1_LVT)                                0.18 *     0.82 f
  pe13/U54/Y (NOR4X1_LVT)                                 0.22 *     1.04 r
  pe13/U45/Y (MUX21X1_HVT)                                0.42 *     1.46 f
  pe13/add_16/B[2] (PE_2_DW01_add_0)                      0.00       1.46 f
  pe13/add_16/U1_2/CO (FADDX1_LVT)                        0.18 *     1.64 f
  pe13/add_16/U1_3/CO (FADDX1_LVT)                        0.14 *     1.78 f
  pe13/add_16/U1_4/CO (FADDX1_LVT)                        0.14 *     1.92 f
  pe13/add_16/U1_5/CO (FADDX1_LVT)                        0.15 *     2.07 f
  pe13/add_16/U1_6/CO (FADDX1_LVT)                        0.15 *     2.22 f
  pe13/add_16/U1_7/S (FADDX1_LVT)                         0.22 *     2.44 r
  pe13/add_16/SUM[7] (PE_2_DW01_add_0)                    0.00       2.44 r
  pe13/U37/Y (MUX21X1_HVT)                                0.29 *     2.73 r
  pe13/U7/Y (OR2X1_LVT)                                   0.11 *     2.84 r
  pe13/Accumulate_reg[7]/RSTB (DFFSSRX1_LVT)              0.00 *     2.84 r
  data arrival time                                                  2.84

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (propagated)                        0.00       3.49
  pe13/Accumulate_reg[7]/CLK (DFFSSRX1_LVT)               0.00       3.49 r
  library setup time                                     -0.17       3.32
  data required time                                                 3.32
  --------------------------------------------------------------------------
  data required time                                                 3.32
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe12/Accumulate_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[2]/CLK (DFFSSRX1_LVT)                   0.00       0.01 r
  ctl_u/count_reg[2]/Q (DFFSSRX1_LVT)                     0.35       0.36 r
  ctl_u/U4/Y (NAND2X0_LVT)                                0.12 *     0.48 f
  ctl_u/U36/Y (NOR2X0_LVT)                                0.16 *     0.64 r
  ctl_u/U53/Y (AO21X1_LVT)                                0.08 *     0.71 r
  ctl_u/S1S2mux[12] (control)                             0.00       0.71 r
  pe12/s1s2mux (PE_3)                                     0.00       0.71 r
  pe12/U27/Y (XOR2X1_LVT)                                 0.19 *     0.91 f
  pe12/U11/Y (NOR4X1_LVT)                                 0.17 *     1.08 r
  pe12/U10/Y (MUX21X1_LVT)                                0.14 *     1.22 r
  pe12/add_16/B[0] (PE_3_DW01_add_0)                      0.00       1.22 r
  pe12/add_16/U3/Y (AND2X1_LVT)                           0.09 *     1.31 r
  pe12/add_16/U1_1/CO (FADDX1_LVT)                        0.14 *     1.45 r
  pe12/add_16/U1_2/CO (FADDX1_LVT)                        0.15 *     1.60 r
  pe12/add_16/U1_3/CO (FADDX1_LVT)                        0.15 *     1.74 r
  pe12/add_16/U1_4/CO (FADDX1_LVT)                        0.14 *     1.88 r
  pe12/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.03 r
  pe12/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.16 r
  pe12/add_16/U1_7/CO (FADDX1_LVT)                        0.14 *     2.30 r
  pe12/add_16/SUM[8] (PE_3_DW01_add_0)                    0.00       2.30 r
  pe12/U5/Y (NAND2X0_LVT)                                 0.09 *     2.39 f
  pe12/Accumulate_reg[0]/SETB (DFFSSRX1_HVT)              0.00 *     2.39 f
  data arrival time                                                  2.39

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (propagated)                        0.01       3.49
  pe12/Accumulate_reg[0]/CLK (DFFSSRX1_HVT)               0.00       3.49 r
  library setup time                                     -0.61       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe14/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[0]/CLK (DFFSSRX1_LVT)                   0.00       0.01 r
  ctl_u/count_reg[0]/Q (DFFSSRX1_LVT)                     0.36       0.37 r
  ctl_u/AddressR[0] (control)                             0.00       0.37 r
  U1/Y (INVX0_HVT)                                        0.32 *     0.69 f
  ctl_u/IN1 (control)                                     0.00       0.69 f
  ctl_u/U44/Y (OR2X1_LVT)                                 0.14 *     0.83 f
  ctl_u/U45/Y (OR2X1_LVT)                                 0.10 *     0.92 f
  ctl_u/U83/Y (INVX0_LVT)                                 0.05 *     0.97 r
  ctl_u/S1S2mux[14] (control)                             0.00       0.97 r
  pe14/s1s2mux (PE_1)                                     0.00       0.97 r
  pe14/U4/Y (XOR2X1_LVT)                                  0.18 *     1.16 f
  pe14/U39/Y (NOR4X1_LVT)                                 0.21 *     1.36 r
  pe14/U17/Y (MUX21X1_LVT)                                0.20 *     1.56 f
  pe14/add_16/B[0] (PE_1_DW01_add_0)                      0.00       1.56 f
  pe14/add_16/U2/Y (AND2X1_LVT)                           0.11 *     1.68 f
  pe14/add_16/U1_1/CO (FADDX1_LVT)                        0.12 *     1.80 f
  pe14/add_16/U1_2/CO (FADDX1_LVT)                        0.13 *     1.93 f
  pe14/add_16/U1_3/CO (FADDX1_LVT)                        0.14 *     2.07 f
  pe14/add_16/U1_4/CO (FADDX1_LVT)                        0.14 *     2.21 f
  pe14/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.34 f
  pe14/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.48 f
  pe14/add_16/U1_7/S (FADDX1_LVT)                         0.22 *     2.70 r
  pe14/add_16/SUM[7] (PE_1_DW01_add_0)                    0.00       2.70 r
  pe14/U47/Y (MUX21X1_LVT)                                0.12 *     2.82 r
  pe14/U13/Y (OR2X1_LVT)                                  0.10 *     2.91 r
  pe14/Accumulate_reg[7]/D (DFFX1_LVT)                    0.00 *     2.91 r
  data arrival time                                                  2.91

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (propagated)                        0.01       3.49
  pe14/Accumulate_reg[7]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.08       3.42
  data required time                                                 3.42
  --------------------------------------------------------------------------
  data required time                                                 3.42
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe10/Accumulate_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.01 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)                       0.20       0.21 r
  ctl_u/U84/Y (NAND2X0_LVT)                               0.12 *     0.33 f
  ctl_u/U79/Y (INVX0_LVT)                                 0.09 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                               0.10 *     0.53 f
  ctl_u/U48/Y (INVX0_LVT)                                 0.09 *     0.61 r
  ctl_u/U17/Y (AND4X1_LVT)                                0.17 *     0.79 r
  ctl_u/NewDist[15] (control)                             0.00       0.79 r
  U6/Y (NBUFFX2_HVT)                                      0.43 *     1.22 r
  U7/Y (INVX0_HVT)                                        1.05 *     2.27 f
  pe10/IN0 (PE_5)                                         0.00       2.27 f
  pe10/U33/Y (AND2X1_LVT)                                 0.40 *     2.67 f
  pe10/U34/Y (OR2X1_HVT)                                  0.21 *     2.88 f
  pe10/Accumulate_reg[4]/D (DFFX1_LVT)                    0.00 *     2.88 f
  data arrival time                                                  2.88

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (propagated)                        0.01       3.49
  pe10/Accumulate_reg[4]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.09       3.40
  data required time                                                 3.40
  --------------------------------------------------------------------------
  data required time                                                 3.40
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe14/Accumulate_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[0]/CLK (DFFSSRX1_LVT)                   0.00       0.01 r
  ctl_u/count_reg[0]/Q (DFFSSRX1_LVT)                     0.36       0.37 r
  ctl_u/AddressR[0] (control)                             0.00       0.37 r
  U1/Y (INVX0_HVT)                                        0.32 *     0.69 f
  ctl_u/IN1 (control)                                     0.00       0.69 f
  ctl_u/U44/Y (OR2X1_LVT)                                 0.14 *     0.83 f
  ctl_u/U45/Y (OR2X1_LVT)                                 0.10 *     0.92 f
  ctl_u/U83/Y (INVX0_LVT)                                 0.05 *     0.97 r
  ctl_u/S1S2mux[14] (control)                             0.00       0.97 r
  pe14/s1s2mux (PE_1)                                     0.00       0.97 r
  pe14/U4/Y (XOR2X1_LVT)                                  0.18 *     1.16 f
  pe14/U39/Y (NOR4X1_LVT)                                 0.21 *     1.36 r
  pe14/U17/Y (MUX21X1_LVT)                                0.20 *     1.56 f
  pe14/add_16/B[0] (PE_1_DW01_add_0)                      0.00       1.56 f
  pe14/add_16/U2/Y (AND2X1_LVT)                           0.11 *     1.68 f
  pe14/add_16/U1_1/CO (FADDX1_LVT)                        0.12 *     1.80 f
  pe14/add_16/U1_2/CO (FADDX1_LVT)                        0.13 *     1.93 f
  pe14/add_16/U1_3/CO (FADDX1_LVT)                        0.14 *     2.07 f
  pe14/add_16/U1_4/CO (FADDX1_LVT)                        0.14 *     2.21 f
  pe14/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.34 f
  pe14/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.48 f
  pe14/add_16/U1_7/CO (FADDX1_LVT)                        0.12 *     2.60 f
  pe14/add_16/SUM[8] (PE_1_DW01_add_0)                    0.00       2.60 f
  pe14/U1/Y (AND2X1_LVT)                                  0.15 *     2.74 f
  pe14/U14/Y (OR2X1_LVT)                                  0.12 *     2.87 f
  pe14/Accumulate_reg[0]/D (DFFX1_LVT)                    0.00 *     2.87 f
  data arrival time                                                  2.87

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (propagated)                        0.00       3.49
  pe14/Accumulate_reg[0]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.09       3.40
  data required time                                                 3.40
  --------------------------------------------------------------------------
  data required time                                                 3.40
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe0/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.01 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)                       0.20       0.21 r
  ctl_u/U84/Y (NAND2X0_LVT)                               0.12 *     0.33 f
  ctl_u/U79/Y (INVX0_LVT)                                 0.09 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                               0.10 *     0.53 f
  ctl_u/U48/Y (INVX0_LVT)                                 0.09 *     0.61 r
  ctl_u/U21/Y (NAND2X0_LVT)                               0.11 *     0.73 f
  ctl_u/S1S2mux[0] (control)                              0.00       0.73 f
  pe0/s1s2mux (PE_15)                                     0.00       0.73 f
  pe0/U9/Y (XOR2X1_LVT)                                   0.16 *     0.89 f
  pe0/U1/Y (NOR4X1_LVT)                                   0.25 *     1.14 r
  pe0/U39/Y (MUX21X1_HVT)                                 0.44 *     1.58 r
  pe0/add_16/B[2] (PE_15_DW01_add_0)                      0.00       1.58 r
  pe0/add_16/U1_2/CO (FADDX1_LVT)                         0.19 *     1.77 r
  pe0/add_16/U1_3/CO (FADDX1_LVT)                         0.17 *     1.94 r
  pe0/add_16/U1_4/CO (FADDX1_LVT)                         0.15 *     2.08 r
  pe0/add_16/U1_5/CO (FADDX1_LVT)                         0.14 *     2.22 r
  pe0/add_16/U1_6/S (FADDX1_LVT)                          0.20 *     2.42 f
  pe0/add_16/SUM[6] (PE_15_DW01_add_0)                    0.00       2.42 f
  pe0/U29/Y (MUX21X1_HVT)                                 0.31 *     2.73 f
  pe0/U24/Y (OR2X1_LVT)                                   0.14 *     2.87 f
  pe0/Accumulate_reg[6]/D (DFFX1_LVT)                     0.00 *     2.87 f
  data arrival time                                                  2.87

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (propagated)                        0.01       3.49
  pe0/Accumulate_reg[6]/CLK (DFFX1_LVT)                   0.00       3.49 r
  library setup time                                     -0.08       3.41
  data required time                                                 3.41
  --------------------------------------------------------------------------
  data required time                                                 3.41
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe14/Accumulate_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[0]/CLK (DFFSSRX1_LVT)                   0.00       0.01 r
  ctl_u/count_reg[0]/Q (DFFSSRX1_LVT)                     0.36       0.37 r
  ctl_u/AddressR[0] (control)                             0.00       0.37 r
  U1/Y (INVX0_HVT)                                        0.32 *     0.69 f
  ctl_u/IN1 (control)                                     0.00       0.69 f
  ctl_u/U44/Y (OR2X1_LVT)                                 0.14 *     0.83 f
  ctl_u/U45/Y (OR2X1_LVT)                                 0.10 *     0.92 f
  ctl_u/U83/Y (INVX0_LVT)                                 0.05 *     0.97 r
  ctl_u/S1S2mux[14] (control)                             0.00       0.97 r
  pe14/s1s2mux (PE_1)                                     0.00       0.97 r
  pe14/U4/Y (XOR2X1_LVT)                                  0.18 *     1.16 f
  pe14/U39/Y (NOR4X1_LVT)                                 0.21 *     1.36 r
  pe14/U17/Y (MUX21X1_LVT)                                0.20 *     1.56 f
  pe14/add_16/B[0] (PE_1_DW01_add_0)                      0.00       1.56 f
  pe14/add_16/U2/Y (AND2X1_LVT)                           0.11 *     1.68 f
  pe14/add_16/U1_1/CO (FADDX1_LVT)                        0.12 *     1.80 f
  pe14/add_16/U1_2/CO (FADDX1_LVT)                        0.13 *     1.93 f
  pe14/add_16/U1_3/CO (FADDX1_LVT)                        0.14 *     2.07 f
  pe14/add_16/U1_4/CO (FADDX1_LVT)                        0.14 *     2.21 f
  pe14/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.34 f
  pe14/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.48 f
  pe14/add_16/U1_7/CO (FADDX1_LVT)                        0.12 *     2.60 f
  pe14/add_16/SUM[8] (PE_1_DW01_add_0)                    0.00       2.60 f
  pe14/U1/Y (AND2X1_LVT)                                  0.15 *     2.74 f
  pe14/U7/Y (OR2X1_LVT)                                   0.12 *     2.87 f
  pe14/Accumulate_reg[1]/D (DFFX1_LVT)                    0.00 *     2.87 f
  data arrival time                                                  2.87

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (propagated)                        0.01       3.49
  pe14/Accumulate_reg[1]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.09       3.41
  data required time                                                 3.41
  --------------------------------------------------------------------------
  data required time                                                 3.41
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe14/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[0]/CLK (DFFSSRX1_LVT)                   0.00       0.01 r
  ctl_u/count_reg[0]/Q (DFFSSRX1_LVT)                     0.36       0.37 r
  ctl_u/AddressR[0] (control)                             0.00       0.37 r
  U1/Y (INVX0_HVT)                                        0.32 *     0.69 f
  ctl_u/IN1 (control)                                     0.00       0.69 f
  ctl_u/U44/Y (OR2X1_LVT)                                 0.14 *     0.83 f
  ctl_u/U45/Y (OR2X1_LVT)                                 0.10 *     0.92 f
  ctl_u/U83/Y (INVX0_LVT)                                 0.05 *     0.97 r
  ctl_u/S1S2mux[14] (control)                             0.00       0.97 r
  pe14/s1s2mux (PE_1)                                     0.00       0.97 r
  pe14/U4/Y (XOR2X1_LVT)                                  0.18 *     1.16 f
  pe14/U39/Y (NOR4X1_LVT)                                 0.21 *     1.36 r
  pe14/U17/Y (MUX21X1_LVT)                                0.20 *     1.56 f
  pe14/add_16/B[0] (PE_1_DW01_add_0)                      0.00       1.56 f
  pe14/add_16/U2/Y (AND2X1_LVT)                           0.11 *     1.68 f
  pe14/add_16/U1_1/CO (FADDX1_LVT)                        0.12 *     1.80 f
  pe14/add_16/U1_2/CO (FADDX1_LVT)                        0.13 *     1.93 f
  pe14/add_16/U1_3/CO (FADDX1_LVT)                        0.14 *     2.07 f
  pe14/add_16/U1_4/CO (FADDX1_LVT)                        0.14 *     2.21 f
  pe14/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.34 f
  pe14/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.48 f
  pe14/add_16/U1_7/CO (FADDX1_LVT)                        0.12 *     2.60 f
  pe14/add_16/SUM[8] (PE_1_DW01_add_0)                    0.00       2.60 f
  pe14/U1/Y (AND2X1_LVT)                                  0.15 *     2.74 f
  pe14/U12/Y (OR2X1_LVT)                                  0.12 *     2.86 f
  pe14/Accumulate_reg[6]/D (DFFX1_LVT)                    0.00 *     2.86 f
  data arrival time                                                  2.86

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (propagated)                        0.01       3.49
  pe14/Accumulate_reg[6]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.08       3.41
  data required time                                                 3.41
  --------------------------------------------------------------------------
  data required time                                                 3.41
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe14/Accumulate_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[0]/CLK (DFFSSRX1_LVT)                   0.00       0.01 r
  ctl_u/count_reg[0]/Q (DFFSSRX1_LVT)                     0.36       0.37 r
  ctl_u/AddressR[0] (control)                             0.00       0.37 r
  U1/Y (INVX0_HVT)                                        0.32 *     0.69 f
  ctl_u/IN1 (control)                                     0.00       0.69 f
  ctl_u/U44/Y (OR2X1_LVT)                                 0.14 *     0.83 f
  ctl_u/U45/Y (OR2X1_LVT)                                 0.10 *     0.92 f
  ctl_u/U83/Y (INVX0_LVT)                                 0.05 *     0.97 r
  ctl_u/S1S2mux[14] (control)                             0.00       0.97 r
  pe14/s1s2mux (PE_1)                                     0.00       0.97 r
  pe14/U4/Y (XOR2X1_LVT)                                  0.18 *     1.16 f
  pe14/U39/Y (NOR4X1_LVT)                                 0.21 *     1.36 r
  pe14/U17/Y (MUX21X1_LVT)                                0.20 *     1.56 f
  pe14/add_16/B[0] (PE_1_DW01_add_0)                      0.00       1.56 f
  pe14/add_16/U2/Y (AND2X1_LVT)                           0.11 *     1.68 f
  pe14/add_16/U1_1/CO (FADDX1_LVT)                        0.12 *     1.80 f
  pe14/add_16/U1_2/CO (FADDX1_LVT)                        0.13 *     1.93 f
  pe14/add_16/U1_3/CO (FADDX1_LVT)                        0.14 *     2.07 f
  pe14/add_16/U1_4/CO (FADDX1_LVT)                        0.14 *     2.21 f
  pe14/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.34 f
  pe14/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.48 f
  pe14/add_16/U1_7/CO (FADDX1_LVT)                        0.12 *     2.60 f
  pe14/add_16/SUM[8] (PE_1_DW01_add_0)                    0.00       2.60 f
  pe14/U1/Y (AND2X1_LVT)                                  0.15 *     2.74 f
  pe14/U9/Y (OR2X1_LVT)                                   0.12 *     2.86 f
  pe14/Accumulate_reg[3]/D (DFFX1_LVT)                    0.00 *     2.86 f
  data arrival time                                                  2.86

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (propagated)                        0.01       3.49
  pe14/Accumulate_reg[3]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.08       3.41
  data required time                                                 3.41
  --------------------------------------------------------------------------
  data required time                                                 3.41
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe3/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.01 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)                       0.20       0.21 r
  ctl_u/U84/Y (NAND2X0_LVT)                               0.12 *     0.33 f
  ctl_u/U79/Y (INVX0_LVT)                                 0.09 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                               0.10 *     0.53 f
  ctl_u/U48/Y (INVX0_LVT)                                 0.09 *     0.61 r
  ctl_u/U17/Y (AND4X1_LVT)                                0.17 *     0.79 r
  ctl_u/NewDist[15] (control)                             0.00       0.79 r
  U4/Y (NBUFFX2_HVT)                                      0.42 *     1.20 r
  U5/Y (INVX0_HVT)                                        0.73 *     1.93 f
  pe3/newDist (PE_12)                                     0.00       1.93 f
  pe3/U20/Y (NAND2X0_HVT)                                 0.40 *     2.33 r
  pe3/Accumulate_reg[7]/SETB (DFFSSRX1_HVT)               0.00 *     2.33 r
  data arrival time                                                  2.33

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (propagated)                        0.00       3.49
  pe3/Accumulate_reg[7]/CLK (DFFSSRX1_HVT)                0.00       3.49 r
  library setup time                                     -0.61       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe14/Accumulate_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[0]/CLK (DFFSSRX1_LVT)                   0.00       0.01 r
  ctl_u/count_reg[0]/Q (DFFSSRX1_LVT)                     0.36       0.37 r
  ctl_u/AddressR[0] (control)                             0.00       0.37 r
  U1/Y (INVX0_HVT)                                        0.32 *     0.69 f
  ctl_u/IN1 (control)                                     0.00       0.69 f
  ctl_u/U44/Y (OR2X1_LVT)                                 0.14 *     0.83 f
  ctl_u/U45/Y (OR2X1_LVT)                                 0.10 *     0.92 f
  ctl_u/U83/Y (INVX0_LVT)                                 0.05 *     0.97 r
  ctl_u/S1S2mux[14] (control)                             0.00       0.97 r
  pe14/s1s2mux (PE_1)                                     0.00       0.97 r
  pe14/U4/Y (XOR2X1_LVT)                                  0.18 *     1.16 f
  pe14/U39/Y (NOR4X1_LVT)                                 0.21 *     1.36 r
  pe14/U17/Y (MUX21X1_LVT)                                0.20 *     1.56 f
  pe14/add_16/B[0] (PE_1_DW01_add_0)                      0.00       1.56 f
  pe14/add_16/U2/Y (AND2X1_LVT)                           0.11 *     1.68 f
  pe14/add_16/U1_1/CO (FADDX1_LVT)                        0.12 *     1.80 f
  pe14/add_16/U1_2/CO (FADDX1_LVT)                        0.13 *     1.93 f
  pe14/add_16/U1_3/CO (FADDX1_LVT)                        0.14 *     2.07 f
  pe14/add_16/U1_4/CO (FADDX1_LVT)                        0.14 *     2.21 f
  pe14/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.34 f
  pe14/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.48 f
  pe14/add_16/U1_7/CO (FADDX1_LVT)                        0.12 *     2.60 f
  pe14/add_16/SUM[8] (PE_1_DW01_add_0)                    0.00       2.60 f
  pe14/U1/Y (AND2X1_LVT)                                  0.15 *     2.74 f
  pe14/U11/Y (OR2X1_LVT)                                  0.12 *     2.86 f
  pe14/Accumulate_reg[5]/D (DFFX1_LVT)                    0.00 *     2.86 f
  data arrival time                                                  2.86

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (propagated)                        0.01       3.49
  pe14/Accumulate_reg[5]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.08       3.41
  data required time                                                 3.41
  --------------------------------------------------------------------------
  data required time                                                 3.41
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


1
