
---------- Begin Simulation Statistics ----------
final_tick                               2541819578500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205505                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744068                       # Number of bytes of host memory used
host_op_rate                                   205504                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.40                       # Real time elapsed on the host
host_tick_rate                              578856800                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4192646                       # Number of instructions simulated
sim_ops                                       4192646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011810                       # Number of seconds simulated
sim_ticks                                 11809733500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.632882                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  376814                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               844252                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2423                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74800                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803041                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52947                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277718                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224771                       # Number of indirect misses.
system.cpu.branchPred.lookups                  974917                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63869                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26781                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4192646                       # Number of instructions committed
system.cpu.committedOps                       4192646                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.630255                       # CPI: cycles per instruction
system.cpu.discardedOps                        189648                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606054                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1450382                       # DTB hits
system.cpu.dtb.data_misses                       7716                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404959                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848192                       # DTB read hits
system.cpu.dtb.read_misses                       6914                       # DTB read misses
system.cpu.dtb.write_accesses                  201095                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602190                       # DTB write hits
system.cpu.dtb.write_misses                       802                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18042                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3373965                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1026832                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658074                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16719593                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177612                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  952606                       # ITB accesses
system.cpu.itb.fetch_acv                          689                       # ITB acv
system.cpu.itb.fetch_hits                      945989                       # ITB hits
system.cpu.itb.fetch_misses                      6617                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4200     69.27%     79.15% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.94% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.01% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.06% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.78%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6063                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14406                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2425     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2671     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5113                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2412     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2412     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4841                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10905509500     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9103500      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17960000      0.15%     92.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               881434000      7.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11814007000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994639                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903033                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946802                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7986208000     67.60%     67.60% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3827799000     32.40%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23605667                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85374      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2539544     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838543     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592086     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104771      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4192646                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6886074                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312615                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22805460                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22805460                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22805460                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22805460                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116951.076923                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116951.076923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116951.076923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116951.076923                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13045484                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13045484                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13045484                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13045484                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66899.917949                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66899.917949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66899.917949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66899.917949                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22455963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22455963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116958.140625                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116958.140625                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12845987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12845987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66906.182292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66906.182292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.283893                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539394632000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.283893                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205243                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205243                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128032                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34840                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86433                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34211                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28998                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28998                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40903                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11097280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11097280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6692273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17800817                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157338                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002797                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052808                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156898     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157338                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820043027                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376044500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461385000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5565568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4473344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10038912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5565568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5565568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34840                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471269568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378784500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850054068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471269568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471269568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188806970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188806970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188806970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471269568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378784500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038861038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000130155250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7313                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7313                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406408                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111561                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156858                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121053                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156858                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121053                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10315                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2230                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5774                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2013086500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4760767750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13737.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32487.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103831                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80156                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156858                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121053                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.744369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.154809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.939303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34525     42.45%     42.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24168     29.71%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9916     12.19%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4602      5.66%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2268      2.79%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1506      1.85%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          926      1.14%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          610      0.75%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2815      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81336                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.037057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.436516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.732557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1276     17.45%     17.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5557     75.99%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           291      3.98%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.20%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.52%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7313                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.746602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6516     89.10%     89.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               99      1.35%     90.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              479      6.55%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              155      2.12%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.79%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7313                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9378752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  660160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7602816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10038912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7747392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11809728500                       # Total gap between requests
system.mem_ctrls.avgGap                      42494.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4936896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4441856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7602816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418036190.232404470444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376118224.852406680584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643775407.802386045456                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69896                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121053                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2506681000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2254086750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290184860500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28825.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32249.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2397171.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314781180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167283600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559533240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308809980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     931794240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5175987600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        176211360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7634401200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.449914                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    407188500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11008385000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266057820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141386520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486783780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311294700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     931794240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5114513670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        227978880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7479809610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.359729                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    539914500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10875659000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              993460                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11802533500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1625729                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1625729                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1625729                       # number of overall hits
system.cpu.icache.overall_hits::total         1625729                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87024                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87024                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87024                       # number of overall misses
system.cpu.icache.overall_misses::total         87024                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5354257000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5354257000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5354257000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5354257000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1712753                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1712753                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1712753                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1712753                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050809                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050809                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050809                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050809                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61526.211160                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61526.211160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61526.211160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61526.211160                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86433                       # number of writebacks
system.cpu.icache.writebacks::total             86433                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87024                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87024                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87024                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87024                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5267234000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5267234000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5267234000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5267234000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050809                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050809                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050809                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050809                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60526.222651                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60526.222651                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60526.222651                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60526.222651                       # average overall mshr miss latency
system.cpu.icache.replacements                  86433                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1625729                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1625729                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87024                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87024                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5354257000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5354257000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1712753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1712753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050809                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050809                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61526.211160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61526.211160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87024                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87024                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5267234000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5267234000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60526.222651                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60526.222651                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.801710                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1649104                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86511                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.062362                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.801710                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3512529                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3512529                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311160                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311160                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311160                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311160                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105721                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105721                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105721                       # number of overall misses
system.cpu.dcache.overall_misses::total        105721                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6785962500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6785962500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6785962500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6785962500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1416881                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1416881                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1416881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1416881                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074615                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074615                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074615                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64187.460391                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64187.460391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64187.460391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64187.460391                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34664                       # number of writebacks
system.cpu.dcache.writebacks::total             34664                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36699                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4403796000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4403796000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4403796000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4403796000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048714                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048714                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048714                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048714                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63802.787517                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63802.787517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63802.787517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63802.787517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68872                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49239                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49239                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3312833500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3312833500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059323                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059323                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67280.681980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67280.681980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9228                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9228                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2684904000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2684904000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67104.146360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67104.146360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530377                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530377                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473129000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473129000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61490.899756                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61490.899756                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29011                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29011                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718892000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718892000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59249.663921                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59249.663921                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62844500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62844500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079696                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079696                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70532.547699                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70532.547699                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61953500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61953500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079696                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079696                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69532.547699                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69532.547699                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541819578500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.460318                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378030                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68872                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.008567                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.460318                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          731                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948246                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948246                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551501434500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 586805                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749188                       # Number of bytes of host memory used
host_op_rate                                   586799                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.17                       # Real time elapsed on the host
host_tick_rate                              563603441                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7728161                       # Number of instructions simulated
sim_ops                                       7728161                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007423                       # Number of seconds simulated
sim_ticks                                  7422693000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.722399                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  178718                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               486673                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12342                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             49191                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            455742                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29063                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          189241                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           160178                       # Number of indirect misses.
system.cpu.branchPred.lookups                  608639                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   76130                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        15876                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2794144                       # Number of instructions committed
system.cpu.committedOps                       2794144                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.261656                       # CPI: cycles per instruction
system.cpu.discardedOps                        207847                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   350851                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       866867                       # DTB hits
system.cpu.dtb.data_misses                       2020                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   233890                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       535298                       # DTB read hits
system.cpu.dtb.read_misses                       1599                       # DTB read misses
system.cpu.dtb.write_accesses                  116961                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      331569                       # DTB write hits
system.cpu.dtb.write_misses                       421                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204755                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2269931                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            663129                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           370947                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10325614                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.190054                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  575285                       # ITB accesses
system.cpu.itb.fetch_acv                          165                       # ITB acv
system.cpu.itb.fetch_hits                      573863                       # ITB hits
system.cpu.itb.fetch_misses                      1422                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.55%      3.55% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.75% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4346     82.39%     86.14% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.60%     89.74% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.78% # number of callpals executed
system.cpu.kern.callpal::rti                      306      5.80%     95.58% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.72% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.80% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.18%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5275                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7334                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1828     38.90%     38.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2824     60.10%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4699                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1825     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1825     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3697                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5017810000     67.58%     67.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                70625000      0.95%     68.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8315000      0.11%     68.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2328785000     31.36%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7425535000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998359                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.646246                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786763                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 268                      
system.cpu.kern.mode_good::user                   265                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch::kernel               487                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 265                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   6                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.550308                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.707124                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5842374500     78.68%     78.68% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1469207500     19.79%     98.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            113953000      1.53%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         14701825                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108400      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1701340     60.89%     64.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4414      0.16%     64.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470451     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295693     10.58%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40193      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2794144                       # Class of committed instruction
system.cpu.quiesceCycles                       143561                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4376211                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114574                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229003                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2984183169                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2984183169                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2984183169                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2984183169                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118335.441708                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118335.441708                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118335.441708                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118335.441708                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           418                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs   104.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1721879606                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1721879606                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1721879606                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1721879606                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68279.784519                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68279.784519                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68279.784519                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68279.784519                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7606968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7606968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115257.090909                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115257.090909                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4306968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4306968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65257.090909                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65257.090909                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2976576201                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2976576201                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118343.519442                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118343.519442                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1717572638                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1717572638                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68287.716205                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68287.716205                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              79657                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38828                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66439                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9156                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10348                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10348                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66440                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12487                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       199307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       199307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 320978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8503488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8503488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2332480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2335064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12448280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            115899                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001467                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038271                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  115729     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     170      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              115899                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2538000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           660277215                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125150250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          353118500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4251392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1457216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5708608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4251392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4251392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2484992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2484992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38828                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38828                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         572756006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         196319045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             769075051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    572756006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        572756006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      334783077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            334783077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      334783077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        572756006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        196319045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1103858128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000545836500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6410                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6410                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246351                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98406                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89197                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105201                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89197                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105201                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3509                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   991                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5460                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1326155000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  428440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2932805000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15476.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34226.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       140                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61695                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72959                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89197                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105201                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    473                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.006806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.445070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.527217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22145     40.08%     40.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16853     30.51%     70.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6964     12.61%     83.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3176      5.75%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1733      3.14%     92.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          964      1.74%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          590      1.07%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          399      0.72%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2422      4.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55246                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.368019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.977899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1581     24.66%     24.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              42      0.66%     25.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            113      1.76%     27.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           652     10.17%     37.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3346     52.20%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           419      6.54%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           119      1.86%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            65      1.01%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            29      0.45%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            16      0.25%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             9      0.14%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             9      0.14%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6410                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.257410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237430                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.920737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5586     87.15%     87.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              336      5.24%     92.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              326      5.09%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              110      1.72%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.30%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.14%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.16%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.06%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6410                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5484032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  224576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6669440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5708608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6732864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       738.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       898.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    769.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    907.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7422693000                       # Total gap between requests
system.mem_ctrls.avgGap                      38182.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4032704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1451328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6669440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 543293923.108499884605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 195525801.754161179066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 898520254.037180304527                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66428                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105201                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2125447500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    807357500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 187910863500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31996.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35458.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1786207.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            223139280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            118582365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           331381680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287710740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     586366560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3005753640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        321632640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4874566905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        656.711372                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    809775500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    248040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6371334000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            171816960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             91307700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           281087520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          256766580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     586366560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3136421580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        211672800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4735439700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.967878                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    522667250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    248040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6658641000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25881                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25881                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               203500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2189000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131305169                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1496000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              726500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9605056000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       989530                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           989530                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       989530                       # number of overall hits
system.cpu.icache.overall_hits::total          989530                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66440                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66440                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66440                       # number of overall misses
system.cpu.icache.overall_misses::total         66440                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4360953500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4360953500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4360953500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4360953500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1055970                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1055970                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1055970                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1055970                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062918                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.062918                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062918                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.062918                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65637.469898                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65637.469898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65637.469898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65637.469898                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66439                       # number of writebacks
system.cpu.icache.writebacks::total             66439                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66440                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66440                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66440                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66440                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4294513500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4294513500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4294513500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4294513500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.062918                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062918                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.062918                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062918                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64637.469898                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64637.469898                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64637.469898                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64637.469898                       # average overall mshr miss latency
system.cpu.icache.replacements                  66439                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       989530                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          989530                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66440                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66440                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4360953500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4360953500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1055970                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1055970                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062918                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.062918                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65637.469898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65637.469898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4294513500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4294513500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.062918                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062918                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64637.469898                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64637.469898                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998439                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1076850                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66439                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.208101                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998439                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2178380                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2178380                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       804887                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           804887                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       804887                       # number of overall hits
system.cpu.dcache.overall_hits::total          804887                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33613                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33613                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33613                       # number of overall misses
system.cpu.dcache.overall_misses::total         33613                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2224247500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2224247500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2224247500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2224247500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       838500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       838500                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       838500                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       838500                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040087                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040087                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040087                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040087                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66172.239907                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66172.239907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66172.239907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66172.239907                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13676                       # number of writebacks
system.cpu.dcache.writebacks::total             13676                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11253                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11253                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22360                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22360                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22360                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22360                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1499870500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1499870500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1499870500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1499870500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138659500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138659500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026667                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026667                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67078.287120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67078.287120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67078.287120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67078.287120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95037.354352                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95037.354352                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22766                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       503100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          503100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13858                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13858                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1003356500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1003356500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       516958                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       516958                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026807                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026807                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72402.691586                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72402.691586                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1857                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1857                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12001                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12001                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    875453000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    875453000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138659500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138659500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023215                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023215                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72948.337639                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72948.337639                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189944.520548                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189944.520548                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301787                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301787                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19755                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19755                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1220891000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1220891000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61801.619843                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61801.619843                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9396                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9396                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10359                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10359                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    624417500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    624417500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60277.777778                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60277.777778                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6621                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6621                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          424                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          424                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33028000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33028000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060185                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060185                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77896.226415                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77896.226415                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          422                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          422                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32539000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32539000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059901                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059901                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77106.635071                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77106.635071                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6912                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6912                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6912                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6912                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9681856000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.896436                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              811546                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22769                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.642584                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.896436                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          696                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1727683                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1727683                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3129164057000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 409666                       # Simulator instruction rate (inst/s)
host_mem_usage                                 757380                       # Number of bytes of host memory used
host_op_rate                                   409666                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1760.75                       # Real time elapsed on the host
host_tick_rate                              328077130                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   721320788                       # Number of instructions simulated
sim_ops                                     721320788                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.577663                       # Number of seconds simulated
sim_ticks                                577662622500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.428612                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16499085                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             19542054                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2153                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2724122                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          20111895                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             766379                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1647139                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           880760                       # Number of indirect misses.
system.cpu.branchPred.lookups                28926504                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3557956                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       250760                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   713592627                       # Number of instructions committed
system.cpu.committedOps                     713592627                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.618146                       # CPI: cycles per instruction
system.cpu.discardedOps                       8373657                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                158711707                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    160164049                       # DTB hits
system.cpu.dtb.data_misses                       3993                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                112847442                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    113502299                       # DTB read hits
system.cpu.dtb.read_misses                       3375                       # DTB read misses
system.cpu.dtb.write_accesses                45864265                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    46661750                       # DTB write hits
system.cpu.dtb.write_misses                       618                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              460650                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          533844603                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         118546930                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         47880312                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       543817058                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.617991                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               101031827                       # ITB accesses
system.cpu.itb.fetch_acv                          199                       # ITB acv
system.cpu.itb.fetch_hits                   101011095                       # ITB hits
system.cpu.itb.fetch_misses                     20732                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.39%      0.39% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12756     82.30%     82.69% # number of callpals executed
system.cpu.kern.callpal::rdps                    1324      8.54%     91.23% # number of callpals executed
system.cpu.kern.callpal::rti                     1133      7.31%     98.54% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.14%     98.68% # number of callpals executed
system.cpu.kern.callpal::rdunique                 204      1.32%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  15500                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      38461                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4091     28.22%     28.22% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     592      4.08%     32.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9798     67.59%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                14496                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4052     46.52%     46.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.17%     46.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      592      6.80%     53.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4052     46.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8711                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             567077747000     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                27775500      0.00%     98.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               789340500      0.14%     98.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9525907000      1.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         577420770000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990467                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.413554                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.600924                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1068                      
system.cpu.kern.mode_good::user                  1066                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1190                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1066                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.897479                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.945133                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        19006256000      3.29%      3.29% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         558335931000     96.69%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78480000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1154697070                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            45371170      6.36%      6.36% # Class of committed instruction
system.cpu.op_class_0::IntAlu               504594121     70.71%     77.07% # Class of committed instruction
system.cpu.op_class_0::IntMult                4660743      0.65%     77.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                457210      0.06%     77.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.79% # Class of committed instruction
system.cpu.op_class_0::MemRead              111676661     15.65%     93.44% # Class of committed instruction
system.cpu.op_class_0::MemWrite              46615601      6.53%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             11149      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8244      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               197376      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                713592627                       # Class of committed instruction
system.cpu.quiesceCycles                       628175                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       610880012                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         6137                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4957528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9915001                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2042077023                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2042077023                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2042077023                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2042077023                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118346.973225                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118346.973225                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118346.973225                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118346.973225                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            31                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    15.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1178368597                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1178368597                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1178368597                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1178368597                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68291.428398                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68291.428398                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68291.428398                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68291.428398                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4742485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4742485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 121602.179487                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121602.179487                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2792485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2792485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 71602.179487                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71602.179487                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2037334538                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2037334538                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118339.599094                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118339.599094                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1175576112                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1175576112                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68283.928439                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68283.928439                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            4816530                       # Transaction distribution
system.membus.trans_dist::WriteReq               1142                       # Transaction distribution
system.membus.trans_dist::WriteResp              1142                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       205684                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4573850                       # Transaction distribution
system.membus.trans_dist::CleanEvict           177939                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            124172                       # Transaction distribution
system.membus.trans_dist::ReadExResp           124172                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4573850                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        242235                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     13716870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     13716870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1099108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1102282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14853664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    585153280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    585153280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     35509504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     35515665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               621770897                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4717                       # Total snoops (count)
system.membus.snoopTraffic                     301888                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4959064                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001238                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035157                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4952927     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                    6137      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4959064                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3294000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         29391343589                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210735                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1981714000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        24150649249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      292426880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       23447552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          315874560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    292426880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     292426880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13163776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13163776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4569170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          366368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4935540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       205684                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             205684                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         506224340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40590391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             546814953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    506224340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        506224340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22788000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22788000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22788000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        506224340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40590391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            569602954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4746271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4446098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    364050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000642552500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       293347                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       293347                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14210096                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4456691                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4935540                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4773603                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4935540                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4773603                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 125390                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 27332                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            788431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            171934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            140312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            100319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            475527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            196866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            248210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            192320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            269374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             89424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           197941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           262245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           349702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           407665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           235148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           684732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            768719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            147354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             90353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            480993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            192369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            251252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            190871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            289156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             83666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           186485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           260305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           326950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           405090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           226790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           679798                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  50766194000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24050750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            140956506500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10553.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29303.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        51                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4100352                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3873651                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4935540                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4773603                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4660209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  145241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 282805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 293558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 294953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 293542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 293446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 295700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 293459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 293641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 294014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 294404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 293703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 293542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 293444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 293212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 293461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 293472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    175                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1582421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    386.503587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   248.844310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   336.555060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       369796     23.37%     23.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       361181     22.82%     46.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       215781     13.64%     59.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       140939      8.91%     68.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       103325      6.53%     75.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        78443      4.96%     80.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        55014      3.48%     83.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42612      2.69%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       215330     13.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1582421                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       293347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.397451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.116576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.192047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2124      0.72%      0.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          23224      7.92%      8.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        264483     90.16%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2425      0.83%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           537      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           200      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           107      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            73      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            50      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            24      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            16      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            18      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           19      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        293347                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       293347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.179702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.168718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.628995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        270700     92.28%     92.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         21255      7.25%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1351      0.46%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            36      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        293347                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              307849600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8024960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               303761088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               315874560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            305510592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       532.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       525.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    546.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    528.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  577662371000                       # Total gap between requests
system.mem_ctrls.avgGap                      59496.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    284550272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     23299200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    303761088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 492589031.931003987789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40333577.234348408878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 221.582624553487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 525845149.345801770687                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4569170                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       366368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4773603                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 128060821500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12895464750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       220250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14035682128500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28027.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35198.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    110125.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2940270.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5606784960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2980092060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17823089340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12832012800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45600141600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     205961431080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      48381241920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       339184793760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.167631                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 123748529000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19289400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 434624693500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5691651000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3025195635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16521381660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11943500940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45600141600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     203135344290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      50761104480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       336678319605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.828638                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 130098095250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19289400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 428275127250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18358                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18358                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1274                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3174                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37684                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5096                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6161                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108297                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1558500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2032000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89844023                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              698000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1020000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    577340622500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     97682703                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         97682703                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     97682703                       # number of overall hits
system.cpu.icache.overall_hits::total        97682703                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4573849                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4573849                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4573849                       # number of overall misses
system.cpu.icache.overall_misses::total       4573849                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 285412253500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 285412253500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 285412253500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 285412253500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    102256552                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    102256552                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    102256552                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    102256552                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.044729                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.044729                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.044729                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.044729                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62400.891131                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62400.891131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62400.891131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62400.891131                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4573850                       # number of writebacks
system.cpu.icache.writebacks::total           4573850                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4573849                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4573849                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4573849                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4573849                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 280838403500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 280838403500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 280838403500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 280838403500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.044729                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.044729                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.044729                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.044729                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61400.890913                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61400.890913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61400.890913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61400.890913                       # average overall mshr miss latency
system.cpu.icache.replacements                4573850                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     97682703                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        97682703                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4573849                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4573849                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 285412253500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 285412253500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    102256552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    102256552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.044729                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.044729                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62400.891131                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62400.891131                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4573849                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4573849                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 280838403500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 280838403500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.044729                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.044729                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61400.890913                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61400.890913                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           102264271                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4574362                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.355964                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         209086954                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        209086954                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    155090965                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        155090965                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    155090965                       # number of overall hits
system.cpu.dcache.overall_hits::total       155090965                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       495634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         495634                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       495634                       # number of overall misses
system.cpu.dcache.overall_misses::total        495634                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33059755500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33059755500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33059755500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33059755500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    155586599                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    155586599                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    155586599                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    155586599                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003186                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003186                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003186                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003186                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66701.952449                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66701.952449                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66701.952449                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66701.952449                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       188468                       # number of writebacks
system.cpu.dcache.writebacks::total            188468                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       130773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       130773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       130773                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       130773                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       364861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       364861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       364861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       364861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1587                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1587                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24436951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24436951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24436951000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24436951000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87638500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87638500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002345                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002345                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002345                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002345                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66976.056635                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66976.056635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66976.056635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66976.056635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 55222.747322                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 55222.747322                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 366368                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    108707222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       108707222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       271934                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        271934                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18806045000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18806045000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    108979156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    108979156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69156.651982                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69156.651982                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        31249                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31249                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       240685                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       240685                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16479221000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16479221000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87638500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87638500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68468.001745                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68468.001745                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196940.449438                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196940.449438                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     46383743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       46383743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       223700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       223700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14253710500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14253710500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     46607443                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     46607443                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63717.972731                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63717.972731                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        99524                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        99524                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       124176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       124176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1142                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1142                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7957730000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7957730000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002664                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002664                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64084.283597                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64084.283597                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10142                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10142                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1512                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1512                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    119364500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    119364500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.129741                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.129741                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78944.775132                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78944.775132                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1511                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1511                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    117574500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    117574500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.129655                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.129655                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77812.375910                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77812.375910                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11632                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11632                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11632                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11632                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 577662622500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           155530786                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            367392                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            423.337432                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          797                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         311586138                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        311586138                       # Number of data accesses

---------- End Simulation Statistics   ----------
