Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: signal_display_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "signal_display_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "signal_display_top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : signal_display_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/kevin/Downloads/mojo-base-project-master/src/spi_slave.v" into library work
Parsing module <spi_slave>.
Analyzing Verilog file "/home/kevin/Downloads/mojo-base-project-master/src/serial_tx.v" into library work
Parsing module <serial_tx>.
INFO:HDLCompiler:693 - "/home/kevin/Downloads/mojo-base-project-master/src/serial_tx.v" Line 14. parameter declaration becomes local in serial_tx with formal parameter declaration list
Analyzing Verilog file "/home/kevin/Downloads/mojo-base-project-master/src/serial_rx.v" into library work
Parsing module <serial_rx>.
INFO:HDLCompiler:693 - "/home/kevin/Downloads/mojo-base-project-master/src/serial_rx.v" Line 12. parameter declaration becomes local in serial_rx with formal parameter declaration list
Analyzing Verilog file "/home/kevin/Downloads/mojo-base-project-master/src/cclk_detector.v" into library work
Parsing module <cclk_detector>.
INFO:HDLCompiler:693 - "/home/kevin/Downloads/mojo-base-project-master/src/cclk_detector.v" Line 10. parameter declaration becomes local in cclk_detector with formal parameter declaration list
Analyzing Verilog file "/home/kevin/Downloads/mojo-base-project-master/src/avr_interface.v" into library work
Parsing module <avr_interface>.
INFO:HDLCompiler:693 - "/home/kevin/Downloads/mojo-base-project-master/src/avr_interface.v" Line 80. parameter declaration becomes local in avr_interface with formal parameter declaration list
Parsing VHDL file "/home/kevin/project/ise/Input_Module/PWM_module.vhd" into library work
Parsing entity <PWM_module>.
Parsing architecture <Behavioral> of entity <pwm_module>.
Parsing VHDL file "/home/kevin/project/ise/SSD_display/SSD_display.vhd" into library work
Parsing entity <SSD_display>.
Parsing architecture <Behavioral> of entity <ssd_display>.
Parsing VHDL file "/home/kevin/project/ise/Input_Module/Input_module_1.vhd" into library work
Parsing entity <Input_module_1>.
Parsing architecture <Behavioral> of entity <input_module_1>.
Parsing VHDL file "/home/kevin/project/ise/DecimalToBinary/BinaryToDecimal.vhd" into library work
Parsing entity <BinaryToDecimal>.
Parsing architecture <Behavioral> of entity <binarytodecimal>.
Parsing VHDL file "/home/kevin/project/ise/adder2/adder2.vhd" into library work
Parsing entity <adder2>.
Parsing architecture <Behavioral> of entity <adder2>.
Parsing VHDL file "/home/kevin/project/ise/Signal_display_top/signal_display_top.vhd" into library work
Parsing entity <signal_display_top>.
Parsing architecture <Behavioral> of entity <signal_display_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <signal_display_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <adder2> (architecture <Behavioral>) from library <work>.

Elaborating entity <BinaryToDecimal> (architecture <Behavioral>) from library <work>.

Elaborating entity <SSD_display> (architecture <Behavioral>) from library <work>.
Going to verilog side to elaborate module avr_interface

Elaborating module <avr_interface(CLK_RATE=50000000,SERIAL_BAUD_RATE=500000)>.

Elaborating module <cclk_detector(CLK_RATE=50000000)>.

Elaborating module <spi_slave>.

Elaborating module <serial_rx(CLK_PER_BIT=100)>.

Elaborating module <serial_tx(CLK_PER_BIT=100)>.
Back to vhdl to continue elaboration

Elaborating entity <Input_module_1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PWM_module> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/kevin/project/ise/Input_Module/PWM_module.vhd" Line 54: Assignment to pwm_d ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/kevin/project/ise/Input_Module/PWM_module.vhd" Line 62: Assignment to ctr_d ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/kevin/project/ise/Input_Module/PWM_module.vhd" Line 42: Net <pwm_q> does not have a driver.
WARNING:HDLCompiler:92 - "/home/kevin/project/ise/Input_Module/Input_module_1.vhd" Line 60: sample should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/kevin/project/ise/Input_Module/Input_module_1.vhd" Line 71: sample_d should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <signal_display_top>.
    Related source file is "/home/kevin/project/ise/Signal_display_top/signal_display_top.vhd".
INFO:Xst:3210 - "/home/kevin/project/ise/Signal_display_top/signal_display_top.vhd" line 74: Output port <rx_data> of the instance <AVR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kevin/project/ise/Signal_display_top/signal_display_top.vhd" line 74: Output port <tx_busy> of the instance <AVR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kevin/project/ise/Signal_display_top/signal_display_top.vhd" line 74: Output port <new_rx_data> of the instance <AVR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/kevin/project/ise/Signal_display_top/signal_display_top.vhd" line 97: Output port <output> of the instance <input_module_and_PWM> is unconnected or connected to loadless signal.
    Summary:
	inferred   2 Multiplexer(s).
Unit <signal_display_top> synthesized.

Synthesizing Unit <adder2>.
    Related source file is "/home/kevin/project/ise/adder2/adder2.vhd".
    Summary:
Unit <adder2> synthesized.

Synthesizing Unit <BinaryToDecimal>.
    Related source file is "/home/kevin/project/ise/DecimalToBinary/BinaryToDecimal.vhd".
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_1_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_4_OUT> created at line 1241.
    Found 4-bit adder for signal <n0163> created at line 1241.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_8_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_10_OUT> created at line 1241.
    Found 4-bit adder for signal <n0166> created at line 1241.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_14_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_16_OUT> created at line 1241.
    Found 4-bit adder for signal <n0169> created at line 1241.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_20_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_22_OUT> created at line 1241.
    Found 4-bit adder for signal <n0172> created at line 1241.
    Found 4-bit adder for signal <bcdinput[8]_GND_6_o_add_26_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_28_OUT> created at line 1241.
    Found 4-bit adder for signal <n0175> created at line 1241.
    Found 4-bit adder for signal <bcdinput[7]_GND_6_o_add_32_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_34_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_36_OUT> created at line 1241.
    Found 4-bit adder for signal <bcdinput[6]_GND_6_o_add_38_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_40_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_42_OUT> created at line 1241.
    Found 4-bit adder for signal <bcdinput[5]_GND_6_o_add_44_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_46_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_48_OUT> created at line 1241.
    Found 4-bit adder for signal <bcdinput[4]_GND_6_o_add_50_OUT> created at line 1241.
    Found 4-bit adder for signal <bcdinput[8]_GND_6_o_add_52_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_6_o_GND_6_o_add_54_OUT> created at line 1241.
    Found 3-bit comparator greater for signal <PWR_6_o_bcdinput[11]_LessThan_1_o> created at line 58
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_4_o> created at line 62
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_6_o> created at line 66
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_8_o> created at line 58
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_10_o> created at line 62
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_12_o> created at line 66
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_14_o> created at line 58
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_16_o> created at line 62
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_18_o> created at line 66
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_20_o> created at line 58
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_22_o> created at line 62
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_24_o> created at line 66
    Found 4-bit comparator greater for signal <GND_6_o_bcdinput[8]_LessThan_26_o> created at line 58
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_28_o> created at line 62
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_30_o> created at line 66
    Found 4-bit comparator greater for signal <GND_6_o_bcdinput[7]_LessThan_32_o> created at line 58
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_34_o> created at line 62
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_36_o> created at line 66
    Found 4-bit comparator greater for signal <GND_6_o_bcdinput[6]_LessThan_38_o> created at line 58
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_40_o> created at line 62
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_42_o> created at line 66
    Found 4-bit comparator greater for signal <GND_6_o_bcdinput[5]_LessThan_44_o> created at line 58
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_46_o> created at line 62
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_48_o> created at line 66
    Found 4-bit comparator greater for signal <GND_6_o_bcdinput[4]_LessThan_50_o> created at line 58
    Found 4-bit comparator greater for signal <GND_6_o_bcdinput[8]_LessThan_52_o> created at line 62
    Found 4-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_54_o> created at line 66
    Summary:
	inferred  27 Adder/Subtractor(s).
	inferred  27 Comparator(s).
	inferred 100 Multiplexer(s).
Unit <BinaryToDecimal> synthesized.

Synthesizing Unit <SSD_display>.
    Related source file is "/home/kevin/project/ise/SSD_display/SSD_display.vhd".
    Found 4-bit register for signal <io_sel>.
    Found 4-bit register for signal <Reader>.
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_GND_7_o_add_0_OUT> created at line 53.
    Found 16x8-bit Read Only RAM for signal <io_seg>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <SSD_display> synthesized.

Synthesizing Unit <avr_interface>.
    Related source file is "/home/kevin/Downloads/mojo-base-project-master/src/avr_interface.v".
        CLK_RATE = 50000000
        SERIAL_BAUD_RATE = 500000
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 4-bit register for signal <block_q>.
    Found 1-bit register for signal <busy_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 106
    Found 1-bit tristate buffer for signal <spi_miso> created at line 107
    Found 1-bit tristate buffer for signal <tx> created at line 108
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface> synthesized.

Synthesizing Unit <cclk_detector>.
    Related source file is "/home/kevin/Downloads/mojo-base-project-master/src/cclk_detector.v".
        CLK_RATE = 50000000
    Found 1-bit register for signal <ready_q>.
    Found 10-bit register for signal <ctr_q>.
    Found 10-bit adder for signal <ctr_q[9]_GND_10_o_add_2_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <cclk_detector> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "/home/kevin/Downloads/mojo-base-project-master/src/spi_slave.v".
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <miso_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 1-bit register for signal <done_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_11_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <serial_rx>.
    Related source file is "/home/kevin/Downloads/mojo-base-project-master/src/serial_rx.v".
        CLK_PER_BIT = 100
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 7-bit register for signal <ctr_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_12_o_add_7_OUT> created at line 54.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_12_o_add_9_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx> synthesized.

Synthesizing Unit <serial_tx>.
    Related source file is "/home/kevin/Downloads/mojo-base-project-master/src/serial_tx.v".
        CLK_PER_BIT = 100
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
INFO:Xst:1799 - State 10 is never reached in FSM <state_q>.
INFO:Xst:1799 - State 11 is never reached in FSM <state_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 1                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx> synthesized.

Synthesizing Unit <Input_module_1>.
    Related source file is "/home/kevin/project/ise/Input_Module/Input_module_1.vhd".
        n = 9
WARNING:Xst:653 - Signal <channel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_d<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_d<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_d<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_d<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_d<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_d<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_d<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_d<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_d<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sample_d<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  10 Latch(s).
	inferred   1 Multiplexer(s).
Unit <Input_module_1> synthesized.

Synthesizing Unit <PWM_module>.
    Related source file is "/home/kevin/project/ise/Input_Module/PWM_module.vhd".
        n = 9
WARNING:Xst:647 - Input <compare> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <pwm_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <PWM_module> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 32
 10-bit adder                                          : 1
 16-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 27
 7-bit adder                                           : 1
# Registers                                            : 29
 1-bit register                                        : 15
 10-bit register                                       : 2
 16-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 4
 7-bit register                                        : 2
 8-bit register                                        : 3
# Latches                                              : 10
 1-bit latch                                           : 10
# Comparators                                          : 27
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 26
# Multiplexers                                         : 117
 1-bit 2-to-1 multiplexer                              : 102
 10-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 2
# Xors                                                 : 17
 1-bit xor2                                            : 17

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <serial_rx> is unconnected in block <AVR>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <PWM_module> is unconnected in block <input_module_and_PWM>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <block_q> (without init value) has a constant value of 0 in block <serial_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <busy_q> (without init value) has a constant value of 0 in block <AVR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_0> is unconnected in block <AVR>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_1> is unconnected in block <AVR>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_2> is unconnected in block <AVR>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_3> is unconnected in block <AVR>.

Synthesizing (advanced) Unit <SSD_display>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram_io_seg> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Reader>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <io_seg>        |          |
    -----------------------------------------------------------------------
Unit <SSD_display> synthesized (advanced).

Synthesizing (advanced) Unit <cclk_detector>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 29
 16-bit adder                                          : 1
 3-bit adder                                           : 5
 4-bit adder                                           : 22
 7-bit adder                                           : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 3-bit up counter                                      : 2
# Registers                                            : 79
 Flip-Flops                                            : 79
# Comparators                                          : 27
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 26
# Multiplexers                                         : 116
 1-bit 2-to-1 multiplexer                              : 102
 10-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 17
 1-bit xor2                                            : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <busy_q> (without init value) has a constant value of 0 in block <avr_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_0> is unconnected in block <avr_interface>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_1> is unconnected in block <avr_interface>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_2> is unconnected in block <avr_interface>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_3> is unconnected in block <avr_interface>.
WARNING:Xst:1710 - FF/Latch <block_q> (without init value) has a constant value of 0 in block <serial_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sample_d_8> of sequential type is unconnected in block <Input_module_1>.
WARNING:Xst:2677 - Node <sample_d_5> of sequential type is unconnected in block <Input_module_1>.
WARNING:Xst:2677 - Node <sample_d_7> of sequential type is unconnected in block <Input_module_1>.
WARNING:Xst:2677 - Node <sample_d_6> of sequential type is unconnected in block <Input_module_1>.
WARNING:Xst:2677 - Node <sample_d_2> of sequential type is unconnected in block <Input_module_1>.
WARNING:Xst:2677 - Node <sample_d_4> of sequential type is unconnected in block <Input_module_1>.
WARNING:Xst:2677 - Node <sample_d_3> of sequential type is unconnected in block <Input_module_1>.
WARNING:Xst:2677 - Node <sample_d_9> of sequential type is unconnected in block <Input_module_1>.
WARNING:Xst:2677 - Node <sample_d_1> of sequential type is unconnected in block <Input_module_1>.
WARNING:Xst:2677 - Node <sample_d_0> of sequential type is unconnected in block <Input_module_1>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <AVR/serial_rx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <AVR/serial_tx/FSM_1> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | unreached
 11    | unreached
-------------------
WARNING:Xst:1710 - FF/Latch <tx_q> (without init value) has a constant value of 1 in block <serial_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ctr_q_0> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_1> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_2> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_3> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_4> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_5> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_6> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2973 - All outputs of instance <AVR/serial_rx> of block <serial_rx> are unconnected in block <signal_display_top>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <AVR/new_sample_q> of sequential type is unconnected in block <signal_display_top>.
WARNING:Xst:2677 - Node <AVR/sample_channel_q_3> of sequential type is unconnected in block <signal_display_top>.
WARNING:Xst:2677 - Node <AVR/sample_channel_q_2> of sequential type is unconnected in block <signal_display_top>.
WARNING:Xst:2677 - Node <AVR/sample_channel_q_1> of sequential type is unconnected in block <signal_display_top>.
WARNING:Xst:2677 - Node <AVR/sample_channel_q_0> of sequential type is unconnected in block <signal_display_top>.
WARNING:Xst:2677 - Node <AVR/serial_tx/busy_q> of sequential type is unconnected in block <signal_display_top>.

Optimizing unit <signal_display_top> ...

Optimizing unit <SSD_display> ...

Optimizing unit <spi_slave> ...

Optimizing unit <serial_rx> ...

Optimizing unit <adder2> ...

Optimizing unit <BinaryToDecimal> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block signal_display_top, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : signal_display_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 291
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 39
#      LUT2                        : 22
#      LUT3                        : 21
#      LUT4                        : 22
#      LUT5                        : 39
#      LUT6                        : 58
#      MUXCY                       : 39
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 71
#      FD                          : 24
#      FDE                         : 4
#      FDR                         : 3
#      FDRE                        : 31
#      FDSE                        : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 84
#      IBUF                        : 34
#      OBUF                        : 44
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              71  out of  11440     0%  
 Number of Slice LUTs:                  206  out of   5720     3%  
    Number used as Logic:               206  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    213
   Number with an unused Flip Flop:     142  out of    213    66%  
   Number with an unused LUT:             7  out of    213     3%  
   Number of fully used LUT-FF pairs:    64  out of    213    30%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          88
 Number of bonded IOBs:                  85  out of    102    83%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 71    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.002ns (Maximum Frequency: 199.914MHz)
   Minimum input arrival time before clock: 14.289ns
   Maximum output required time after clock: 5.066ns
   Maximum combinational path delay: 5.330ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.002ns (frequency: 199.914MHz)
  Total number of paths / destination ports: 3831 / 144
-------------------------------------------------------------------------
Delay:               5.002ns (Levels of Logic = 12)
  Source:            SSD/count_0 (FF)
  Destination:       SSD/count_10 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: SSD/count_0 to SSD/count_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  SSD/count_0 (SSD/count_0)
     INV:I->O              1   0.206   0.000  SSD/Madd_count[15]_GND_7_o_add_0_OUT_lut<0>_INV_0 (SSD/Madd_count[15]_GND_7_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<0> (SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<1> (SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<2> (SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<3> (SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<4> (SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<5> (SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<6> (SSD/Madd_count[15]_GND_7_o_add_0_OUT_cy<6>)
     XORCY:CI->O           1   0.180   0.924  SSD/Madd_count[15]_GND_7_o_add_0_OUT_xor<7> (SSD/count[15]_GND_7_o_add_0_OUT<7>)
     LUT6:I1->O            6   0.203   0.745  SSD/PWR_7_o_count[15]_equal_2_o<15>1 (SSD/PWR_7_o_count[15]_equal_2_o<15>)
     LUT6:I5->O           11   0.205   0.883  SSD/PWR_7_o_count[15]_equal_2_o<15>3 (SSD/PWR_7_o_count[15]_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  SSD/count_10_rstpot (SSD/count_10_rstpot)
     FD:D                      0.102          SSD/count_10
    ----------------------------------------
    Total                      5.002ns (1.834ns logic, 3.168ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 37743 / 19
-------------------------------------------------------------------------
Offset:              14.289ns (Levels of Logic = 13)
  Source:            io_dip<10> (PAD)
  Destination:       SSD/Reader_1 (FF)
  Destination Clock: clk rising

  Data Path: io_dip<10> to SSD/Reader_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.349  io_dip_10_IBUF (io_led_10_OBUF)
     LUT5:I0->O            9   0.203   1.174  BCD/Mmux_bcdinput[8]_GND_6_o_MUX_46_o11 (BCD/Madd_GND_6_o_GND_6_o_add_20_OUT_lut<2>)
     LUT6:I1->O            1   0.203   0.944  BCD/GND_6_o_bcdinput[8]_LessThan_26_o11 (BCD/GND_6_o_bcdinput[8]_LessThan_26_o1)
     LUT6:I0->O            1   0.203   0.000  BCD/Mmux_bcdinput[7]_bcdinput[8]_MUX_69_o14_G (N25)
     MUXF7:I1->O           5   0.140   0.962  BCD/Mmux_bcdinput[7]_bcdinput[8]_MUX_69_o14 (BCD/Madd_bcdinput[7]_GND_6_o_add_32_OUT_lut<3>)
     LUT5:I1->O           11   0.203   1.227  BCD/Mmux_bcdinput[7]_bcdinput[7]_MUX_80_o11 (BCD/Madd_GND_6_o_GND_6_o_add_40_OUT_cy<0>)
     LUT5:I0->O            6   0.203   1.089  BCD/Mmux_bcdinput[8]_GND_6_o_MUX_98_o11 (BCD/Madd_GND_6_o_GND_6_o_add_46_OUT_lut<2>)
     LUT5:I0->O            4   0.203   1.048  BCD/Mmux_GND_6_o_GND_6_o_MUX_108_o12 (BCD/Madd_GND_6_o_GND_6_o_add_54_OUT_cy<0>)
     LUT6:I0->O            1   0.203   0.827  SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT21_SW0 (N16)
     LUT5:I1->O            1   0.203   0.808  SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT25 (SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT24)
     LUT6:I3->O            1   0.205   0.580  SSD/Mmux_io_sel[3]_Reader[3]_wide_mux_2_OUT214 (SSD/io_sel[3]_Reader[3]_wide_mux_2_OUT<1>)
     LUT6:I5->O            1   0.205   0.580  SSD/Reader_1_dpot (SSD/Reader_1_dpot)
     LUT3:I2->O            1   0.205   0.000  SSD/Reader_1_dpot1 (SSD/Reader_1_dpot1)
     FDE:D                     0.102          SSD/Reader_1
    ----------------------------------------
    Total                     14.289ns (3.703ns logic, 10.586ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 47 / 25
-------------------------------------------------------------------------
Offset:              5.066ns (Levels of Logic = 2)
  Source:            AVR/cclk_detector/ready_q (FF)
  Destination:       spi_channel<3> (PAD)
  Source Clock:      clk rising

  Data Path: AVR/cclk_detector/ready_q to spi_channel<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.650  AVR/cclk_detector/ready_q (AVR/cclk_detector/ready_q)
     INV:I->O             25   0.206   1.192  AVR/n_rdy1_INV_0 (AVR/n_rdy)
     OBUFT:T->O                2.571          spi_channel_3_OBUFT (spi_channel<3>)
    ----------------------------------------
    Total                      5.066ns (3.224ns logic, 1.842ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Delay:               5.330ns (Levels of Logic = 3)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  spi_ss_IBUF (spi_ss_IBUF)
     LUT2:I0->O            1   0.203   0.579  AVR/ready_spi_ss_AND_27_o_inv1 (AVR/ready_spi_ss_AND_27_o_inv)
     OBUFT:T->O                2.571          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      5.330ns (3.996ns logic, 1.334ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.002|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 6.21 secs
 
--> 


Total memory usage is 391452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   59 (   0 filtered)
Number of infos    :    7 (   0 filtered)

